-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "06/26/2021 08:34:35"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	M6502_VGA IS
    PORT (
	i_n_reset : IN std_logic;
	i_clk_50 : IN std_logic;
	i_rxd : IN std_logic;
	o_txd : OUT std_logic;
	o_n_rts : OUT std_logic;
	videoR0 : OUT std_logic;
	videoR1 : OUT std_logic;
	videoG0 : OUT std_logic;
	videoG1 : OUT std_logic;
	videoB0 : OUT std_logic;
	videoB1 : OUT std_logic;
	o_vid_hSync : OUT std_logic;
	o_vid_vSync : OUT std_logic;
	io_ps2Clk : INOUT std_logic;
	io_ps2Data : INOUT std_logic;
	Pin25 : OUT std_logic;
	Pin31 : OUT std_logic;
	Pin41 : OUT std_logic;
	Pin40 : OUT std_logic;
	Pin43 : OUT std_logic;
	Pin42 : OUT std_logic;
	Pin45 : OUT std_logic;
	Pin44 : OUT std_logic;
	o_J8IO8 : OUT std_logic_vector(7 DOWNTO 0);
	io_extSRamData : INOUT std_logic_vector(7 DOWNTO 0);
	o_extSRamAddress : OUT std_logic_vector(16 DOWNTO 0);
	io_n_extSRamWE : OUT std_logic;
	io_n_extSRamCS : OUT std_logic;
	io_n_extSRamOE : OUT std_logic
	);
END M6502_VGA;

-- Design Ports Information
-- io_ps2Clk	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_ps2Data	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[0]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[1]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[2]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[3]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[4]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[5]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[6]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_extSRamData[7]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_txd	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_n_rts	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoR0	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoR1	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoG0	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoG1	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoB0	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- videoB1	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_vid_hSync	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_vid_vSync	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin25	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin31	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin41	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin40	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin43	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin42	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin45	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pin44	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[0]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[1]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[3]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[4]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[5]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[6]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_J8IO8[7]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[0]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[1]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[2]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[4]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[6]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[7]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[8]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[9]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[10]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[11]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[12]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[13]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[14]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[15]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- o_extSRamAddress[16]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_n_extSRamWE	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_n_extSRamCS	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- io_n_extSRamOE	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- i_clk_50	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rxd	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_n_reset	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF M6502_VGA IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_n_reset : std_logic;
SIGNAL ww_i_clk_50 : std_logic;
SIGNAL ww_i_rxd : std_logic;
SIGNAL ww_o_txd : std_logic;
SIGNAL ww_o_n_rts : std_logic;
SIGNAL ww_videoR0 : std_logic;
SIGNAL ww_videoR1 : std_logic;
SIGNAL ww_videoG0 : std_logic;
SIGNAL ww_videoG1 : std_logic;
SIGNAL ww_videoB0 : std_logic;
SIGNAL ww_videoB1 : std_logic;
SIGNAL ww_o_vid_hSync : std_logic;
SIGNAL ww_o_vid_vSync : std_logic;
SIGNAL ww_Pin25 : std_logic;
SIGNAL ww_Pin31 : std_logic;
SIGNAL ww_Pin41 : std_logic;
SIGNAL ww_Pin40 : std_logic;
SIGNAL ww_Pin43 : std_logic;
SIGNAL ww_Pin42 : std_logic;
SIGNAL ww_Pin45 : std_logic;
SIGNAL ww_Pin44 : std_logic;
SIGNAL ww_o_J8IO8 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_extSRamAddress : std_logic_vector(16 DOWNTO 0);
SIGNAL ww_io_n_extSRamWE : std_logic;
SIGNAL ww_io_n_extSRamCS : std_logic;
SIGNAL ww_io_n_extSRamOE : std_logic;
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comb~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comb~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \w_cpuClk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_clk_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comb~8clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comb~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CPU|Add5~2_combout\ : std_logic;
SIGNAL \UART|Add1~2_combout\ : std_logic;
SIGNAL \UART|Add1~8_combout\ : std_logic;
SIGNAL \UART|Add2~0_combout\ : std_logic;
SIGNAL \UART|LessThan0~1_cout\ : std_logic;
SIGNAL \UART|LessThan0~3_cout\ : std_logic;
SIGNAL \UART|LessThan0~5_cout\ : std_logic;
SIGNAL \UART|LessThan0~7_cout\ : std_logic;
SIGNAL \UART|LessThan0~9_cout\ : std_logic;
SIGNAL \UART|LessThan0~10_combout\ : std_logic;
SIGNAL \CPU|Add6~0_combout\ : std_logic;
SIGNAL \CPU|Add11~0_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \CPU|alu|Add10~0_combout\ : std_logic;
SIGNAL \CPU|Add7~0_combout\ : std_logic;
SIGNAL \CPU|Add8~0_combout\ : std_logic;
SIGNAL \CPU|Add4~2_combout\ : std_logic;
SIGNAL \CPU|Add4~6_combout\ : std_logic;
SIGNAL \CPU|Add4~8_combout\ : std_logic;
SIGNAL \CPU|Add4~10_combout\ : std_logic;
SIGNAL \CPU|Add0~18_combout\ : std_logic;
SIGNAL \CPU|Add0~22_combout\ : std_logic;
SIGNAL \CPU|Add0~24_combout\ : std_logic;
SIGNAL \CPU|Add3~0_combout\ : std_logic;
SIGNAL \CPU|Add3~4_combout\ : std_logic;
SIGNAL \CPU|Add9~9\ : std_logic;
SIGNAL \CPU|Add9~10_combout\ : std_logic;
SIGNAL \CPU|Add9~11\ : std_logic;
SIGNAL \CPU|Add0~28_combout\ : std_logic;
SIGNAL \CPU|Add4~12_combout\ : std_logic;
SIGNAL \CPU|Add3~13\ : std_logic;
SIGNAL \CPU|Add9~13_combout\ : std_logic;
SIGNAL \CPU|Add9~14\ : std_logic;
SIGNAL \CPU|Add3~14_combout\ : std_logic;
SIGNAL \CPU|Add9~16_combout\ : std_logic;
SIGNAL \CPU|alu|Add5~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~4_combout\ : std_logic;
SIGNAL \CPU|Add6~2_combout\ : std_logic;
SIGNAL \CPU|Add11~2_combout\ : std_logic;
SIGNAL \CPU|Add11~4_combout\ : std_logic;
SIGNAL \CPU|Add7~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add6~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~6_combout\ : std_logic;
SIGNAL \CPU|Add6~6_combout\ : std_logic;
SIGNAL \CPU|Add6~8_combout\ : std_logic;
SIGNAL \CPU|Add11~8_combout\ : std_logic;
SIGNAL \CPU|Add7~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add6~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~12_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~12_combout\ : std_logic;
SIGNAL \CPU|Add10~12_combout\ : std_logic;
SIGNAL \CPU|Add7~11\ : std_logic;
SIGNAL \CPU|Add7~12_combout\ : std_logic;
SIGNAL \CPU|Add7~13\ : std_logic;
SIGNAL \CPU|Add8~15\ : std_logic;
SIGNAL \CPU|Add7~14_combout\ : std_logic;
SIGNAL \CPU|Add7~15\ : std_logic;
SIGNAL \UART|txClockCount[3]~13_combout\ : std_logic;
SIGNAL \UART|txClockCount[4]~16\ : std_logic;
SIGNAL \UART|txClockCount[5]~17_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[6]~4_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[8]~8_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[9]~10_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[11]~14_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[13]~18_combout\ : std_logic;
SIGNAL \VDU|Add1~2_combout\ : std_logic;
SIGNAL \VDU|Add1~4_combout\ : std_logic;
SIGNAL \VDU|Add1~6_combout\ : std_logic;
SIGNAL \VDU|Add0~2_combout\ : std_logic;
SIGNAL \VDU|Add0~4_combout\ : std_logic;
SIGNAL \VDU|Add0~11\ : std_logic;
SIGNAL \VDU|Add0~12_combout\ : std_logic;
SIGNAL \VDU|Add0~13\ : std_logic;
SIGNAL \VDU|Add0~14_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ : std_logic;
SIGNAL \VDU|Add4~2_combout\ : std_logic;
SIGNAL \VDU|Add4~4_combout\ : std_logic;
SIGNAL \VDU|Add4~7\ : std_logic;
SIGNAL \VDU|Add4~8_combout\ : std_logic;
SIGNAL \VDU|Add4~9\ : std_logic;
SIGNAL \VDU|Add4~10_combout\ : std_logic;
SIGNAL \VDU|Add3~0_combout\ : std_logic;
SIGNAL \VDU|Add3~2_combout\ : std_logic;
SIGNAL \VDU|Add3~4_combout\ : std_logic;
SIGNAL \VDU|Add3~10_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \VDU|Add50~0_combout\ : std_logic;
SIGNAL \VDU|Add47~0_combout\ : std_logic;
SIGNAL \VDU|Add47~1\ : std_logic;
SIGNAL \VDU|Add42~2_combout\ : std_logic;
SIGNAL \VDU|Add42~4_combout\ : std_logic;
SIGNAL \VDU|Add42~12_combout\ : std_logic;
SIGNAL \VDU|Add40~2_combout\ : std_logic;
SIGNAL \VDU|Add47~2_combout\ : std_logic;
SIGNAL \VDU|Add47~3\ : std_logic;
SIGNAL \VDU|Add40~4_combout\ : std_logic;
SIGNAL \VDU|Add47~4_combout\ : std_logic;
SIGNAL \VDU|Add47~5\ : std_logic;
SIGNAL \VDU|Add40~7\ : std_logic;
SIGNAL \VDU|Add47~6_combout\ : std_logic;
SIGNAL \VDU|Add47~7\ : std_logic;
SIGNAL \VDU|Add40~8_combout\ : std_logic;
SIGNAL \VDU|Add47~8_combout\ : std_logic;
SIGNAL \VDU|Add46~0_combout\ : std_logic;
SIGNAL \VDU|Add44~0_combout\ : std_logic;
SIGNAL \VDU|Add44~13\ : std_logic;
SIGNAL \VDU|Add44~14_combout\ : std_logic;
SIGNAL \VDU|LessThan46~1_cout\ : std_logic;
SIGNAL \VDU|LessThan46~3_cout\ : std_logic;
SIGNAL \VDU|LessThan46~5_cout\ : std_logic;
SIGNAL \VDU|LessThan46~7_cout\ : std_logic;
SIGNAL \VDU|LessThan46~9_cout\ : std_logic;
SIGNAL \VDU|LessThan46~11_cout\ : std_logic;
SIGNAL \VDU|LessThan46~12_combout\ : std_logic;
SIGNAL \VDU|Add45~2_combout\ : std_logic;
SIGNAL \VDU|Add48~2_combout\ : std_logic;
SIGNAL \VDU|Add43~4_combout\ : std_logic;
SIGNAL \VDU|Add45~4_combout\ : std_logic;
SIGNAL \VDU|Add48~4_combout\ : std_logic;
SIGNAL \VDU|Add43~6_combout\ : std_logic;
SIGNAL \VDU|Add43~8_combout\ : std_logic;
SIGNAL \VDU|Add45~9\ : std_logic;
SIGNAL \VDU|Add46~8_combout\ : std_logic;
SIGNAL \VDU|Add43~11\ : std_logic;
SIGNAL \VDU|Add45~10_combout\ : std_logic;
SIGNAL \VDU|Add45~11\ : std_logic;
SIGNAL \VDU|Add48~10_combout\ : std_logic;
SIGNAL \VDU|Add46~11\ : std_logic;
SIGNAL \VDU|Add43~12_combout\ : std_logic;
SIGNAL \VDU|Add45~12_combout\ : std_logic;
SIGNAL \VDU|Add46~12_combout\ : std_logic;
SIGNAL \VDU|horizCount[4]~20_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[1]~12_combout\ : std_logic;
SIGNAL \CPU|Add8~16_combout\ : std_logic;
SIGNAL \CPU|Add7~16_combout\ : std_logic;
SIGNAL \CPU|alu|Add1~6_combout\ : std_logic;
SIGNAL \UART|rxClockCount[1]~8_combout\ : std_logic;
SIGNAL \UART|rxClockCount[3]~12_combout\ : std_logic;
SIGNAL \VDU|startAddr[9]~18_combout\ : std_logic;
SIGNAL \VDU|Add26~0_combout\ : std_logic;
SIGNAL \VDU|Add29~0_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[2]~30_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[5]~36_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[7]~40_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[21]~68_combout\ : std_logic;
SIGNAL \VDU|Add31~0_combout\ : std_logic;
SIGNAL \VDU|Add31~2_combout\ : std_logic;
SIGNAL \VDU|Add31~4_combout\ : std_logic;
SIGNAL \VDU|Add20~0_combout\ : std_logic;
SIGNAL \VDU|Add20~2_combout\ : std_logic;
SIGNAL \VDU|Add20~4_combout\ : std_logic;
SIGNAL \VDU|Add20~14_combout\ : std_logic;
SIGNAL \VDU|Add20~16_combout\ : std_logic;
SIGNAL \VDU|Add20~18_combout\ : std_logic;
SIGNAL \VDU|Add20~20_combout\ : std_logic;
SIGNAL \VDU|Add20~22_combout\ : std_logic;
SIGNAL \VDU|Add20~24_combout\ : std_logic;
SIGNAL \VDU|Add20~26_combout\ : std_logic;
SIGNAL \VDU|Add20~28_combout\ : std_logic;
SIGNAL \VDU|Add20~30_combout\ : std_logic;
SIGNAL \VDU|Add20~32_combout\ : std_logic;
SIGNAL \VDU|Add20~34_combout\ : std_logic;
SIGNAL \VDU|Add20~36_combout\ : std_logic;
SIGNAL \VDU|Add20~38_combout\ : std_logic;
SIGNAL \VDU|Add20~40_combout\ : std_logic;
SIGNAL \VDU|Add20~42_combout\ : std_logic;
SIGNAL \VDU|Add20~44_combout\ : std_logic;
SIGNAL \VDU|Add20~48_combout\ : std_logic;
SIGNAL \UART|rxFilter[2]~11_combout\ : std_logic;
SIGNAL \UART|rxFilter[4]~16\ : std_logic;
SIGNAL \UART|rxFilter[5]~17_combout\ : std_logic;
SIGNAL \VDU|Add33~0_combout\ : std_logic;
SIGNAL \VDU|Add33~2_combout\ : std_logic;
SIGNAL \VDU|Add33~5\ : std_logic;
SIGNAL \VDU|Add33~6_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[8]~43_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[19]~65_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[3]~13_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[3]~21_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[5]~25_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[12]~39_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[16]~48\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[17]~49_combout\ : std_logic;
SIGNAL \CPU|Mux61~0_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \CPU|Mux68~0_combout\ : std_logic;
SIGNAL \FNKey1Toggle|loopback~regout\ : std_logic;
SIGNAL \UART|n_rts~4_combout\ : std_logic;
SIGNAL \VDU|videoR0~2_combout\ : std_logic;
SIGNAL \VDU|Mux0~2_combout\ : std_logic;
SIGNAL \VDU|Mux0~3_combout\ : std_logic;
SIGNAL \VDU|vActive~regout\ : std_logic;
SIGNAL \VDU|screen_render~3_combout\ : std_logic;
SIGNAL \VDU|screen_render~7_combout\ : std_logic;
SIGNAL \VDU|videoG0~2_combout\ : std_logic;
SIGNAL \VDU|videoB0~3_combout\ : std_logic;
SIGNAL \CPU|AD[0]~1_combout\ : std_logic;
SIGNAL \CPU|AD[0]~2_combout\ : std_logic;
SIGNAL \CPU|AD~4_combout\ : std_logic;
SIGNAL \CPU|BAH[0]~3_combout\ : std_logic;
SIGNAL \CPU|BAH[0]~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux119~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux120~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux120~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux81~0_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~2_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~3_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Set_Addr_To~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Set_Addr_To~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux97~0_combout\ : std_logic;
SIGNAL \CPU|Break~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~7_combout\ : std_logic;
SIGNAL \CPU|S[0]~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~11_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux123~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux123~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux96~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux96~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux96~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux96~5_combout\ : std_logic;
SIGNAL \CPU|Equal9~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux121~2_combout\ : std_logic;
SIGNAL \CPU|BAL[1]~6_combout\ : std_logic;
SIGNAL \CPU|Equal13~0_combout\ : std_logic;
SIGNAL \CPU|BAL~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~22_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux8~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~23_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|BAL~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Write~2_combout\ : std_logic;
SIGNAL \CPU|Add9~18_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~6_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~7_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~8_combout\ : std_logic;
SIGNAL \CPU|alu|AL[5]~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add7~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~7_combout\ : std_logic;
SIGNAL \CPU|DL~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~9_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~10_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~11_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~7_combout\ : std_logic;
SIGNAL \CPU|AD~19_combout\ : std_logic;
SIGNAL \CPU|BAL~20_combout\ : std_logic;
SIGNAL \FNKey1Toggle|FNDelta3~regout\ : std_logic;
SIGNAL \FNKey1Toggle|FNDelta2~regout\ : std_logic;
SIGNAL \FNKey1Toggle|loopback~0_combout\ : std_logic;
SIGNAL \UART|txState.idle~0_combout\ : std_logic;
SIGNAL \UART|Selector33~0_combout\ : std_logic;
SIGNAL \UART|txBuffer[0]~0_combout\ : std_logic;
SIGNAL \UART|Add9~0_combout\ : std_logic;
SIGNAL \UART|txBitCount[1]~3_combout\ : std_logic;
SIGNAL \UART|Add9~1_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~5_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~7_combout\ : std_logic;
SIGNAL \VDU|Equal44~0_combout\ : std_logic;
SIGNAL \VDU|display_store~27_combout\ : std_logic;
SIGNAL \VDU|screen_render~10_combout\ : std_logic;
SIGNAL \VDU|screen_render~11_combout\ : std_logic;
SIGNAL \VDU|screen_render~12_combout\ : std_logic;
SIGNAL \VDU|vActive~0_combout\ : std_logic;
SIGNAL \VDU|charScanLine[3]~4_combout\ : std_logic;
SIGNAL \VDU|Add8~0_combout\ : std_logic;
SIGNAL \VDU|LessThan53~0_combout\ : std_logic;
SIGNAL \VDU|Equal62~0_combout\ : std_logic;
SIGNAL \VDU|dispState.clearC2~regout\ : std_logic;
SIGNAL \VDU|display_store~33_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~7_combout\ : std_logic;
SIGNAL \VDU|cursorVert~15_combout\ : std_logic;
SIGNAL \VDU|Selector11~5_combout\ : std_logic;
SIGNAL \VDU|Selector11~6_combout\ : std_logic;
SIGNAL \VDU|Selector11~7_combout\ : std_logic;
SIGNAL \VDU|Selector11~8_combout\ : std_logic;
SIGNAL \VDU|Selector11~9_combout\ : std_logic;
SIGNAL \VDU|Add41~0_combout\ : std_logic;
SIGNAL \VDU|Selector11~10_combout\ : std_logic;
SIGNAL \VDU|cursorVert~31_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~46_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~54_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~55_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~56_combout\ : std_logic;
SIGNAL \VDU|Selector10~4_combout\ : std_logic;
SIGNAL \VDU|Selector10~5_combout\ : std_logic;
SIGNAL \VDU|Selector10~6_combout\ : std_logic;
SIGNAL \VDU|Selector10~7_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~59_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~61_combout\ : std_logic;
SIGNAL \VDU|Add41~1_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~64_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~65_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~66_combout\ : std_logic;
SIGNAL \VDU|Selector9~0_combout\ : std_logic;
SIGNAL \VDU|Selector9~2_combout\ : std_logic;
SIGNAL \VDU|Add39~1_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~71_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~72_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~73_combout\ : std_logic;
SIGNAL \VDU|Selector8~1_combout\ : std_logic;
SIGNAL \VDU|Selector8~2_combout\ : std_logic;
SIGNAL \VDU|Selector8~3_combout\ : std_logic;
SIGNAL \VDU|Selector8~4_combout\ : std_logic;
SIGNAL \VDU|Selector8~5_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~74_combout\ : std_logic;
SIGNAL \VDU|WideOr3~1_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~18_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~19_combout\ : std_logic;
SIGNAL \VDU|Selector17~1_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~18_combout\ : std_logic;
SIGNAL \w_cpuClkCt~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux114~2_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~25_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~18_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~46_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~53_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~39_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~73_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~60_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~74_combout\ : std_logic;
SIGNAL \UART|rxBuffer~77_regout\ : std_logic;
SIGNAL \UART|rxBuffer~53_regout\ : std_logic;
SIGNAL \UART|rxBuffer~61_regout\ : std_logic;
SIGNAL \UART|rxBuffer~29_regout\ : std_logic;
SIGNAL \UART|rxBuffer~21_regout\ : std_logic;
SIGNAL \UART|rxBuffer~125_regout\ : std_logic;
SIGNAL \UART|rxBuffer~133_regout\ : std_logic;
SIGNAL \CPU|Mux28~0_combout\ : std_logic;
SIGNAL \CPU|Mux28~1_combout\ : std_logic;
SIGNAL \CPU|Mux28~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux112~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux112~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux115~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux115~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux61~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux115~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~12_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~13_combout\ : std_logic;
SIGNAL \CPU|alu|Mux9~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux9~1_combout\ : std_logic;
SIGNAL \CPU|P~8_combout\ : std_logic;
SIGNAL \CPU|P~9_combout\ : std_logic;
SIGNAL \UART|rxBuffer~97_regout\ : std_logic;
SIGNAL \UART|rxBuffer~89_regout\ : std_logic;
SIGNAL \UART|rxBuffer~81_regout\ : std_logic;
SIGNAL \UART|rxBuffer~151_combout\ : std_logic;
SIGNAL \UART|rxBuffer~105_regout\ : std_logic;
SIGNAL \UART|rxBuffer~152_combout\ : std_logic;
SIGNAL \UART|rxBuffer~73_regout\ : std_logic;
SIGNAL \UART|rxBuffer~17_regout\ : std_logic;
SIGNAL \UART|rxBuffer~137_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~43_regout\ : std_logic;
SIGNAL \CPU|alu|Mux11~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~10_combout\ : std_logic;
SIGNAL \CPU|alu|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux8~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux8~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux8~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux8~4_combout\ : std_logic;
SIGNAL \CPU|P~11_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~3_combout\ : std_logic;
SIGNAL \UART|rxBuffer~118_regout\ : std_logic;
SIGNAL \UART|rxBuffer~126_regout\ : std_logic;
SIGNAL \UART|rxBuffer~78_regout\ : std_logic;
SIGNAL \UART|rxBuffer~14_regout\ : std_logic;
SIGNAL \UART|rxBuffer~70_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~40_regout\ : std_logic;
SIGNAL \UART|rxBuffer~64_regout\ : std_logic;
SIGNAL \UART|rxBuffer~96_regout\ : std_logic;
SIGNAL \UART|rxBuffer~32_regout\ : std_logic;
SIGNAL \UART|rxBuffer~171_combout\ : std_logic;
SIGNAL \UART|rxBuffer~128_regout\ : std_logic;
SIGNAL \UART|rxBuffer~172_combout\ : std_logic;
SIGNAL \UART|rxBuffer~88_regout\ : std_logic;
SIGNAL \UART|rxBuffer~56_regout\ : std_logic;
SIGNAL \UART|rxBuffer~24_regout\ : std_logic;
SIGNAL \UART|rxBuffer~173_combout\ : std_logic;
SIGNAL \UART|rxBuffer~120_regout\ : std_logic;
SIGNAL \UART|rxBuffer~174_combout\ : std_logic;
SIGNAL \UART|rxBuffer~48_regout\ : std_logic;
SIGNAL \UART|rxBuffer~80_regout\ : std_logic;
SIGNAL \UART|rxBuffer~16_regout\ : std_logic;
SIGNAL \UART|rxBuffer~175_combout\ : std_logic;
SIGNAL \UART|rxBuffer~112_regout\ : std_logic;
SIGNAL \UART|rxBuffer~176_combout\ : std_logic;
SIGNAL \UART|rxBuffer~177_combout\ : std_logic;
SIGNAL \UART|rxBuffer~104_regout\ : std_logic;
SIGNAL \UART|rxBuffer~72_regout\ : std_logic;
SIGNAL \UART|rxBuffer~40_regout\ : std_logic;
SIGNAL \UART|rxBuffer~178_combout\ : std_logic;
SIGNAL \UART|rxBuffer~136_regout\ : std_logic;
SIGNAL \UART|rxBuffer~179_combout\ : std_logic;
SIGNAL \UART|rxBuffer~180_combout\ : std_logic;
SIGNAL \UART|dataOut~4_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~42_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~28_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~14_regout\ : std_logic;
SIGNAL \UART|rxBuffer~47_regout\ : std_logic;
SIGNAL \UART|rxBuffer~103_regout\ : std_logic;
SIGNAL \UART|rxBuffer~15_regout\ : std_logic;
SIGNAL \UART|rxBuffer~111_regout\ : std_logic;
SIGNAL \UART|rxBuffer~135_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~41_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~27_regout\ : std_logic;
SIGNAL \UART|rxBuffer~98_regout\ : std_logic;
SIGNAL \UART|rxBuffer~138_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~44_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~65_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~37_regout\ : std_logic;
SIGNAL \UART|rxBuffer~67_regout\ : std_logic;
SIGNAL \UART|rxBuffer~59_regout\ : std_logic;
SIGNAL \UART|rxBuffer~51_regout\ : std_logic;
SIGNAL \UART|rxBuffer~201_combout\ : std_logic;
SIGNAL \UART|rxBuffer~75_regout\ : std_logic;
SIGNAL \UART|rxBuffer~202_combout\ : std_logic;
SIGNAL \UART|rxBuffer~91_regout\ : std_logic;
SIGNAL \UART|rxBuffer~27_regout\ : std_logic;
SIGNAL \UART|rxBuffer~35_regout\ : std_logic;
SIGNAL \UART|rxBuffer~123_regout\ : std_logic;
SIGNAL \UART|rxBuffer~139_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~45_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~38_regout\ : std_logic;
SIGNAL \UART|rxBuffer~68_regout\ : std_logic;
SIGNAL \UART|rxBuffer~92_regout\ : std_logic;
SIGNAL \UART|rxBuffer~60_regout\ : std_logic;
SIGNAL \UART|rxBuffer~52_regout\ : std_logic;
SIGNAL \FNKey1Toggle|FNDelta1~regout\ : std_logic;
SIGNAL \UART|Selector32~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~1_combout\ : std_logic;
SIGNAL \UART|rxState.idle~2_combout\ : std_logic;
SIGNAL \comb~combout\ : std_logic;
SIGNAL \VDU|Selector65~0_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~20_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~21_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~22_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~33_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~37_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~38_combout\ : std_logic;
SIGNAL \VDU|Equal49~1_combout\ : std_logic;
SIGNAL \VDU|Selector50~4_combout\ : std_logic;
SIGNAL \VDU|Selector32~2_combout\ : std_logic;
SIGNAL \VDU|Selector32~3_combout\ : std_logic;
SIGNAL \VDU|Selector32~4_combout\ : std_logic;
SIGNAL \VDU|paramCount[2]~2_combout\ : std_logic;
SIGNAL \VDU|Add25~0_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~76_combout\ : std_logic;
SIGNAL \VDU|Selector23~0_combout\ : std_logic;
SIGNAL \VDU|Selector34~1_combout\ : std_logic;
SIGNAL \VDU|Equal58~0_combout\ : std_logic;
SIGNAL \VDU|Selector40~0_combout\ : std_logic;
SIGNAL \VDU|Selector31~0_combout\ : std_logic;
SIGNAL \VDU|cursorHorizRestore[6]~0_combout\ : std_logic;
SIGNAL \VDU|cursorHorizRestore[6]~1_combout\ : std_logic;
SIGNAL \VDU|cursorHorizRestore[6]~2_combout\ : std_logic;
SIGNAL \VDU|Selector30~0_combout\ : std_logic;
SIGNAL \VDU|Selector27~0_combout\ : std_logic;
SIGNAL \VDU|Selector26~0_combout\ : std_logic;
SIGNAL \comb~8\ : std_logic;
SIGNAL \VDU|Equal17~0_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~107_combout\ : std_logic;
SIGNAL \UART|rxBuffer~221_combout\ : std_logic;
SIGNAL \UART|rxBuffer~229_combout\ : std_logic;
SIGNAL \VDU|LessThan15~1_combout\ : std_logic;
SIGNAL \VDU|Equal11~5_combout\ : std_logic;
SIGNAL \VDU|ps2ClkOut~0_combout\ : std_logic;
SIGNAL \VDU|Mux16~1_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~4_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~6_combout\ : std_logic;
SIGNAL \UART|Selector31~0_combout\ : std_logic;
SIGNAL \VDU|param3[6]~7_combout\ : std_logic;
SIGNAL \VDU|LessThan19~0_combout\ : std_logic;
SIGNAL \VDU|Mux7~7_combout\ : std_logic;
SIGNAL \VDU|Mux6~5_combout\ : std_logic;
SIGNAL \VDU|Mux6~8_combout\ : std_logic;
SIGNAL \VDU|Mux4~3_combout\ : std_logic;
SIGNAL \VDU|Mux4~5_combout\ : std_logic;
SIGNAL \VDU|Mux4~9_combout\ : std_logic;
SIGNAL \VDU|Mux2~17_combout\ : std_logic;
SIGNAL \VDU|LessThan28~1_combout\ : std_logic;
SIGNAL \VDU|LessThan28~5_combout\ : std_logic;
SIGNAL \VDU|Equal23~0_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~1_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~1_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~4_combout\ : std_logic;
SIGNAL \VDU|FNkeysSig[1]~2_combout\ : std_logic;
SIGNAL \VDU|FNkeysSig[1]~3_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~8_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte~3_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte~9_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte~10_combout\ : std_logic;
SIGNAL \UART|Selector30~0_combout\ : std_logic;
SIGNAL \VDU|param4[6]~6_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~1_combout\ : std_logic;
SIGNAL \VDU|ps2Num~regout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~7_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~8_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~9_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~12_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~13_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~14_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~15_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~16_combout\ : std_logic;
SIGNAL \VDU|ps2Scroll~regout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~17_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~18_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~19_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~20_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~21_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~22_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~23_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~24_combout\ : std_logic;
SIGNAL \UART|Selector29~0_combout\ : std_logic;
SIGNAL \VDU|ps2Num~0_combout\ : std_logic;
SIGNAL \VDU|ps2Scroll~1_combout\ : std_logic;
SIGNAL \UART|Selector28~0_combout\ : std_logic;
SIGNAL \UART|Selector27~0_combout\ : std_logic;
SIGNAL \UART|txBuffer[7]~1_combout\ : std_logic;
SIGNAL \UART|txBuffer[7]~2_combout\ : std_logic;
SIGNAL \UART|txBuffer[7]~3_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux96~6_combout\ : std_logic;
SIGNAL \w_cpuDataIn[2]~37_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux121~5_combout\ : std_logic;
SIGNAL \w_cpuDataIn[5]~38_combout\ : std_logic;
SIGNAL \VDU|cursorVert~77_combout\ : std_logic;
SIGNAL \VDU|cursorVert~78_combout\ : std_logic;
SIGNAL \VDU|Selector10~8_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~35_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux115~6_combout\ : std_logic;
SIGNAL \VDU|FNkeysSig[1]~4_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\ : std_logic;
SIGNAL \CPU|Mux70~0_combout\ : std_logic;
SIGNAL \CPU|Mux73~0_combout\ : std_logic;
SIGNAL \CPU|Mux75~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~8_combout\ : std_logic;
SIGNAL \comb~clkctrl_outclk\ : std_logic;
SIGNAL \comb~7clkctrl_outclk\ : std_logic;
SIGNAL \w_cpuClk~clkctrl_outclk\ : std_logic;
SIGNAL \comb~8clkctrl_outclk\ : std_logic;
SIGNAL \comb~9clkctrl_outclk\ : std_logic;
SIGNAL \CPU|ABC[6]~feeder_combout\ : std_logic;
SIGNAL \UART|txByteLatch[1]~feeder_combout\ : std_logic;
SIGNAL \VDU|dispState.clearC2~feeder_combout\ : std_logic;
SIGNAL \FNKey1Toggle|FNDelta2~feeder_combout\ : std_logic;
SIGNAL \UART|txByteLatch[6]~feeder_combout\ : std_logic;
SIGNAL \VDU|controlReg[6]~feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~29feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~21feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~53feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~137feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~78feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~56feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~136feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~40feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~48feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~14feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~28feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~135feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~15feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~44feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~75feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~91feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~123feeder_combout\ : std_logic;
SIGNAL \FNKey1Toggle|FNDelta1~feeder_combout\ : std_logic;
SIGNAL \io_ps2Clk~0\ : std_logic;
SIGNAL \io_ps2Data~0\ : std_logic;
SIGNAL \io_extSRamData[0]~0\ : std_logic;
SIGNAL \io_extSRamData[1]~1\ : std_logic;
SIGNAL \io_extSRamData[2]~2\ : std_logic;
SIGNAL \io_extSRamData[3]~3\ : std_logic;
SIGNAL \io_extSRamData[4]~4\ : std_logic;
SIGNAL \io_extSRamData[5]~5\ : std_logic;
SIGNAL \io_extSRamData[6]~6\ : std_logic;
SIGNAL \io_extSRamData[7]~7\ : std_logic;
SIGNAL \i_clk_50~combout\ : std_logic;
SIGNAL \i_clk_50~clkctrl_outclk\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[0]~6_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[1]~9\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[2]~11_combout\ : std_logic;
SIGNAL \VDU|kbd_filter~0_combout\ : std_logic;
SIGNAL \VDU|kbd_filter~1_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[5]~10_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[0]~7\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[1]~8_combout\ : std_logic;
SIGNAL \VDU|kbd_filter~2_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[4]~16\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[5]~17_combout\ : std_logic;
SIGNAL \VDU|kbd_filter~4_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[2]~12\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[3]~14\ : std_logic;
SIGNAL \VDU|ps2ClkFilter[4]~15_combout\ : std_logic;
SIGNAL \VDU|kbd_filter~3_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFiltered~0_combout\ : std_logic;
SIGNAL \VDU|ps2ClkFiltered~regout\ : std_logic;
SIGNAL \VDU|ps2PrevClk~regout\ : std_logic;
SIGNAL \VDU|kbd_ctl~14_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~9_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount[0]~2_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount~3_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~10_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[0]~27_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[21]~70_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[16]~28_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[22]~12_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[21]~11_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[19]~9_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[15]~27_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[13]~16_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[10]~17_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[8]~24_combout\ : std_logic;
SIGNAL \VDU|Add20~7\ : std_logic;
SIGNAL \VDU|Add20~9\ : std_logic;
SIGNAL \VDU|Add20~10_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[5]~21_combout\ : std_logic;
SIGNAL \VDU|Add20~11\ : std_logic;
SIGNAL \VDU|Add20~12_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[6]~22_combout\ : std_logic;
SIGNAL \VDU|Add20~13\ : std_logic;
SIGNAL \VDU|Add20~15\ : std_logic;
SIGNAL \VDU|Add20~17\ : std_logic;
SIGNAL \VDU|Add20~19\ : std_logic;
SIGNAL \VDU|Add20~21\ : std_logic;
SIGNAL \VDU|Add20~23\ : std_logic;
SIGNAL \VDU|Add20~25\ : std_logic;
SIGNAL \VDU|Add20~27\ : std_logic;
SIGNAL \VDU|Add20~29\ : std_logic;
SIGNAL \VDU|Add20~31\ : std_logic;
SIGNAL \VDU|Add20~33\ : std_logic;
SIGNAL \VDU|Add20~35\ : std_logic;
SIGNAL \VDU|Add20~37\ : std_logic;
SIGNAL \VDU|Add20~39\ : std_logic;
SIGNAL \VDU|Add20~41\ : std_logic;
SIGNAL \VDU|Add20~43\ : std_logic;
SIGNAL \VDU|Add20~45\ : std_logic;
SIGNAL \VDU|Add20~46_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[23]~13_combout\ : std_logic;
SIGNAL \VDU|Equal11~1_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[17]~7_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[20]~10_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[18]~8_combout\ : std_logic;
SIGNAL \VDU|Equal11~0_combout\ : std_logic;
SIGNAL \VDU|Equal11~2_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~19_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[7]~23_combout\ : std_logic;
SIGNAL \VDU|LessThan17~0_combout\ : std_logic;
SIGNAL \VDU|LessThan17~1_combout\ : std_logic;
SIGNAL \VDU|LessThan17~2_combout\ : std_logic;
SIGNAL \VDU|LessThan17~3_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~9_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[2]~6_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[2]~30_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[1]~32_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[0]~31_combout\ : std_logic;
SIGNAL \VDU|Add20~1\ : std_logic;
SIGNAL \VDU|Add20~3\ : std_logic;
SIGNAL \VDU|Add20~5\ : std_logic;
SIGNAL \VDU|Add20~6_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[3]~29_combout\ : std_logic;
SIGNAL \VDU|Add20~8_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[4]~20_combout\ : std_logic;
SIGNAL \VDU|Equal11~3_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[9]~25_combout\ : std_logic;
SIGNAL \VDU|Equal11~4_combout\ : std_logic;
SIGNAL \VDU|Equal11~6_combout\ : std_logic;
SIGNAL \VDU|Equal11~7_combout\ : std_logic;
SIGNAL \VDU|Equal11~8_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~5_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount~5_combout\ : std_logic;
SIGNAL \VDU|ps2Byte[0]~1_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~7_combout\ : std_logic;
SIGNAL \VDU|Equal17~1_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~8_combout\ : std_logic;
SIGNAL \VDU|Mux5~9_combout\ : std_logic;
SIGNAL \VDU|Mux5~10_combout\ : std_logic;
SIGNAL \VDU|Mux5~11_combout\ : std_logic;
SIGNAL \VDU|Mux5~0_combout\ : std_logic;
SIGNAL \VDU|Mux5~1_combout\ : std_logic;
SIGNAL \VDU|Mux5~2_combout\ : std_logic;
SIGNAL \VDU|Mux5~5_combout\ : std_logic;
SIGNAL \VDU|Mux5~6_combout\ : std_logic;
SIGNAL \VDU|Mux5~7_combout\ : std_logic;
SIGNAL \VDU|Mux5~3_combout\ : std_logic;
SIGNAL \VDU|ps2PreviousByte[0]~0_combout\ : std_logic;
SIGNAL \VDU|ps2PreviousByte[0]~1_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~0_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~1_combout\ : std_logic;
SIGNAL \VDU|Equal14~0_combout\ : std_logic;
SIGNAL \VDU|ps2Shift~0_combout\ : std_logic;
SIGNAL \VDU|ps2Shift~regout\ : std_logic;
SIGNAL \VDU|Mux5~13_combout\ : std_logic;
SIGNAL \VDU|Mux5~14_combout\ : std_logic;
SIGNAL \VDU|Mux5~4_combout\ : std_logic;
SIGNAL \VDU|Mux5~8_combout\ : std_logic;
SIGNAL \VDU|Mux5~12_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~11_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte[0]~7_combout\ : std_logic;
SIGNAL \VDU|Mux4~2_combout\ : std_logic;
SIGNAL \VDU|Mux4~12_combout\ : std_logic;
SIGNAL \VDU|Mux4~4_combout\ : std_logic;
SIGNAL \VDU|Mux4~6_combout\ : std_logic;
SIGNAL \VDU|Mux4~13_combout\ : std_logic;
SIGNAL \VDU|Mux4~14_combout\ : std_logic;
SIGNAL \VDU|Mux4~7_combout\ : std_logic;
SIGNAL \VDU|Mux4~8_combout\ : std_logic;
SIGNAL \VDU|Mux4~10_combout\ : std_logic;
SIGNAL \VDU|Mux4~11_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~10_combout\ : std_logic;
SIGNAL \VDU|Equal20~2_combout\ : std_logic;
SIGNAL \VDU|Mux7~0_combout\ : std_logic;
SIGNAL \VDU|Mux7~12_combout\ : std_logic;
SIGNAL \VDU|Mux3~1_combout\ : std_logic;
SIGNAL \VDU|Mux7~13_combout\ : std_logic;
SIGNAL \VDU|Mux7~8_combout\ : std_logic;
SIGNAL \VDU|Mux7~9_combout\ : std_logic;
SIGNAL \VDU|Mux7~10_combout\ : std_logic;
SIGNAL \VDU|Mux7~11_combout\ : std_logic;
SIGNAL \VDU|Mux7~14_combout\ : std_logic;
SIGNAL \VDU|Mux7~15_combout\ : std_logic;
SIGNAL \VDU|Mux7~16_combout\ : std_logic;
SIGNAL \VDU|Mux7~17_combout\ : std_logic;
SIGNAL \VDU|Mux7~1_combout\ : std_logic;
SIGNAL \VDU|Mux7~5_combout\ : std_logic;
SIGNAL \VDU|Mux7~3_combout\ : std_logic;
SIGNAL \VDU|Mux7~2_combout\ : std_logic;
SIGNAL \VDU|Mux7~4_combout\ : std_logic;
SIGNAL \VDU|Mux7~6_combout\ : std_logic;
SIGNAL \VDU|Mux7~18_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~6_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~100_combout\ : std_logic;
SIGNAL \VDU|Mux2~1_combout\ : std_logic;
SIGNAL \VDU|Mux2~22_combout\ : std_logic;
SIGNAL \VDU|Mux2~23_combout\ : std_logic;
SIGNAL \VDU|Mux2~2_combout\ : std_logic;
SIGNAL \VDU|Mux2~16_combout\ : std_logic;
SIGNAL \VDU|Mux2~7_combout\ : std_logic;
SIGNAL \VDU|Mux2~18_combout\ : std_logic;
SIGNAL \VDU|Mux2~19_combout\ : std_logic;
SIGNAL \VDU|Mux2~20_combout\ : std_logic;
SIGNAL \VDU|Mux2~13_combout\ : std_logic;
SIGNAL \VDU|Mux2~9_combout\ : std_logic;
SIGNAL \VDU|Mux2~10_combout\ : std_logic;
SIGNAL \VDU|Mux2~11_combout\ : std_logic;
SIGNAL \VDU|Mux2~12_combout\ : std_logic;
SIGNAL \VDU|Mux2~14_combout\ : std_logic;
SIGNAL \VDU|Mux2~5_combout\ : std_logic;
SIGNAL \VDU|Mux2~4_combout\ : std_logic;
SIGNAL \VDU|Mux2~6_combout\ : std_logic;
SIGNAL \VDU|Mux2~3_combout\ : std_logic;
SIGNAL \VDU|Mux2~8_combout\ : std_logic;
SIGNAL \VDU|Mux2~15_combout\ : std_logic;
SIGNAL \VDU|Mux2~21_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~12_combout\ : std_logic;
SIGNAL \VDU|Mux1~6_combout\ : std_logic;
SIGNAL \VDU|Mux1~5_combout\ : std_logic;
SIGNAL \VDU|Mux1~7_combout\ : std_logic;
SIGNAL \VDU|Mux2~0_combout\ : std_logic;
SIGNAL \VDU|Mux1~8_combout\ : std_logic;
SIGNAL \VDU|Mux1~9_combout\ : std_logic;
SIGNAL \VDU|Mux1~10_combout\ : std_logic;
SIGNAL \VDU|Mux1~11_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~2_combout\ : std_logic;
SIGNAL \VDU|Mux1~12_combout\ : std_logic;
SIGNAL \VDU|Mux1~0_combout\ : std_logic;
SIGNAL \VDU|Mux1~1_combout\ : std_logic;
SIGNAL \VDU|Mux1~3_combout\ : std_logic;
SIGNAL \VDU|Mux1~2_combout\ : std_logic;
SIGNAL \VDU|Mux1~4_combout\ : std_logic;
SIGNAL \VDU|Mux1~13_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~13_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~5_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~4_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~6_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~0_combout\ : std_logic;
SIGNAL \VDU|Equal18~1_combout\ : std_logic;
SIGNAL \VDU|Equal18~0_combout\ : std_logic;
SIGNAL \VDU|Equal18~2_combout\ : std_logic;
SIGNAL \VDU|Equal20~0_combout\ : std_logic;
SIGNAL \VDU|Equal20~1_combout\ : std_logic;
SIGNAL \VDU|Mux6~0_combout\ : std_logic;
SIGNAL \VDU|Equal21~0_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte[2]~2_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~2_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~2_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~3_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~4_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[12]~5_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[14]~26_combout\ : std_logic;
SIGNAL \VDU|LessThan15~3_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[11]~18_combout\ : std_logic;
SIGNAL \VDU|LessThan15~0_combout\ : std_logic;
SIGNAL \VDU|LessThan15~2_combout\ : std_logic;
SIGNAL \VDU|LessThan15~4_combout\ : std_logic;
SIGNAL \VDU|LessThan16~0_combout\ : std_logic;
SIGNAL \VDU|LessThan16~1_combout\ : std_logic;
SIGNAL \VDU|LessThan16~2_combout\ : std_logic;
SIGNAL \VDU|ps2PreviousByte[0]~2_combout\ : std_logic;
SIGNAL \VDU|ps2PreviousByte[0]~3_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[18]~63_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[2]~31_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[1]~29_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[3]~33_combout\ : std_logic;
SIGNAL \VDU|LessThan28~2_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[10]~47_combout\ : std_logic;
SIGNAL \VDU|LessThan28~0_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[5]~37_combout\ : std_logic;
SIGNAL \VDU|LessThan28~3_combout\ : std_logic;
SIGNAL \VDU|LessThan28~4_combout\ : std_logic;
SIGNAL \VDU|LessThan28~6_combout\ : std_logic;
SIGNAL \VDU|LessThan28~7_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer~69_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[0]~28\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[1]~30\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[2]~32\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[3]~34\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[4]~35_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[4]~36\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[5]~38\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[6]~39_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[6]~40\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[7]~41_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[7]~42\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[8]~44\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[9]~45_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[9]~46\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[10]~48\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[11]~49_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[11]~50\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[12]~51_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[12]~52\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[13]~53_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[13]~54\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[14]~55_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[14]~56\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[15]~57_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[15]~58\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[16]~59_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[16]~60\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[17]~61_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[17]~62\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[18]~64\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[19]~66\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[20]~67_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[20]~68\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[21]~71\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[22]~72_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[22]~73\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[23]~75\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[24]~76_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[23]~74_combout\ : std_logic;
SIGNAL \VDU|LessThan28~8_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[24]~77\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer[25]~78_combout\ : std_logic;
SIGNAL \VDU|kbWatchdogTimer~26_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount[3]~1_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount~4_combout\ : std_logic;
SIGNAL \VDU|Equal12~0_combout\ : std_logic;
SIGNAL \VDU|Add21~0_combout\ : std_logic;
SIGNAL \VDU|ps2ClkCount~0_combout\ : std_logic;
SIGNAL \VDU|Equal12~1_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~4_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~0_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~3_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~2_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~8_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~7_combout\ : std_logic;
SIGNAL \VDU|ps2Byte~6_combout\ : std_logic;
SIGNAL \VDU|Equal17~2_combout\ : std_logic;
SIGNAL \VDU|Equal17~3_combout\ : std_logic;
SIGNAL \VDU|ps2Scroll~0_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~0_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~3_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~5_combout\ : std_logic;
SIGNAL \VDU|n_kbWR~regout\ : std_logic;
SIGNAL \VDU|kbd_ctl~11_combout\ : std_logic;
SIGNAL \VDU|LessThan14~2_combout\ : std_logic;
SIGNAL \VDU|LessThan14~1_combout\ : std_logic;
SIGNAL \VDU|LessThan14~3_combout\ : std_logic;
SIGNAL \VDU|LessThan14~0_combout\ : std_logic;
SIGNAL \VDU|LessThan14~4_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[24]~14_combout\ : std_logic;
SIGNAL \VDU|Add20~47\ : std_logic;
SIGNAL \VDU|Add20~49\ : std_logic;
SIGNAL \VDU|Add20~50_combout\ : std_logic;
SIGNAL \VDU|kbWriteTimer[25]~15_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~12_combout\ : std_logic;
SIGNAL \VDU|ps2ClkOut~1_combout\ : std_logic;
SIGNAL \VDU|ps2ClkOut~regout\ : std_logic;
SIGNAL \VDU|ps2DataOut~0_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~5_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~7_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~9_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~13_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~10_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~11_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[0]~6\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[1]~12_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[1]~13\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[2]~15\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[3]~16_combout\ : std_logic;
SIGNAL \VDU|Equal29~0_combout\ : std_logic;
SIGNAL \VDU|Equal29~1_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[2]~14_combout\ : std_logic;
SIGNAL \VDU|kbWRParity~0_combout\ : std_logic;
SIGNAL \VDU|kbWRParity~1_combout\ : std_logic;
SIGNAL \VDU|kbWRParity~2_combout\ : std_logic;
SIGNAL \VDU|kbWRParity~regout\ : std_logic;
SIGNAL \VDU|ps2DataOut~2_combout\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[3]~17\ : std_logic;
SIGNAL \VDU|ps2WriteClkCount[4]~18_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~1_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~10_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~6_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~11_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte~8_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte[3]~11_combout\ : std_logic;
SIGNAL \VDU|Mux3~0_combout\ : std_logic;
SIGNAL \VDU|Equal19~0_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~0_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte[2]~4_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte[2]~5_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte[3]~6_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~2_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~3_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~4_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte2~5_combout\ : std_logic;
SIGNAL \VDU|ps2WriteByte~7_combout\ : std_logic;
SIGNAL \VDU|Mux16~2_combout\ : std_logic;
SIGNAL \VDU|Mux16~0_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~1_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~3_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~5_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~7_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~8_combout\ : std_logic;
SIGNAL \VDU|ps2DataOut~regout\ : std_logic;
SIGNAL \CPU|BAH[1]~feeder_combout\ : std_logic;
SIGNAL \CPU|BAH[0]~feeder_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[0]~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux142~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux108~1_combout\ : std_logic;
SIGNAL \CPU|Mux61~1_combout\ : std_logic;
SIGNAL \CPU|Mux61~combout\ : std_logic;
SIGNAL \VDU|kbBuffer~111_combout\ : std_logic;
SIGNAL \VDU|Equal22~0_combout\ : std_logic;
SIGNAL \VDU|Mux3~5_combout\ : std_logic;
SIGNAL \VDU|Mux3~2_combout\ : std_logic;
SIGNAL \VDU|Mux3~3_combout\ : std_logic;
SIGNAL \VDU|Mux3~4_combout\ : std_logic;
SIGNAL \VDU|Mux3~6_combout\ : std_logic;
SIGNAL \VDU|Mux3~16_combout\ : std_logic;
SIGNAL \VDU|Mux3~15_combout\ : std_logic;
SIGNAL \VDU|Mux3~17_combout\ : std_logic;
SIGNAL \VDU|Mux3~18_combout\ : std_logic;
SIGNAL \VDU|Mux3~12_combout\ : std_logic;
SIGNAL \VDU|Mux3~13_combout\ : std_logic;
SIGNAL \VDU|Mux3~8_combout\ : std_logic;
SIGNAL \VDU|Mux3~9_combout\ : std_logic;
SIGNAL \VDU|Mux3~10_combout\ : std_logic;
SIGNAL \VDU|Mux3~7_combout\ : std_logic;
SIGNAL \VDU|Mux3~11_combout\ : std_logic;
SIGNAL \VDU|Mux3~14_combout\ : std_logic;
SIGNAL \VDU|Mux3~19_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~8_combout\ : std_logic;
SIGNAL \VDU|kbInPointer[0]~8_combout\ : std_logic;
SIGNAL \VDU|kbInPointer[0]~9_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~101_combout\ : std_logic;
SIGNAL \VDU|kbInPointer~12_combout\ : std_logic;
SIGNAL \VDU|kbInPointer[0]~10_combout\ : std_logic;
SIGNAL \VDU|kbInPointer~13_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~105_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~48_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~117_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~62_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~106_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~55_regout\ : std_logic;
SIGNAL \VDU|kbReadPointer[0]~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux48~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~18_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux79~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux74~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux75~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Write~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux102~5_combout\ : std_logic;
SIGNAL \CPU|R_W_n_i~0_combout\ : std_logic;
SIGNAL \i_n_reset~combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly1~0_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[0]~51_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[1]~18\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[2]~19_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[2]~20\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[3]~22\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[4]~23_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[4]~24\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[5]~26\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[6]~27_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[6]~28\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[7]~29_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[7]~30\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[8]~31_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[8]~32\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[9]~33_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[9]~34\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[10]~35_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[10]~36\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[11]~37_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[11]~38\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[12]~40\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[13]~41_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[13]~42\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[14]~44\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[15]~46\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[16]~47_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[15]~45_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[14]~43_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~3_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~2_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dig_counter[1]~17_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~0_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~4_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|Equal0~5_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|pulse200ms~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly1~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly2~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly3~feeder_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly3~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|dly4~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|o_PinOut~0_combout\ : std_logic;
SIGNAL \DebounceResetSwitch|o_PinOut~regout\ : std_logic;
SIGNAL \CPU|R_W_n_i~regout\ : std_logic;
SIGNAL \comb~9\ : std_logic;
SIGNAL \VDU|process_2~0_combout\ : std_logic;
SIGNAL \VDU|func_reset~regout\ : std_logic;
SIGNAL \VDU|kbReadPointer[1]~0_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~87_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~88_combout\ : std_logic;
SIGNAL \VDU|kbInPointer~11_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~116_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~34_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~104_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~13_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~103_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~20_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~89_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~90_combout\ : std_logic;
SIGNAL \VDU|dataOut~4_combout\ : std_logic;
SIGNAL \CPU|BAL[7]~feeder_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~4_combout\ : std_logic;
SIGNAL \CPU|mcode|process_0~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Set_BusA_To~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux56~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux8~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~16_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~14_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~11_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~12_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~28_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~13_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~15_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~17_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux56~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~26_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~24_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~25_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~19_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~21_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~27_combout\ : std_logic;
SIGNAL \CPU|P[4]~feeder_combout\ : std_logic;
SIGNAL \CPU|Mux47~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux111~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux111~2_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~3_combout\ : std_logic;
SIGNAL \CPU|RstCycle~0_combout\ : std_logic;
SIGNAL \CPU|RstCycle~regout\ : std_logic;
SIGNAL \CPU|process_0~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~0_combout\ : std_logic;
SIGNAL \CPU|process_0~0_combout\ : std_logic;
SIGNAL \CPU|process_0~1_combout\ : std_logic;
SIGNAL \CPU|process_0~3_combout\ : std_logic;
SIGNAL \CPU|process_0~4_combout\ : std_logic;
SIGNAL \CPU|Add2~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux137~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux132~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux136~0_combout\ : std_logic;
SIGNAL \CPU|ALU_Op_r[1]~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux137~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux137~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux13~0_combout\ : std_logic;
SIGNAL \CPU|Equal9~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux133~0_combout\ : std_logic;
SIGNAL \CPU|ALU_Op_r[0]~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux115~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux114~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux114~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux114~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux113~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux113~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux113~2_combout\ : std_logic;
SIGNAL \CPU|P~4_combout\ : std_logic;
SIGNAL \CPU|P~5_combout\ : std_logic;
SIGNAL \CPU|P~6_combout\ : std_logic;
SIGNAL \CPU|P~7_combout\ : std_logic;
SIGNAL \CPU|P~10_combout\ : std_logic;
SIGNAL \CPU|Mux19~0_combout\ : std_logic;
SIGNAL \CPU|P[0]~0_combout\ : std_logic;
SIGNAL \CPU|Equal9~7_combout\ : std_logic;
SIGNAL \CPU|alu|Add0~1_cout\ : std_logic;
SIGNAL \CPU|alu|ADC_Q[0]~1\ : std_logic;
SIGNAL \CPU|alu|Add0~3\ : std_logic;
SIGNAL \CPU|alu|Add0~5\ : std_logic;
SIGNAL \CPU|alu|Add0~7\ : std_logic;
SIGNAL \CPU|alu|Add0~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add0~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add0~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~0_combout\ : std_logic;
SIGNAL \CPU|alu|AL[6]~1_combout\ : std_logic;
SIGNAL \CPU|alu|Add3~1_cout\ : std_logic;
SIGNAL \CPU|alu|ADC_Q[4]~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~8_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux3~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux112~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux112~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux112~4_combout\ : std_logic;
SIGNAL \CPU|ABC[7]~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Set_BusA_To~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~20_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux55~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux109~11_combout\ : std_logic;
SIGNAL \CPU|Mux48~2_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~108_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~50_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~64_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~57_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~75_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~76_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~36feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~36_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~102_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~29_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~15feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~15_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~22_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~77_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~78_combout\ : std_logic;
SIGNAL \VDU|dataOut~2_combout\ : std_logic;
SIGNAL \CPU|Mux48~1_combout\ : std_logic;
SIGNAL \CPU|Mux48~3_combout\ : std_logic;
SIGNAL \CPU|Mux48~0_combout\ : std_logic;
SIGNAL \CPU|Mux48~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~11_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~12_combout\ : std_logic;
SIGNAL \CPU|alu|Equal5~1_combout\ : std_logic;
SIGNAL \CPU|alu|Equal5~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~13_combout\ : std_logic;
SIGNAL \CPU|alu|Add5~1_cout\ : std_logic;
SIGNAL \CPU|alu|Add5~3\ : std_logic;
SIGNAL \CPU|alu|Add5~5\ : std_logic;
SIGNAL \CPU|alu|Add5~7\ : std_logic;
SIGNAL \CPU|alu|Add5~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add5~2_combout\ : std_logic;
SIGNAL \CPU|alu|Add5~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~1_combout\ : std_logic;
SIGNAL \CPU|alu|ADC_Q[4]~3\ : std_logic;
SIGNAL \CPU|alu|Add3~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~9_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~4_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~5_combout\ : std_logic;
SIGNAL \CPU|alu|Equal5~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~5_combout\ : std_logic;
SIGNAL \CPU|alu|Add1~1_cout\ : std_logic;
SIGNAL \CPU|alu|Add1~3\ : std_logic;
SIGNAL \CPU|alu|Add1~5\ : std_logic;
SIGNAL \CPU|alu|Add1~7\ : std_logic;
SIGNAL \CPU|alu|Add1~8_combout\ : std_logic;
SIGNAL \CPU|alu|Add0~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add1~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add1~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~7_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~8_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~9_combout\ : std_logic;
SIGNAL \CPU|alu|Mux11~14_combout\ : std_logic;
SIGNAL \CPU|P~16_combout\ : std_logic;
SIGNAL \CPU|P~17_combout\ : std_logic;
SIGNAL \CPU|Mux51~0_combout\ : std_logic;
SIGNAL \CPU|Y[7]~0_combout\ : std_logic;
SIGNAL \CPU|Mux51~1_combout\ : std_logic;
SIGNAL \CPU|Mux51~2_combout\ : std_logic;
SIGNAL \CPU|Mux51~3_combout\ : std_logic;
SIGNAL \CPU|Y[0]~feeder_combout\ : std_logic;
SIGNAL \VDU|Add17~0_combout\ : std_logic;
SIGNAL \VDU|kbReadPointer[2]~2_combout\ : std_logic;
SIGNAL \VDU|kbd_ctl~3_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~99_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~32_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~11_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~71_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~72_combout\ : std_logic;
SIGNAL \VDU|dataOut[0]~0_combout\ : std_logic;
SIGNAL \VDU|Equal7~0_combout\ : std_logic;
SIGNAL \VDU|Equal7~1_combout\ : std_logic;
SIGNAL \UART|rxInPointer[0]~6_combout\ : std_logic;
SIGNAL \UART|rxInPointer[0]~7\ : std_logic;
SIGNAL \UART|rxInPointer[1]~8_combout\ : std_logic;
SIGNAL \UART|rxState.idle~4_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount[4]~0_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[4]~1_cout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[5]~2_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[5]~3\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[6]~5\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[7]~6_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[7]~7\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[8]~9\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[9]~11\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[10]~12_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[10]~13\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[11]~15\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[12]~16_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[12]~17\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[13]~19\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[14]~20_combout\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[14]~21\ : std_logic;
SIGNAL \BaudRateGen|w_serialCount_d[15]~22_combout\ : std_logic;
SIGNAL \BaudRateGen|process_0~0_combout\ : std_logic;
SIGNAL \BaudRateGen|o_serialEn~regout\ : std_logic;
SIGNAL \UART|Selector0~0_combout\ : std_logic;
SIGNAL \i_rxd~combout\ : std_logic;
SIGNAL \UART|rxFilter[0]~7\ : std_logic;
SIGNAL \UART|rxFilter[1]~8_combout\ : std_logic;
SIGNAL \UART|rxFilter[0]~6_combout\ : std_logic;
SIGNAL \UART|process_2~0_combout\ : std_logic;
SIGNAL \UART|process_2~1_combout\ : std_logic;
SIGNAL \UART|rxFilter[2]~10_combout\ : std_logic;
SIGNAL \UART|rxFilter[1]~9\ : std_logic;
SIGNAL \UART|rxFilter[2]~12\ : std_logic;
SIGNAL \UART|rxFilter[3]~13_combout\ : std_logic;
SIGNAL \UART|process_2~2_combout\ : std_logic;
SIGNAL \UART|process_2~4_combout\ : std_logic;
SIGNAL \UART|rxFilter[3]~14\ : std_logic;
SIGNAL \UART|rxFilter[4]~15_combout\ : std_logic;
SIGNAL \UART|process_2~3_combout\ : std_logic;
SIGNAL \UART|rxdFiltered~0_combout\ : std_logic;
SIGNAL \UART|rxdFiltered~regout\ : std_logic;
SIGNAL \UART|rxBitCount[0]~0_combout\ : std_logic;
SIGNAL \UART|rxClockCount[0]~6_combout\ : std_logic;
SIGNAL \UART|rxClockCount[4]~16_combout\ : std_logic;
SIGNAL \UART|Equal4~0_combout\ : std_logic;
SIGNAL \UART|rxClockCount[0]~14_combout\ : std_logic;
SIGNAL \UART|rxClockCount[0]~15_combout\ : std_logic;
SIGNAL \UART|rxClockCount[0]~7\ : std_logic;
SIGNAL \UART|rxClockCount[1]~9\ : std_logic;
SIGNAL \UART|rxClockCount[2]~10_combout\ : std_logic;
SIGNAL \UART|rxClockCount[2]~11\ : std_logic;
SIGNAL \UART|rxClockCount[3]~13\ : std_logic;
SIGNAL \UART|rxClockCount[4]~17\ : std_logic;
SIGNAL \UART|rxClockCount[5]~18_combout\ : std_logic;
SIGNAL \UART|Equal5~0_combout\ : std_logic;
SIGNAL \UART|rxBitCount[0]~1_combout\ : std_logic;
SIGNAL \UART|Selector3~0_combout\ : std_logic;
SIGNAL \UART|Selector2~0_combout\ : std_logic;
SIGNAL \UART|Selector1~0_combout\ : std_logic;
SIGNAL \UART|rxState.idle~0_combout\ : std_logic;
SIGNAL \UART|rxState.idle~1_combout\ : std_logic;
SIGNAL \UART|rxState.idle~3_combout\ : std_logic;
SIGNAL \UART|rxState.idle~regout\ : std_logic;
SIGNAL \UART|rxState.dataBit~0_combout\ : std_logic;
SIGNAL \UART|rxState.dataBit~regout\ : std_logic;
SIGNAL \UART|rxState.stopBit~regout\ : std_logic;
SIGNAL \UART|rxInPointer[0]~14_combout\ : std_logic;
SIGNAL \UART|rxInPointer[1]~9\ : std_logic;
SIGNAL \UART|rxInPointer[2]~11\ : std_logic;
SIGNAL \UART|rxInPointer[3]~13\ : std_logic;
SIGNAL \UART|rxInPointer[4]~15_combout\ : std_logic;
SIGNAL \UART|rxInPointer[4]~16\ : std_logic;
SIGNAL \UART|rxInPointer[5]~17_combout\ : std_logic;
SIGNAL \UART|rxInPointer[3]~12_combout\ : std_logic;
SIGNAL \UART|LessThan4~0_combout\ : std_logic;
SIGNAL \UART|LessThan4~1_combout\ : std_logic;
SIGNAL \UART|Equal0~0_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[2]~13\ : std_logic;
SIGNAL \UART|rxReadPointer[3]~15\ : std_logic;
SIGNAL \UART|rxReadPointer[4]~16_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[4]~17\ : std_logic;
SIGNAL \UART|rxReadPointer[5]~18_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[0]~20_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[3]~14_combout\ : std_logic;
SIGNAL \UART|LessThan3~0_combout\ : std_logic;
SIGNAL \UART|LessThan3~1_combout\ : std_logic;
SIGNAL \UART|Equal0~2_combout\ : std_logic;
SIGNAL \UART|Equal0~3_combout\ : std_logic;
SIGNAL \UART|rxCurrentByteBuffer[7]~3_combout\ : std_logic;
SIGNAL \UART|rxCurrentByteBuffer[0]~2_combout\ : std_logic;
SIGNAL \UART|rxCurrentByteBuffer[4]~feeder_combout\ : std_logic;
SIGNAL \UART|rxCurrentByteBuffer[2]~feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~101feeder_combout\ : std_logic;
SIGNAL \UART|rxInPointer[2]~10_combout\ : std_logic;
SIGNAL \UART|rxBuffer~227_combout\ : std_logic;
SIGNAL \UART|rxBuffer~228_combout\ : std_logic;
SIGNAL \UART|rxBuffer~101_regout\ : std_logic;
SIGNAL \UART|rxBuffer~222_combout\ : std_logic;
SIGNAL \UART|rxBuffer~93_regout\ : std_logic;
SIGNAL \UART|rxBuffer~223_combout\ : std_logic;
SIGNAL \UART|rxBuffer~224_combout\ : std_logic;
SIGNAL \UART|rxBuffer~85_regout\ : std_logic;
SIGNAL \UART|rxBuffer~141_combout\ : std_logic;
SIGNAL \UART|rxBuffer~142_combout\ : std_logic;
SIGNAL \UART|rxBuffer~245_combout\ : std_logic;
SIGNAL \UART|rxBuffer~246_combout\ : std_logic;
SIGNAL \UART|rxBuffer~117_regout\ : std_logic;
SIGNAL \UART|rxBuffer~249_combout\ : std_logic;
SIGNAL \UART|rxBuffer~250_combout\ : std_logic;
SIGNAL \UART|rxBuffer~109_regout\ : std_logic;
SIGNAL \UART|rxBuffer~148_combout\ : std_logic;
SIGNAL \UART|rxBuffer~149_combout\ : std_logic;
SIGNAL \UART|rxBuffer~243_combout\ : std_logic;
SIGNAL \UART|rxBuffer~244_combout\ : std_logic;
SIGNAL \UART|rxBuffer~37_regout\ : std_logic;
SIGNAL \UART|rxBuffer~241_combout\ : std_logic;
SIGNAL \UART|rxBuffer~242_combout\ : std_logic;
SIGNAL \UART|rxBuffer~13_regout\ : std_logic;
SIGNAL \UART|rxBuffer~145_combout\ : std_logic;
SIGNAL \UART|rxBuffer~146_combout\ : std_logic;
SIGNAL \UART|rxBuffer~235_combout\ : std_logic;
SIGNAL \UART|rxBuffer~236_combout\ : std_logic;
SIGNAL \UART|rxBuffer~69_regout\ : std_logic;
SIGNAL \UART|rxBuffer~233_combout\ : std_logic;
SIGNAL \UART|rxBuffer~234_combout\ : std_logic;
SIGNAL \UART|rxBuffer~45_regout\ : std_logic;
SIGNAL \UART|rxBuffer~143_combout\ : std_logic;
SIGNAL \UART|rxBuffer~144_combout\ : std_logic;
SIGNAL \UART|rxBuffer~147_combout\ : std_logic;
SIGNAL \UART|rxBuffer~150_combout\ : std_logic;
SIGNAL \UART|dataOut~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux121~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux121~4_combout\ : std_logic;
SIGNAL \CPU|BAL[1]~7_combout\ : std_logic;
SIGNAL \CPU|Add7~1\ : std_logic;
SIGNAL \CPU|Add7~2_combout\ : std_logic;
SIGNAL \CPU|Add8~1\ : std_logic;
SIGNAL \CPU|Add8~2_combout\ : std_logic;
SIGNAL \CPU|BAL~21_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux120~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux119~1_combout\ : std_logic;
SIGNAL \CPU|BAL[1]~10_combout\ : std_logic;
SIGNAL \CPU|Add10~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux110~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~4_combout\ : std_logic;
SIGNAL \CPU|AD[0]~0_combout\ : std_logic;
SIGNAL \CPU|AD[0]~3_combout\ : std_logic;
SIGNAL \CPU|AD~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~12_combout\ : std_logic;
SIGNAL \CPU|mcode|process_0~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux120~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux120~4_combout\ : std_logic;
SIGNAL \CPU|AD[0]~6_combout\ : std_logic;
SIGNAL \CPU|Add10~1\ : std_logic;
SIGNAL \CPU|Add10~2_combout\ : std_logic;
SIGNAL \CPU|AD~20_combout\ : std_logic;
SIGNAL \CPU|Mux75~1_combout\ : std_logic;
SIGNAL \CPU|Add10~3\ : std_logic;
SIGNAL \CPU|Add10~4_combout\ : std_logic;
SIGNAL \CPU|AD~7_combout\ : std_logic;
SIGNAL \CPU|Add6~1\ : std_logic;
SIGNAL \CPU|Add6~3\ : std_logic;
SIGNAL \CPU|Add6~4_combout\ : std_logic;
SIGNAL \CPU|AD~8_combout\ : std_logic;
SIGNAL \CPU|Add10~5\ : std_logic;
SIGNAL \CPU|Add10~6_combout\ : std_logic;
SIGNAL \CPU|X[7]~2_combout\ : std_logic;
SIGNAL \CPU|X[0]~feeder_combout\ : std_logic;
SIGNAL \CPU|Add11~1\ : std_logic;
SIGNAL \CPU|Add11~3\ : std_logic;
SIGNAL \CPU|Add11~5\ : std_logic;
SIGNAL \CPU|Add11~6_combout\ : std_logic;
SIGNAL \CPU|AD~13_combout\ : std_logic;
SIGNAL \CPU|AD~14_combout\ : std_logic;
SIGNAL \CPU|BAL[3]~feeder_combout\ : std_logic;
SIGNAL \CPU|Add8~3\ : std_logic;
SIGNAL \CPU|Add8~4_combout\ : std_logic;
SIGNAL \CPU|BAL~14_combout\ : std_logic;
SIGNAL \CPU|Add7~3\ : std_logic;
SIGNAL \CPU|Add7~5\ : std_logic;
SIGNAL \CPU|Add7~6_combout\ : std_logic;
SIGNAL \CPU|Add8~5\ : std_logic;
SIGNAL \CPU|Add8~6_combout\ : std_logic;
SIGNAL \CPU|BAL~17_combout\ : std_logic;
SIGNAL \CPU|Mux73~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~9_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux106~7_combout\ : std_logic;
SIGNAL \CPU|PC[4]~4_combout\ : std_logic;
SIGNAL \CPU|DL~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux104~9_combout\ : std_logic;
SIGNAL \CPU|DL[4]~1_combout\ : std_logic;
SIGNAL \CPU|PC[1]~1_combout\ : std_logic;
SIGNAL \CPU|Add0~1\ : std_logic;
SIGNAL \CPU|Add0~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux144~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~8_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux105~7_combout\ : std_logic;
SIGNAL \CPU|PC[2]~8_combout\ : std_logic;
SIGNAL \CPU|PC[2]~9_combout\ : std_logic;
SIGNAL \CPU|Add0~3\ : std_logic;
SIGNAL \CPU|Add0~5\ : std_logic;
SIGNAL \CPU|Add0~7\ : std_logic;
SIGNAL \CPU|Add0~8_combout\ : std_logic;
SIGNAL \CPU|DL~0_combout\ : std_logic;
SIGNAL \CPU|Add5~1\ : std_logic;
SIGNAL \CPU|Add5~3\ : std_logic;
SIGNAL \CPU|Add5~5\ : std_logic;
SIGNAL \CPU|Add5~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~0_combout\ : std_logic;
SIGNAL \CPU|PC[3]~3_combout\ : std_logic;
SIGNAL \CPU|Add0~6_combout\ : std_logic;
SIGNAL \CPU|Add5~7\ : std_logic;
SIGNAL \CPU|Add5~8_combout\ : std_logic;
SIGNAL \CPU|Mux72~0_combout\ : std_logic;
SIGNAL \CPU|Add10~7\ : std_logic;
SIGNAL \CPU|Add10~8_combout\ : std_logic;
SIGNAL \CPU|AD~9_combout\ : std_logic;
SIGNAL \CPU|AD~10_combout\ : std_logic;
SIGNAL \CPU|Mux72~1_combout\ : std_logic;
SIGNAL \CPU|PC[5]~5_combout\ : std_logic;
SIGNAL \CPU|Add0~9\ : std_logic;
SIGNAL \CPU|Add0~10_combout\ : std_logic;
SIGNAL \CPU|Add5~9\ : std_logic;
SIGNAL \CPU|Add5~10_combout\ : std_logic;
SIGNAL \CPU|Add2~5\ : std_logic;
SIGNAL \CPU|Add2~7\ : std_logic;
SIGNAL \CPU|Add2~9\ : std_logic;
SIGNAL \CPU|Add2~10_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux116~1_combout\ : std_logic;
SIGNAL \CPU|S[0]~11_combout\ : std_logic;
SIGNAL \CPU|S[0]~8_combout\ : std_logic;
SIGNAL \CPU|S[0]~9_combout\ : std_logic;
SIGNAL \CPU|S[0]~10_combout\ : std_logic;
SIGNAL \CPU|S[0]~12_combout\ : std_logic;
SIGNAL \CPU|S[0]~13_combout\ : std_logic;
SIGNAL \CPU|Mux71~0_combout\ : std_logic;
SIGNAL \CPU|Add10~9\ : std_logic;
SIGNAL \CPU|Add10~10_combout\ : std_logic;
SIGNAL \CPU|Add6~5\ : std_logic;
SIGNAL \CPU|Add6~7\ : std_logic;
SIGNAL \CPU|Add6~9\ : std_logic;
SIGNAL \CPU|Add6~10_combout\ : std_logic;
SIGNAL \CPU|Add11~7\ : std_logic;
SIGNAL \CPU|Add11~9\ : std_logic;
SIGNAL \CPU|Add11~10_combout\ : std_logic;
SIGNAL \CPU|AD~15_combout\ : std_logic;
SIGNAL \CPU|AD~16_combout\ : std_logic;
SIGNAL \CPU|Add7~7\ : std_logic;
SIGNAL \CPU|Add7~9\ : std_logic;
SIGNAL \CPU|Add7~10_combout\ : std_logic;
SIGNAL \CPU|BAL[4]~feeder_combout\ : std_logic;
SIGNAL \CPU|Add8~7\ : std_logic;
SIGNAL \CPU|Add8~8_combout\ : std_logic;
SIGNAL \CPU|BAL~15_combout\ : std_logic;
SIGNAL \CPU|Add8~9\ : std_logic;
SIGNAL \CPU|Add8~10_combout\ : std_logic;
SIGNAL \CPU|BAL~18_combout\ : std_logic;
SIGNAL \CPU|Mux71~1_combout\ : std_logic;
SIGNAL \CPU|Add6~11\ : std_logic;
SIGNAL \CPU|Add6~12_combout\ : std_logic;
SIGNAL \CPU|Add11~11\ : std_logic;
SIGNAL \CPU|Add11~12_combout\ : std_logic;
SIGNAL \CPU|AD~11_combout\ : std_logic;
SIGNAL \CPU|AD~12_combout\ : std_logic;
SIGNAL \CPU|Add8~11\ : std_logic;
SIGNAL \CPU|Add8~12_combout\ : std_logic;
SIGNAL \CPU|BAL~16_combout\ : std_logic;
SIGNAL \CPU|Mux70~1_combout\ : std_logic;
SIGNAL \CPU|Mux68~1_combout\ : std_logic;
SIGNAL \CPU|Mux68~combout\ : std_logic;
SIGNAL \CPU|Mux67~1_combout\ : std_logic;
SIGNAL \CPU|PC[7]~7_combout\ : std_logic;
SIGNAL \CPU|Add5~11\ : std_logic;
SIGNAL \CPU|Add5~12_combout\ : std_logic;
SIGNAL \CPU|PC[6]~6_combout\ : std_logic;
SIGNAL \CPU|Add0~11\ : std_logic;
SIGNAL \CPU|Add0~12_combout\ : std_logic;
SIGNAL \CPU|Add0~13\ : std_logic;
SIGNAL \CPU|Add0~14_combout\ : std_logic;
SIGNAL \CPU|Add0~15\ : std_logic;
SIGNAL \CPU|Add0~16_combout\ : std_logic;
SIGNAL \CPU|PC[8]~12_combout\ : std_logic;
SIGNAL \CPU|Add4~0_combout\ : std_logic;
SIGNAL \CPU|Mux7~0_combout\ : std_logic;
SIGNAL \CPU|Mux7~1_combout\ : std_logic;
SIGNAL \CPU|PC[8]~13_combout\ : std_logic;
SIGNAL \CPU|Add3~1\ : std_logic;
SIGNAL \CPU|Add3~2_combout\ : std_logic;
SIGNAL \CPU|PC[8]~10_combout\ : std_logic;
SIGNAL \CPU|PC[8]~11_combout\ : std_logic;
SIGNAL \CPU|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|Mux6~1_combout\ : std_logic;
SIGNAL \CPU|Mux67~0_combout\ : std_logic;
SIGNAL \CPU|Mux67~combout\ : std_logic;
SIGNAL \CPU|Add9~4_combout\ : std_logic;
SIGNAL \CPU|Add9~21_combout\ : std_logic;
SIGNAL \CPU|BAH[7]~5_combout\ : std_logic;
SIGNAL \CPU|Mux66~1_combout\ : std_logic;
SIGNAL \CPU|Add0~17\ : std_logic;
SIGNAL \CPU|Add0~19\ : std_logic;
SIGNAL \CPU|Add0~20_combout\ : std_logic;
SIGNAL \CPU|Add4~1\ : std_logic;
SIGNAL \CPU|Add4~3\ : std_logic;
SIGNAL \CPU|Add4~4_combout\ : std_logic;
SIGNAL \CPU|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|Mux5~1_combout\ : std_logic;
SIGNAL \CPU|Mux66~0_combout\ : std_logic;
SIGNAL \CPU|Mux66~combout\ : std_logic;
SIGNAL \CPU|Mux4~0_combout\ : std_logic;
SIGNAL \CPU|Add3~3\ : std_logic;
SIGNAL \CPU|Add3~5\ : std_logic;
SIGNAL \CPU|Add3~6_combout\ : std_logic;
SIGNAL \CPU|Mux4~1_combout\ : std_logic;
SIGNAL \CPU|Mux65~0_combout\ : std_logic;
SIGNAL \CPU|Mux65~1_combout\ : std_logic;
SIGNAL \CPU|Mux65~combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[0]~23_combout\ : std_logic;
SIGNAL \w_cpuDataIn[0]~24_combout\ : std_logic;
SIGNAL \w_cpuDataIn[0]~25_combout\ : std_logic;
SIGNAL \CPU|Mux52~1_combout\ : std_logic;
SIGNAL \CPU|Mux52~2_combout\ : std_logic;
SIGNAL \CPU|Mux52~3_combout\ : std_logic;
SIGNAL \CPU|Mux52~0_combout\ : std_logic;
SIGNAL \CPU|Mux52~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~3_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~0_combout\ : std_logic;
SIGNAL \CPU|alu|ADC_Q[0]~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~8_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~9_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~10_combout\ : std_logic;
SIGNAL \CPU|S~6_combout\ : std_logic;
SIGNAL \CPU|Add2~1\ : std_logic;
SIGNAL \CPU|Add2~3\ : std_logic;
SIGNAL \CPU|Add2~4_combout\ : std_logic;
SIGNAL \CPU|Mux50~0_combout\ : std_logic;
SIGNAL \CPU|Mux50~1_combout\ : std_logic;
SIGNAL \CPU|Mux50~2_combout\ : std_logic;
SIGNAL \CPU|Mux50~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux4~4_combout\ : std_logic;
SIGNAL \CPU|S[3]~2_combout\ : std_logic;
SIGNAL \CPU|P~14_combout\ : std_logic;
SIGNAL \CPU|Mux17~0_combout\ : std_logic;
SIGNAL \CPU|P[3]~2_combout\ : std_logic;
SIGNAL \CPU|Mux49~0_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~110_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~49_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~63_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~56_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~83_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~84_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~35_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~21_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~85_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~86_combout\ : std_logic;
SIGNAL \VDU|dataOut~3_combout\ : std_logic;
SIGNAL \CPU|Mux49~1_combout\ : std_logic;
SIGNAL \CPU|Mux49~2_combout\ : std_logic;
SIGNAL \CPU|Mux49~3_combout\ : std_logic;
SIGNAL \CPU|Mux49~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~1\ : std_logic;
SIGNAL \CPU|alu|Add10~3\ : std_logic;
SIGNAL \CPU|alu|Add10~5\ : std_logic;
SIGNAL \CPU|alu|Add10~7\ : std_logic;
SIGNAL \CPU|alu|Add10~9\ : std_logic;
SIGNAL \CPU|alu|Add10~10_combout\ : std_logic;
SIGNAL \CPU|alu|Add5~9\ : std_logic;
SIGNAL \CPU|alu|Add5~10_combout\ : std_logic;
SIGNAL \CPU|alu|Add6~1_cout\ : std_logic;
SIGNAL \CPU|alu|Add6~3\ : std_logic;
SIGNAL \CPU|alu|Add6~5\ : std_logic;
SIGNAL \CPU|alu|Add6~7\ : std_logic;
SIGNAL \CPU|alu|Add6~9\ : std_logic;
SIGNAL \CPU|alu|Add6~10_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~7_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~1\ : std_logic;
SIGNAL \CPU|alu|Add9~3\ : std_logic;
SIGNAL \CPU|alu|Add9~5\ : std_logic;
SIGNAL \CPU|alu|Add9~7\ : std_logic;
SIGNAL \CPU|alu|Add9~9\ : std_logic;
SIGNAL \CPU|alu|Add9~10_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux2~8_combout\ : std_logic;
SIGNAL \CPU|S[5]~3_combout\ : std_logic;
SIGNAL \CPU|Mux47~2_combout\ : std_logic;
SIGNAL \VDU|ps2Caps~0_combout\ : std_logic;
SIGNAL \VDU|ps2Caps~regout\ : std_logic;
SIGNAL \VDU|kbBuffer~112_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~113_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~114_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~51_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~58_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~91_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~92_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~30_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~16_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~23_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~93_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~94_combout\ : std_logic;
SIGNAL \VDU|dataOut~5_combout\ : std_logic;
SIGNAL \CPU|Mux47~1_combout\ : std_logic;
SIGNAL \CPU|Mux47~3_combout\ : std_logic;
SIGNAL \CPU|Mux47~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add3~3\ : std_logic;
SIGNAL \CPU|alu|Add3~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add3~5\ : std_logic;
SIGNAL \CPU|alu|Add3~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add3~7\ : std_logic;
SIGNAL \CPU|alu|Add3~8_combout\ : std_logic;
SIGNAL \CPU|alu|process_0~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~12_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~13_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~6_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~7_combout\ : std_logic;
SIGNAL \CPU|alu|Mux1~8_combout\ : std_logic;
SIGNAL \CPU|S[6]~4_combout\ : std_logic;
SIGNAL \CPU|Add2~11\ : std_logic;
SIGNAL \CPU|Add2~12_combout\ : std_logic;
SIGNAL \CPU|Mux46~0_combout\ : std_logic;
SIGNAL \CPU|Mux46~2_combout\ : std_logic;
SIGNAL \w_cpuDataIn[6]~39_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[6]~28_combout\ : std_logic;
SIGNAL \UART|rxBuffer~43_regout\ : std_logic;
SIGNAL \UART|rxBuffer~19_regout\ : std_logic;
SIGNAL \UART|rxBuffer~205_combout\ : std_logic;
SIGNAL \UART|rxBuffer~206_combout\ : std_logic;
SIGNAL \UART|rxBuffer~107_regout\ : std_logic;
SIGNAL \UART|rxBuffer~99_regout\ : std_logic;
SIGNAL \UART|rxBuffer~225_combout\ : std_logic;
SIGNAL \UART|rxBuffer~226_combout\ : std_logic;
SIGNAL \UART|rxBuffer~83_regout\ : std_logic;
SIGNAL \UART|rxBuffer~203_combout\ : std_logic;
SIGNAL \UART|rxBuffer~204_combout\ : std_logic;
SIGNAL \UART|rxBuffer~207_combout\ : std_logic;
SIGNAL \UART|rxBuffer~247_combout\ : std_logic;
SIGNAL \UART|rxBuffer~248_combout\ : std_logic;
SIGNAL \UART|rxBuffer~131_regout\ : std_logic;
SIGNAL \UART|rxBuffer~115_regout\ : std_logic;
SIGNAL \UART|rxBuffer~208_combout\ : std_logic;
SIGNAL \UART|rxBuffer~209_combout\ : std_logic;
SIGNAL \UART|rxBuffer~210_combout\ : std_logic;
SIGNAL \UART|dataOut~7_combout\ : std_logic;
SIGNAL \w_cpuDataIn[6]~29_combout\ : std_logic;
SIGNAL \CPU|Mux46~1_combout\ : std_logic;
SIGNAL \CPU|Mux46~3_combout\ : std_logic;
SIGNAL \CPU|Mux46~4_combout\ : std_logic;
SIGNAL \CPU|Add8~13\ : std_logic;
SIGNAL \CPU|Add8~14_combout\ : std_logic;
SIGNAL \CPU|BAL~19_combout\ : std_logic;
SIGNAL \CPU|Add6~13\ : std_logic;
SIGNAL \CPU|Add6~14_combout\ : std_logic;
SIGNAL \CPU|Add11~13\ : std_logic;
SIGNAL \CPU|Add11~14_combout\ : std_logic;
SIGNAL \CPU|AD~17_combout\ : std_logic;
SIGNAL \CPU|Add10~11\ : std_logic;
SIGNAL \CPU|Add10~13\ : std_logic;
SIGNAL \CPU|Add10~14_combout\ : std_logic;
SIGNAL \CPU|AD~18_combout\ : std_logic;
SIGNAL \CPU|Add5~13\ : std_logic;
SIGNAL \CPU|Add5~14_combout\ : std_logic;
SIGNAL \CPU|Mux69~0_combout\ : std_logic;
SIGNAL \CPU|Mux69~1_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \w_n_aciaCS~0_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[2]~21_combout\ : std_logic;
SIGNAL \UART|rxBuffer~71_regout\ : std_logic;
SIGNAL \UART|rxBuffer~231_combout\ : std_logic;
SIGNAL \UART|rxBuffer~232_combout\ : std_logic;
SIGNAL \UART|rxBuffer~63_regout\ : std_logic;
SIGNAL \UART|rxBuffer~230_combout\ : std_logic;
SIGNAL \UART|rxBuffer~55_regout\ : std_logic;
SIGNAL \UART|rxBuffer~181_combout\ : std_logic;
SIGNAL \UART|rxBuffer~182_combout\ : std_logic;
SIGNAL \UART|rxBuffer~127_regout\ : std_logic;
SIGNAL \UART|rxBuffer~119_regout\ : std_logic;
SIGNAL \UART|rxBuffer~188_combout\ : std_logic;
SIGNAL \UART|rxBuffer~189_combout\ : std_logic;
SIGNAL \UART|rxBuffer~39feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~39_regout\ : std_logic;
SIGNAL \UART|rxBuffer~239_combout\ : std_logic;
SIGNAL \UART|rxBuffer~240_combout\ : std_logic;
SIGNAL \UART|rxBuffer~23_regout\ : std_logic;
SIGNAL \UART|rxBuffer~237_combout\ : std_logic;
SIGNAL \UART|rxBuffer~238_combout\ : std_logic;
SIGNAL \UART|rxBuffer~31_regout\ : std_logic;
SIGNAL \UART|rxBuffer~185_combout\ : std_logic;
SIGNAL \UART|rxBuffer~186_combout\ : std_logic;
SIGNAL \UART|rxBuffer~87_regout\ : std_logic;
SIGNAL \UART|rxBuffer~79_regout\ : std_logic;
SIGNAL \UART|rxBuffer~95_regout\ : std_logic;
SIGNAL \UART|rxBuffer~183_combout\ : std_logic;
SIGNAL \UART|rxBuffer~184_combout\ : std_logic;
SIGNAL \UART|rxBuffer~187_combout\ : std_logic;
SIGNAL \UART|rxBuffer~190_combout\ : std_logic;
SIGNAL \UART|dataOut~5_combout\ : std_logic;
SIGNAL \w_cpuDataIn[2]~22_combout\ : std_logic;
SIGNAL \CPU|BAL[2]~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~8_combout\ : std_logic;
SIGNAL \CPU|P[6]~1_combout\ : std_logic;
SIGNAL \CPU|Mux16~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux0~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux41~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~5_combout\ : std_logic;
SIGNAL \CPU|Equal14~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux94~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux94~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux94~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux94~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux95~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux94~4_combout\ : std_logic;
SIGNAL \CPU|Equal14~0_combout\ : std_logic;
SIGNAL \CPU|process_3~0_combout\ : std_logic;
SIGNAL \CPU|MCycle~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux122~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux122~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux122~2_combout\ : std_logic;
SIGNAL \CPU|Add9~15_combout\ : std_logic;
SIGNAL \CPU|Mux62~1_combout\ : std_logic;
SIGNAL \CPU|Add3~7\ : std_logic;
SIGNAL \CPU|Add3~8_combout\ : std_logic;
SIGNAL \CPU|Mux3~0_combout\ : std_logic;
SIGNAL \CPU|Mux3~1_combout\ : std_logic;
SIGNAL \CPU|Add3~9\ : std_logic;
SIGNAL \CPU|Add3~10_combout\ : std_logic;
SIGNAL \CPU|Add0~21\ : std_logic;
SIGNAL \CPU|Add0~23\ : std_logic;
SIGNAL \CPU|Add0~25\ : std_logic;
SIGNAL \CPU|Add0~26_combout\ : std_logic;
SIGNAL \CPU|Mux2~0_combout\ : std_logic;
SIGNAL \CPU|Mux2~1_combout\ : std_logic;
SIGNAL \CPU|Add3~11\ : std_logic;
SIGNAL \CPU|Add3~12_combout\ : std_logic;
SIGNAL \CPU|Mux1~0_combout\ : std_logic;
SIGNAL \CPU|Mux1~1_combout\ : std_logic;
SIGNAL \CPU|Mux62~0_combout\ : std_logic;
SIGNAL \CPU|Mux62~combout\ : std_logic;
SIGNAL \w_cpuDataIn[3]~36_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[3]~19_combout\ : std_logic;
SIGNAL \w_cpuDataIn[3]~20_combout\ : std_logic;
SIGNAL \CPU|BAL[3]~1_combout\ : std_logic;
SIGNAL \CPU|Equal9~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux108~2_combout\ : std_logic;
SIGNAL \CPU|Add2~13\ : std_logic;
SIGNAL \CPU|Add2~14_combout\ : std_logic;
SIGNAL \CPU|Mux45~0_combout\ : std_logic;
SIGNAL \CPU|Add4~5\ : std_logic;
SIGNAL \CPU|Add4~7\ : std_logic;
SIGNAL \CPU|Add4~9\ : std_logic;
SIGNAL \CPU|Add4~11\ : std_logic;
SIGNAL \CPU|Add4~13\ : std_logic;
SIGNAL \CPU|Add4~14_combout\ : std_logic;
SIGNAL \CPU|Add0~27\ : std_logic;
SIGNAL \CPU|Add0~29\ : std_logic;
SIGNAL \CPU|Add0~30_combout\ : std_logic;
SIGNAL \CPU|Mux0~0_combout\ : std_logic;
SIGNAL \CPU|Mux0~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux100~5_combout\ : std_logic;
SIGNAL \CPU|Mux77~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~11_combout\ : std_logic;
SIGNAL \CPU|alu|Add10~11\ : std_logic;
SIGNAL \CPU|alu|Add10~13\ : std_logic;
SIGNAL \CPU|alu|Add10~14_combout\ : std_logic;
SIGNAL \CPU|alu|Add9~11\ : std_logic;
SIGNAL \CPU|alu|Add9~13\ : std_logic;
SIGNAL \CPU|alu|Add9~14_combout\ : std_logic;
SIGNAL \CPU|alu|Add6~4_combout\ : std_logic;
SIGNAL \CPU|alu|Add6~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add8~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~12_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~13_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~14_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~7_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux10~6_combout\ : std_logic;
SIGNAL \CPU|P~12_combout\ : std_logic;
SIGNAL \CPU|P~13_combout\ : std_logic;
SIGNAL \CPU|Mux77~1_combout\ : std_logic;
SIGNAL \CPU|Mux77~2_combout\ : std_logic;
SIGNAL \CPU|Mux77~3_combout\ : std_logic;
SIGNAL \CPU|Mux77~4_combout\ : std_logic;
SIGNAL \VDU|controlReg[7]~feeder_combout\ : std_logic;
SIGNAL \CPU|Mux82~0_combout\ : std_logic;
SIGNAL \CPU|P~15_combout\ : std_logic;
SIGNAL \CPU|Mux18~0_combout\ : std_logic;
SIGNAL \CPU|P[2]~3_combout\ : std_logic;
SIGNAL \CPU|Mux82~1_combout\ : std_logic;
SIGNAL \CPU|Mux82~2_combout\ : std_logic;
SIGNAL \CPU|Mux82~3_combout\ : std_logic;
SIGNAL \CPU|Mux82~4_combout\ : std_logic;
SIGNAL \VDU|dispByteLatch[1]~2_combout\ : std_logic;
SIGNAL \CPU|DL~7_combout\ : std_logic;
SIGNAL \CPU|Mux79~2_combout\ : std_logic;
SIGNAL \CPU|Mux79~3_combout\ : std_logic;
SIGNAL \CPU|Mux79~0_combout\ : std_logic;
SIGNAL \CPU|Mux79~1_combout\ : std_logic;
SIGNAL \CPU|Mux79~4_combout\ : std_logic;
SIGNAL \VDU|display_store~23_combout\ : std_logic;
SIGNAL \VDU|display_store~24_combout\ : std_logic;
SIGNAL \CPU|Add2~8_combout\ : std_logic;
SIGNAL \CPU|S~14_combout\ : std_logic;
SIGNAL \CPU|Mux80~0_combout\ : std_logic;
SIGNAL \CPU|Mux80~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux123~4_combout\ : std_logic;
SIGNAL \CPU|DL~4_combout\ : std_logic;
SIGNAL \CPU|Mux80~2_combout\ : std_logic;
SIGNAL \CPU|Mux80~3_combout\ : std_logic;
SIGNAL \CPU|Mux80~4_combout\ : std_logic;
SIGNAL \VDU|Equal31~0_combout\ : std_logic;
SIGNAL \VDU|display_store~11_combout\ : std_logic;
SIGNAL \VDU|display_store~12_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~2_combout\ : std_logic;
SIGNAL \VDU|Equal30~0_combout\ : std_logic;
SIGNAL \VDU|Equal30~1_combout\ : std_logic;
SIGNAL \VDU|Equal30~2_combout\ : std_logic;
SIGNAL \VDU|cursorVert~10_combout\ : std_logic;
SIGNAL \VDU|dispState~32_combout\ : std_logic;
SIGNAL \VDU|display_store~17_combout\ : std_logic;
SIGNAL \VDU|display_store~25_combout\ : std_logic;
SIGNAL \VDU|Equal33~2_combout\ : std_logic;
SIGNAL \VDU|display_store~40_combout\ : std_logic;
SIGNAL \CPU|Add2~6_combout\ : std_logic;
SIGNAL \CPU|Mux81~0_combout\ : std_logic;
SIGNAL \CPU|Mux81~1_combout\ : std_logic;
SIGNAL \CPU|Mux81~2_combout\ : std_logic;
SIGNAL \CPU|Mux81~3_combout\ : std_logic;
SIGNAL \CPU|Mux81~4_combout\ : std_logic;
SIGNAL \VDU|param1[1]~13_combout\ : std_logic;
SIGNAL \VDU|param2[1]~10_combout\ : std_logic;
SIGNAL \VDU|param3[1]~10_combout\ : std_logic;
SIGNAL \VDU|param4[1]~9_combout\ : std_logic;
SIGNAL \VDU|display_store~32_combout\ : std_logic;
SIGNAL \VDU|display_store~18_combout\ : std_logic;
SIGNAL \VDU|Equal47~3_combout\ : std_logic;
SIGNAL \VDU|display_store~19_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~4_combout\ : std_logic;
SIGNAL \VDU|display_store~29_combout\ : std_logic;
SIGNAL \VDU|display_store~31_combout\ : std_logic;
SIGNAL \VDU|display_store~41_combout\ : std_logic;
SIGNAL \VDU|display_store~42_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~9_combout\ : std_logic;
SIGNAL \VDU|display_store~45_combout\ : std_logic;
SIGNAL \VDU|dispState~35_combout\ : std_logic;
SIGNAL \VDU|Selector32~7_combout\ : std_logic;
SIGNAL \VDU|Selector32~5_combout\ : std_logic;
SIGNAL \VDU|Selector32~6_combout\ : std_logic;
SIGNAL \VDU|dispState.idle~regout\ : std_logic;
SIGNAL \VDU|dispState~34_combout\ : std_logic;
SIGNAL \VDU|paramCount[2]~1_combout\ : std_logic;
SIGNAL \VDU|param1[2]~10_combout\ : std_logic;
SIGNAL \VDU|param3[6]~8_combout\ : std_logic;
SIGNAL \VDU|param2[6]~7_combout\ : std_logic;
SIGNAL \VDU|param2[6]~8_combout\ : std_logic;
SIGNAL \VDU|param1[6]~25_combout\ : std_logic;
SIGNAL \VDU|param1[6]~11_combout\ : std_logic;
SIGNAL \VDU|Add26~1\ : std_logic;
SIGNAL \VDU|Add26~2_combout\ : std_logic;
SIGNAL \VDU|param1[1]~14\ : std_logic;
SIGNAL \VDU|param1[2]~16\ : std_logic;
SIGNAL \VDU|param1[3]~18\ : std_logic;
SIGNAL \VDU|param1[4]~19_combout\ : std_logic;
SIGNAL \VDU|param2[1]~11\ : std_logic;
SIGNAL \VDU|param2[2]~13\ : std_logic;
SIGNAL \VDU|param2[3]~14_combout\ : std_logic;
SIGNAL \VDU|param3[1]~11\ : std_logic;
SIGNAL \VDU|param3[2]~13\ : std_logic;
SIGNAL \VDU|param3[3]~14_combout\ : std_logic;
SIGNAL \VDU|param4[1]~10\ : std_logic;
SIGNAL \VDU|param4[2]~12\ : std_logic;
SIGNAL \VDU|param4[3]~13_combout\ : std_logic;
SIGNAL \VDU|Add29~1\ : std_logic;
SIGNAL \VDU|Add29~2_combout\ : std_logic;
SIGNAL \VDU|param2[3]~15\ : std_logic;
SIGNAL \VDU|param2[4]~16_combout\ : std_logic;
SIGNAL \VDU|param3[3]~15\ : std_logic;
SIGNAL \VDU|param3[4]~16_combout\ : std_logic;
SIGNAL \VDU|param4[3]~14\ : std_logic;
SIGNAL \VDU|param4[4]~15_combout\ : std_logic;
SIGNAL \VDU|Add26~3\ : std_logic;
SIGNAL \VDU|Add26~4_combout\ : std_logic;
SIGNAL \VDU|param1[4]~20\ : std_logic;
SIGNAL \VDU|param1[5]~21_combout\ : std_logic;
SIGNAL \VDU|Add29~3\ : std_logic;
SIGNAL \VDU|Add29~4_combout\ : std_logic;
SIGNAL \VDU|param2[4]~17\ : std_logic;
SIGNAL \VDU|param2[5]~18_combout\ : std_logic;
SIGNAL \VDU|Add27~0_combout\ : std_logic;
SIGNAL \VDU|param3[4]~17\ : std_logic;
SIGNAL \VDU|param3[5]~18_combout\ : std_logic;
SIGNAL \VDU|param4[2]~11_combout\ : std_logic;
SIGNAL \VDU|Add33~1\ : std_logic;
SIGNAL \VDU|Add33~3\ : std_logic;
SIGNAL \VDU|Add33~4_combout\ : std_logic;
SIGNAL \VDU|param4[4]~16\ : std_logic;
SIGNAL \VDU|param4[5]~17_combout\ : std_logic;
SIGNAL \VDU|param1[3]~17_combout\ : std_logic;
SIGNAL \VDU|param1[2]~15_combout\ : std_logic;
SIGNAL \VDU|param2[2]~12_combout\ : std_logic;
SIGNAL \VDU|param3[2]~12_combout\ : std_logic;
SIGNAL \VDU|Equal47~2_combout\ : std_logic;
SIGNAL \VDU|Equal47~5_combout\ : std_logic;
SIGNAL \VDU|Equal33~3_combout\ : std_logic;
SIGNAL \VDU|display_store~30_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~7_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~3_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~30_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~5_combout\ : std_logic;
SIGNAL \VDU|display_store~47_combout\ : std_logic;
SIGNAL \VDU|attInverse~2_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~6_combout\ : std_logic;
SIGNAL \VDU|escState.waitForLeftBracket~regout\ : std_logic;
SIGNAL \VDU|paramCount[0]~3_combout\ : std_logic;
SIGNAL \VDU|paramCount[0]~4_combout\ : std_logic;
SIGNAL \VDU|paramCount[0]~5_combout\ : std_logic;
SIGNAL \VDU|display_store~14_combout\ : std_logic;
SIGNAL \VDU|display_store~15_combout\ : std_logic;
SIGNAL \VDU|display_store~16_combout\ : std_logic;
SIGNAL \VDU|param4[6]~7_combout\ : std_logic;
SIGNAL \VDU|param4[0]~8_combout\ : std_logic;
SIGNAL \VDU|param3[0]~6_combout\ : std_logic;
SIGNAL \VDU|param3[0]~9_combout\ : std_logic;
SIGNAL \VDU|param2[0]~6_combout\ : std_logic;
SIGNAL \VDU|param2[0]~9_combout\ : std_logic;
SIGNAL \VDU|param1[0]~8_combout\ : std_logic;
SIGNAL \VDU|param1[0]~12_combout\ : std_logic;
SIGNAL \VDU|Equal47~4_combout\ : std_logic;
SIGNAL \VDU|display_store~26_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~6_combout\ : std_logic;
SIGNAL \VDU|display_store~21_combout\ : std_logic;
SIGNAL \VDU|display_store~20_combout\ : std_logic;
SIGNAL \VDU|cursorVert~11_combout\ : std_logic;
SIGNAL \VDU|paramCount[0]~0_combout\ : std_logic;
SIGNAL \VDU|paramCount[1]~9_combout\ : std_logic;
SIGNAL \VDU|paramCount[1]~10_combout\ : std_logic;
SIGNAL \VDU|LessThan31~0_combout\ : std_logic;
SIGNAL \VDU|display_store~13_combout\ : std_logic;
SIGNAL \VDU|paramCount[2]~6_combout\ : std_logic;
SIGNAL \VDU|paramCount[2]~7_combout\ : std_logic;
SIGNAL \VDU|paramCount[2]~8_combout\ : std_logic;
SIGNAL \VDU|param1[2]~9_combout\ : std_logic;
SIGNAL \VDU|escState.processingAdditionalParams~regout\ : std_logic;
SIGNAL \VDU|dispByteSent~0_combout\ : std_logic;
SIGNAL \VDU|dispByteSent~1_combout\ : std_logic;
SIGNAL \VDU|dispByteSent~regout\ : std_logic;
SIGNAL \VDU|dispByteWritten~0_combout\ : std_logic;
SIGNAL \VDU|dispByteWritten~regout\ : std_logic;
SIGNAL \VDU|dataOut~7_combout\ : std_logic;
SIGNAL \VDU|dataOut~8_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \w_n_ramCS~0_combout\ : std_logic;
SIGNAL \w_cpuDataIn[7]~30_combout\ : std_logic;
SIGNAL \w_cpuDataIn[7]~31_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[7]~32_combout\ : std_logic;
SIGNAL \CPU|Mux45~1_combout\ : std_logic;
SIGNAL \CPU|Mux45~2_combout\ : std_logic;
SIGNAL \CPU|Mux45~3_combout\ : std_logic;
SIGNAL \CPU|Mux45~4_combout\ : std_logic;
SIGNAL \CPU|BusA_r[7]~feeder_combout\ : std_logic;
SIGNAL \CPU|alu|Q_t~6_combout\ : std_logic;
SIGNAL \CPU|alu|Add4~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~7_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~15_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~8_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~9_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~10_combout\ : std_logic;
SIGNAL \CPU|alu|Mux7~5_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~11_combout\ : std_logic;
SIGNAL \CPU|S[7]~5_combout\ : std_logic;
SIGNAL \CPU|DL~8_combout\ : std_logic;
SIGNAL \CPU|Add5~15\ : std_logic;
SIGNAL \CPU|Add5~16_combout\ : std_logic;
SIGNAL \CPU|Break~0_combout\ : std_logic;
SIGNAL \CPU|Break~1_combout\ : std_logic;
SIGNAL \CPU|Break~3_combout\ : std_logic;
SIGNAL \CPU|MCycle~0_combout\ : std_logic;
SIGNAL \CPU|MCycle~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux37~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux142~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux142~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux0~4_combout\ : std_logic;
SIGNAL \CPU|alu|process_0~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~4_combout\ : std_logic;
SIGNAL \CPU|alu|Mux6~5_combout\ : std_logic;
SIGNAL \CPU|S[1]~0_combout\ : std_logic;
SIGNAL \CPU|Add2~2_combout\ : std_logic;
SIGNAL \CPU|Mux83~0_combout\ : std_logic;
SIGNAL \CPU|Mux83~1_combout\ : std_logic;
SIGNAL \CPU|Mux83~2_combout\ : std_logic;
SIGNAL \CPU|Mux83~3_combout\ : std_logic;
SIGNAL \CPU|Mux83~4_combout\ : std_logic;
SIGNAL \comb~7\ : std_logic;
SIGNAL \UART|process_1~0_combout\ : std_logic;
SIGNAL \UART|func_reset~regout\ : std_logic;
SIGNAL \UART|rxReadPointer[0]~9\ : std_logic;
SIGNAL \UART|rxReadPointer[1]~10_combout\ : std_logic;
SIGNAL \UART|rxReadPointer[1]~11\ : std_logic;
SIGNAL \UART|rxReadPointer[2]~12_combout\ : std_logic;
SIGNAL \UART|rxBuffer~42_regout\ : std_logic;
SIGNAL \UART|rxBuffer~106_regout\ : std_logic;
SIGNAL \UART|rxBuffer~198_combout\ : std_logic;
SIGNAL \UART|rxBuffer~74feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~74_regout\ : std_logic;
SIGNAL \UART|rxBuffer~199_combout\ : std_logic;
SIGNAL \UART|rxBuffer~58feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~58_regout\ : std_logic;
SIGNAL \UART|rxBuffer~122_regout\ : std_logic;
SIGNAL \UART|rxBuffer~26_regout\ : std_logic;
SIGNAL \UART|rxBuffer~90_regout\ : std_logic;
SIGNAL \UART|rxBuffer~191_combout\ : std_logic;
SIGNAL \UART|rxBuffer~192_combout\ : std_logic;
SIGNAL \UART|rxBuffer~130_regout\ : std_logic;
SIGNAL \UART|rxBuffer~66_regout\ : std_logic;
SIGNAL \UART|rxBuffer~34_regout\ : std_logic;
SIGNAL \UART|rxBuffer~193_combout\ : std_logic;
SIGNAL \UART|rxBuffer~194_combout\ : std_logic;
SIGNAL \UART|rxBuffer~82_regout\ : std_logic;
SIGNAL \UART|rxBuffer~114_regout\ : std_logic;
SIGNAL \UART|rxBuffer~18_regout\ : std_logic;
SIGNAL \UART|rxBuffer~50_regout\ : std_logic;
SIGNAL \UART|rxBuffer~195_combout\ : std_logic;
SIGNAL \UART|rxBuffer~196_combout\ : std_logic;
SIGNAL \UART|rxBuffer~197_combout\ : std_logic;
SIGNAL \UART|rxBuffer~200_combout\ : std_logic;
SIGNAL \UART|dataOut~6_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[5]~26_combout\ : std_logic;
SIGNAL \w_cpuDataIn[5]~27_combout\ : std_logic;
SIGNAL \CPU|BAL[5]~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux62~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux47~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux47~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux47~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux47~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux143~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux116~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux101~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux101~1_combout\ : std_logic;
SIGNAL \CPU|Write_Data_r[0]~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux10~2_combout\ : std_logic;
SIGNAL \CPU|Mux78~0_combout\ : std_logic;
SIGNAL \CPU|Mux78~1_combout\ : std_logic;
SIGNAL \CPU|DL~6_combout\ : std_logic;
SIGNAL \CPU|Mux78~2_combout\ : std_logic;
SIGNAL \CPU|Mux78~3_combout\ : std_logic;
SIGNAL \CPU|Mux78~4_combout\ : std_logic;
SIGNAL \UART|txState.dataBit~0_combout\ : std_logic;
SIGNAL \UART|txClockCount[0]~6_combout\ : std_logic;
SIGNAL \UART|Equal7~0_combout\ : std_logic;
SIGNAL \UART|Selector25~0_combout\ : std_logic;
SIGNAL \UART|txd~1_combout\ : std_logic;
SIGNAL \UART|txState.idle~1_combout\ : std_logic;
SIGNAL \UART|txClockCount[0]~8_combout\ : std_logic;
SIGNAL \UART|txClockCount[0]~7\ : std_logic;
SIGNAL \UART|txClockCount[1]~9_combout\ : std_logic;
SIGNAL \UART|txClockCount[1]~10\ : std_logic;
SIGNAL \UART|txClockCount[2]~11_combout\ : std_logic;
SIGNAL \UART|txClockCount[2]~12\ : std_logic;
SIGNAL \UART|txClockCount[3]~14\ : std_logic;
SIGNAL \UART|txClockCount[4]~15_combout\ : std_logic;
SIGNAL \UART|Equal7~1_combout\ : std_logic;
SIGNAL \UART|txState.idle~2_combout\ : std_logic;
SIGNAL \UART|txState.dataBit~regout\ : std_logic;
SIGNAL \UART|txState.stopBit~regout\ : std_logic;
SIGNAL \UART|txState.idle~3_combout\ : std_logic;
SIGNAL \UART|txState.idle~regout\ : std_logic;
SIGNAL \UART|txByteSent~1_combout\ : std_logic;
SIGNAL \UART|txByteSent~regout\ : std_logic;
SIGNAL \UART|txByteWritten~0_combout\ : std_logic;
SIGNAL \UART|txByteWritten~regout\ : std_logic;
SIGNAL \UART|dataOut~9_combout\ : std_logic;
SIGNAL \UART|Equal0~1_combout\ : std_logic;
SIGNAL \UART|dataOut~8_combout\ : std_logic;
SIGNAL \UART|rxBuffer~132_regout\ : std_logic;
SIGNAL \UART|rxBuffer~100_regout\ : std_logic;
SIGNAL \UART|rxBuffer~36_regout\ : std_logic;
SIGNAL \UART|rxBuffer~211_combout\ : std_logic;
SIGNAL \UART|rxBuffer~212_combout\ : std_logic;
SIGNAL \UART|rxBuffer~108_regout\ : std_logic;
SIGNAL \UART|rxBuffer~251_combout\ : std_logic;
SIGNAL \UART|rxBuffer~252_combout\ : std_logic;
SIGNAL \UART|rxBuffer~140_regout\ : std_logic;
SIGNAL \UART|rxBuffer~76feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~76_regout\ : std_logic;
SIGNAL \UART|rxBuffer~44_regout\ : std_logic;
SIGNAL \UART|rxBuffer~218_combout\ : std_logic;
SIGNAL \UART|rxBuffer~219_combout\ : std_logic;
SIGNAL \UART|rxBuffer~116_regout\ : std_logic;
SIGNAL \UART|rxBuffer~20_regout\ : std_logic;
SIGNAL \UART|rxBuffer~84_regout\ : std_logic;
SIGNAL \UART|rxBuffer~215_combout\ : std_logic;
SIGNAL \UART|rxBuffer~216_combout\ : std_logic;
SIGNAL \UART|rxBuffer~124_regout\ : std_logic;
SIGNAL \UART|rxBuffer~28_regout\ : std_logic;
SIGNAL \UART|rxBuffer~213_combout\ : std_logic;
SIGNAL \UART|rxBuffer~214_combout\ : std_logic;
SIGNAL \UART|rxBuffer~217_combout\ : std_logic;
SIGNAL \UART|rxBuffer~220_combout\ : std_logic;
SIGNAL \UART|dataOut~10_combout\ : std_logic;
SIGNAL \CPU|BAL[7]~11_combout\ : std_logic;
SIGNAL \CPU|BAL[7]~12_combout\ : std_logic;
SIGNAL \CPU|BAL[7]~13_combout\ : std_logic;
SIGNAL \CPU|BAL[7]~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux142~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux62~0_combout\ : std_logic;
SIGNAL \CPU|Equal7~0_combout\ : std_logic;
SIGNAL \CPU|Add9~0_combout\ : std_logic;
SIGNAL \CPU|Add9~19_combout\ : std_logic;
SIGNAL \CPU|Add9~1\ : std_logic;
SIGNAL \CPU|Add9~2_combout\ : std_logic;
SIGNAL \CPU|Add9~20_combout\ : std_logic;
SIGNAL \CPU|Add9~3\ : std_logic;
SIGNAL \CPU|Add9~5\ : std_logic;
SIGNAL \CPU|Add9~6_combout\ : std_logic;
SIGNAL \CPU|Add9~22_combout\ : std_logic;
SIGNAL \CPU|Add9~7\ : std_logic;
SIGNAL \CPU|Add9~8_combout\ : std_logic;
SIGNAL \CPU|Add9~23_combout\ : std_logic;
SIGNAL \CPU|Mux64~1_combout\ : std_logic;
SIGNAL \CPU|Mux64~0_combout\ : std_logic;
SIGNAL \CPU|Mux64~combout\ : std_logic;
SIGNAL \w_cpuDataIn[7]~14_combout\ : std_logic;
SIGNAL \w_cpuDataIn[7]~33_combout\ : std_logic;
SIGNAL \CPU|BAH[0]~2_combout\ : std_logic;
SIGNAL \CPU|BAH[0]~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~11_combout\ : std_logic;
SIGNAL \CPU|mcode|process_0~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux124~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~7_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~5_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~12_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Write~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~3_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux98~4_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~6_combout\ : std_logic;
SIGNAL \CPU|Add9~12_combout\ : std_logic;
SIGNAL \CPU|Mux63~1_combout\ : std_logic;
SIGNAL \CPU|Mux63~0_combout\ : std_logic;
SIGNAL \CPU|Mux63~combout\ : std_logic;
SIGNAL \w_cpuDataIn[4]~34_combout\ : std_logic;
SIGNAL \UART|rxBuffer~57_regout\ : std_logic;
SIGNAL \UART|rxBuffer~65_regout\ : std_logic;
SIGNAL \UART|rxBuffer~49_regout\ : std_logic;
SIGNAL \UART|rxBuffer~153_combout\ : std_logic;
SIGNAL \UART|rxBuffer~154_combout\ : std_logic;
SIGNAL \UART|rxBuffer~33_regout\ : std_logic;
SIGNAL \UART|rxBuffer~41_regout\ : std_logic;
SIGNAL \UART|rxBuffer~25_regout\ : std_logic;
SIGNAL \UART|rxBuffer~155_combout\ : std_logic;
SIGNAL \UART|rxBuffer~156_combout\ : std_logic;
SIGNAL \UART|rxBuffer~157_combout\ : std_logic;
SIGNAL \UART|rxBuffer~121_regout\ : std_logic;
SIGNAL \UART|rxBuffer~129_regout\ : std_logic;
SIGNAL \UART|rxBuffer~113_regout\ : std_logic;
SIGNAL \UART|rxBuffer~158_combout\ : std_logic;
SIGNAL \UART|rxBuffer~159_combout\ : std_logic;
SIGNAL \UART|rxBuffer~160_combout\ : std_logic;
SIGNAL \UART|dataOut~3_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[4]~15_combout\ : std_logic;
SIGNAL \w_cpuDataIn[4]~16_combout\ : std_logic;
SIGNAL \CPU|BAL[4]~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~6_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux118~13_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux97~1_combout\ : std_logic;
SIGNAL \CPU|Set_Addr_To_r~5_combout\ : std_logic;
SIGNAL \CPU|PC[0]~0_combout\ : std_logic;
SIGNAL \CPU|Add0~0_combout\ : std_logic;
SIGNAL \CPU|Add5~0_combout\ : std_logic;
SIGNAL \CPU|PCAdder[0]~0_combout\ : std_logic;
SIGNAL \CPU|Mux76~0_combout\ : std_logic;
SIGNAL \CPU|Mux76~1_combout\ : std_logic;
SIGNAL \VDU|ps2Ctrl~0_combout\ : std_logic;
SIGNAL \VDU|ps2Ctrl~regout\ : std_logic;
SIGNAL \VDU|kbBuffer~115_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~52feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~52_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~66_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~59_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~95_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~96_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~31feeder_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~31_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~17_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~24_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~97_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~98_combout\ : std_logic;
SIGNAL \VDU|dataOut~6_combout\ : std_logic;
SIGNAL \CPU|BAL[6]~4_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux143~2_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux143~3_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~0_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~1_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~2_combout\ : std_logic;
SIGNAL \CPU|alu|Mux5~3_combout\ : std_logic;
SIGNAL \CPU|S[2]~1_combout\ : std_logic;
SIGNAL \CPU|DL~2_combout\ : std_logic;
SIGNAL \CPU|PC[2]~2_combout\ : std_logic;
SIGNAL \CPU|Add0~4_combout\ : std_logic;
SIGNAL \CPU|Add5~4_combout\ : std_logic;
SIGNAL \CPU|Mux74~0_combout\ : std_logic;
SIGNAL \CPU|Mux74~1_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \w_n_VDUCS~0_combout\ : std_logic;
SIGNAL \w_cpuDataIn[1]~35_combout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \w_cpuDataIn[1]~17_combout\ : std_logic;
SIGNAL \UART|rxBuffer~54_regout\ : std_logic;
SIGNAL \UART|rxBuffer~22feeder_combout\ : std_logic;
SIGNAL \UART|rxBuffer~22_regout\ : std_logic;
SIGNAL \UART|rxBuffer~86_regout\ : std_logic;
SIGNAL \UART|rxBuffer~161_combout\ : std_logic;
SIGNAL \UART|rxBuffer~162_combout\ : std_logic;
SIGNAL \UART|rxBuffer~134_regout\ : std_logic;
SIGNAL \UART|rxBuffer~38_regout\ : std_logic;
SIGNAL \UART|rxBuffer~102_regout\ : std_logic;
SIGNAL \UART|rxBuffer~168_combout\ : std_logic;
SIGNAL \UART|rxBuffer~169_combout\ : std_logic;
SIGNAL \UART|rxBuffer~94_regout\ : std_logic;
SIGNAL \UART|rxBuffer~62_regout\ : std_logic;
SIGNAL \UART|rxBuffer~30_regout\ : std_logic;
SIGNAL \UART|rxBuffer~163_combout\ : std_logic;
SIGNAL \UART|rxBuffer~164_combout\ : std_logic;
SIGNAL \UART|rxBuffer~110_regout\ : std_logic;
SIGNAL \UART|rxBuffer~46_regout\ : std_logic;
SIGNAL \UART|rxBuffer~165_combout\ : std_logic;
SIGNAL \UART|rxBuffer~166_combout\ : std_logic;
SIGNAL \UART|rxBuffer~167_combout\ : std_logic;
SIGNAL \UART|rxBuffer~170_combout\ : std_logic;
SIGNAL \UART|dataOut~11_combout\ : std_logic;
SIGNAL \w_cpuDataIn[1]~18_combout\ : std_logic;
SIGNAL \VDU|Mux6~11_combout\ : std_logic;
SIGNAL \VDU|Mux6~12_combout\ : std_logic;
SIGNAL \VDU|Mux6~13_combout\ : std_logic;
SIGNAL \VDU|Mux6~3_combout\ : std_logic;
SIGNAL \VDU|Mux6~4_combout\ : std_logic;
SIGNAL \VDU|Mux6~6_combout\ : std_logic;
SIGNAL \VDU|Mux6~7_combout\ : std_logic;
SIGNAL \VDU|Mux6~9_combout\ : std_logic;
SIGNAL \VDU|Mux6~10_combout\ : std_logic;
SIGNAL \VDU|Mux6~2_combout\ : std_logic;
SIGNAL \VDU|Mux6~1_combout\ : std_logic;
SIGNAL \VDU|Mux6~15_combout\ : std_logic;
SIGNAL \VDU|Mux6~16_combout\ : std_logic;
SIGNAL \VDU|Mux6~14_combout\ : std_logic;
SIGNAL \VDU|ps2ConvertedByte~9_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~109_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~47_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~61_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~54_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~81_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~82_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~26_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~33_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~12_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~19_regout\ : std_logic;
SIGNAL \VDU|kbBuffer~79_combout\ : std_logic;
SIGNAL \VDU|kbBuffer~80_combout\ : std_logic;
SIGNAL \VDU|dataOut[1]~1_combout\ : std_logic;
SIGNAL \CPU|BAH[1]~1_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux108~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux111~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux99~0_combout\ : std_logic;
SIGNAL \CPU|mcode|Mux99~1_combout\ : std_logic;
SIGNAL \CPU|Mux84~0_combout\ : std_logic;
SIGNAL \CPU|Mux84~1_combout\ : std_logic;
SIGNAL \CPU|ABC[0]~feeder_combout\ : std_logic;
SIGNAL \CPU|Mux84~2_combout\ : std_logic;
SIGNAL \CPU|Mux84~3_combout\ : std_logic;
SIGNAL \CPU|Mux84~4_combout\ : std_logic;
SIGNAL \io_extSRamData~16_combout\ : std_logic;
SIGNAL \UART|txd~0_combout\ : std_logic;
SIGNAL \UART|txByteSent~0_combout\ : std_logic;
SIGNAL \UART|txBitCount[0]~0_combout\ : std_logic;
SIGNAL \UART|txBitCount[0]~2_combout\ : std_logic;
SIGNAL \UART|txBitCount[3]~1_combout\ : std_logic;
SIGNAL \UART|txBitCount[2]~4_combout\ : std_logic;
SIGNAL \UART|Equal8~0_combout\ : std_logic;
SIGNAL \UART|txd~3_combout\ : std_logic;
SIGNAL \UART|txd~4_combout\ : std_logic;
SIGNAL \UART|txd~2_combout\ : std_logic;
SIGNAL \UART|txd~regout\ : std_logic;
SIGNAL \UART|Add2~1\ : std_logic;
SIGNAL \UART|Add2~2_combout\ : std_logic;
SIGNAL \UART|Add2~3\ : std_logic;
SIGNAL \UART|Add2~4_combout\ : std_logic;
SIGNAL \UART|Add2~5\ : std_logic;
SIGNAL \UART|Add2~6_combout\ : std_logic;
SIGNAL \UART|n_rts~3_combout\ : std_logic;
SIGNAL \UART|Add2~7\ : std_logic;
SIGNAL \UART|Add2~9\ : std_logic;
SIGNAL \UART|Add2~10_combout\ : std_logic;
SIGNAL \UART|Add2~8_combout\ : std_logic;
SIGNAL \UART|n_rts~5_combout\ : std_logic;
SIGNAL \UART|Add0~0_combout\ : std_logic;
SIGNAL \UART|Add1~1\ : std_logic;
SIGNAL \UART|Add1~3\ : std_logic;
SIGNAL \UART|Add1~5\ : std_logic;
SIGNAL \UART|Add1~7\ : std_logic;
SIGNAL \UART|Add1~9\ : std_logic;
SIGNAL \UART|Add1~10_combout\ : std_logic;
SIGNAL \UART|Add1~6_combout\ : std_logic;
SIGNAL \UART|Add1~0_combout\ : std_logic;
SIGNAL \UART|n_rts~1_combout\ : std_logic;
SIGNAL \UART|Add1~4_combout\ : std_logic;
SIGNAL \UART|n_rts~0_combout\ : std_logic;
SIGNAL \UART|n_rts~2_combout\ : std_logic;
SIGNAL \UART|n_rts~6_combout\ : std_logic;
SIGNAL \UART|n_rts~regout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \VDU|charHoriz[0]~8_combout\ : std_logic;
SIGNAL \VDU|horizCount[0]~12_combout\ : std_logic;
SIGNAL \VDU|horizCount[9]~31\ : std_logic;
SIGNAL \VDU|horizCount[10]~32_combout\ : std_logic;
SIGNAL \VDU|horizCount[10]~33\ : std_logic;
SIGNAL \VDU|horizCount[11]~34_combout\ : std_logic;
SIGNAL \VDU|LessThan0~0_combout\ : std_logic;
SIGNAL \VDU|LessThan0~1_combout\ : std_logic;
SIGNAL \VDU|horizCount[0]~13\ : std_logic;
SIGNAL \VDU|horizCount[1]~14_combout\ : std_logic;
SIGNAL \VDU|horizCount[1]~15\ : std_logic;
SIGNAL \VDU|horizCount[2]~17\ : std_logic;
SIGNAL \VDU|horizCount[3]~18_combout\ : std_logic;
SIGNAL \VDU|horizCount[3]~19\ : std_logic;
SIGNAL \VDU|horizCount[4]~21\ : std_logic;
SIGNAL \VDU|horizCount[5]~23\ : std_logic;
SIGNAL \VDU|horizCount[6]~24_combout\ : std_logic;
SIGNAL \VDU|horizCount[6]~25\ : std_logic;
SIGNAL \VDU|horizCount[7]~27\ : std_logic;
SIGNAL \VDU|horizCount[8]~28_combout\ : std_logic;
SIGNAL \VDU|horizCount[8]~29\ : std_logic;
SIGNAL \VDU|horizCount[9]~30_combout\ : std_logic;
SIGNAL \VDU|horizCount[2]~16_combout\ : std_logic;
SIGNAL \VDU|LessThan1~0_combout\ : std_logic;
SIGNAL \VDU|horizCount[5]~22_combout\ : std_logic;
SIGNAL \VDU|LessThan1~1_combout\ : std_logic;
SIGNAL \VDU|hActive~0_combout\ : std_logic;
SIGNAL \VDU|hActive~1_combout\ : std_logic;
SIGNAL \VDU|hActive~regout\ : std_logic;
SIGNAL \VDU|videoB0~1_combout\ : std_logic;
SIGNAL \VDU|pixelClockCount[0]~0_combout\ : std_logic;
SIGNAL \VDU|pixelCount[2]~5_combout\ : std_logic;
SIGNAL \VDU|charHoriz[5]~7_combout\ : std_logic;
SIGNAL \VDU|screen_render~0_combout\ : std_logic;
SIGNAL \VDU|pixelCount~4_combout\ : std_logic;
SIGNAL \VDU|Add12~0_combout\ : std_logic;
SIGNAL \VDU|pixelCount~6_combout\ : std_logic;
SIGNAL \VDU|charHoriz[5]~10_combout\ : std_logic;
SIGNAL \VDU|charHoriz[5]~11_combout\ : std_logic;
SIGNAL \VDU|charHoriz[0]~9\ : std_logic;
SIGNAL \VDU|charHoriz[1]~12_combout\ : std_logic;
SIGNAL \VDU|charVert[0]~5_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[0]~10_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[2]~14_combout\ : std_logic;
SIGNAL \VDU|LessThan3~0_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[6]~22_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[8]~27\ : std_logic;
SIGNAL \VDU|vertLineCount[9]~28_combout\ : std_logic;
SIGNAL \VDU|LessThan3~1_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[0]~11\ : std_logic;
SIGNAL \VDU|vertLineCount[1]~13\ : std_logic;
SIGNAL \VDU|vertLineCount[2]~15\ : std_logic;
SIGNAL \VDU|vertLineCount[3]~16_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[3]~17\ : std_logic;
SIGNAL \VDU|vertLineCount[4]~19\ : std_logic;
SIGNAL \VDU|vertLineCount[5]~20_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[5]~21\ : std_logic;
SIGNAL \VDU|vertLineCount[6]~23\ : std_logic;
SIGNAL \VDU|vertLineCount[7]~24_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[7]~25\ : std_logic;
SIGNAL \VDU|vertLineCount[8]~26_combout\ : std_logic;
SIGNAL \VDU|screen_render~13_combout\ : std_logic;
SIGNAL \VDU|vertLineCount[4]~18_combout\ : std_logic;
SIGNAL \VDU|charScanLine[3]~2_combout\ : std_logic;
SIGNAL \VDU|charScanLine[3]~5_combout\ : std_logic;
SIGNAL \VDU|charScanLine[0]~6_combout\ : std_logic;
SIGNAL \VDU|charScanLine[0]~8_combout\ : std_logic;
SIGNAL \VDU|charScanLine[1]~9_combout\ : std_logic;
SIGNAL \VDU|charScanLine[2]~7_combout\ : std_logic;
SIGNAL \VDU|Equal3~0_combout\ : std_logic;
SIGNAL \VDU|charScanLine[3]~3_combout\ : std_logic;
SIGNAL \VDU|charVert[4]~9_combout\ : std_logic;
SIGNAL \VDU|charVert[0]~6\ : std_logic;
SIGNAL \VDU|charVert[1]~7_combout\ : std_logic;
SIGNAL \VDU|charVert[1]~8\ : std_logic;
SIGNAL \VDU|charVert[2]~10_combout\ : std_logic;
SIGNAL \VDU|charVert[2]~11\ : std_logic;
SIGNAL \VDU|charVert[3]~12_combout\ : std_logic;
SIGNAL \VDU|charVert[3]~13\ : std_logic;
SIGNAL \VDU|charVert[4]~14_combout\ : std_logic;
SIGNAL \VDU|Add1~1\ : std_logic;
SIGNAL \VDU|Add1~3\ : std_logic;
SIGNAL \VDU|Add1~5\ : std_logic;
SIGNAL \VDU|Add1~7\ : std_logic;
SIGNAL \VDU|Add1~9\ : std_logic;
SIGNAL \VDU|Add1~10_combout\ : std_logic;
SIGNAL \VDU|Add1~8_combout\ : std_logic;
SIGNAL \VDU|startAddr[4]~8_combout\ : std_logic;
SIGNAL \VDU|startAddr[7]~15\ : std_logic;
SIGNAL \VDU|startAddr[8]~16_combout\ : std_logic;
SIGNAL \VDU|Selector12~12_combout\ : std_logic;
SIGNAL \VDU|dispState~33_combout\ : std_logic;
SIGNAL \VDU|Add26~5\ : std_logic;
SIGNAL \VDU|Add26~6_combout\ : std_logic;
SIGNAL \VDU|Add27~1_combout\ : std_logic;
SIGNAL \VDU|param1[5]~22\ : std_logic;
SIGNAL \VDU|param1[6]~23_combout\ : std_logic;
SIGNAL \VDU|Add29~5\ : std_logic;
SIGNAL \VDU|Add29~6_combout\ : std_logic;
SIGNAL \VDU|param2[5]~19\ : std_logic;
SIGNAL \VDU|param2[6]~20_combout\ : std_logic;
SIGNAL \VDU|Add31~1\ : std_logic;
SIGNAL \VDU|Add31~3\ : std_logic;
SIGNAL \VDU|Add31~5\ : std_logic;
SIGNAL \VDU|Add31~6_combout\ : std_logic;
SIGNAL \VDU|param3[5]~19\ : std_logic;
SIGNAL \VDU|param3[6]~20_combout\ : std_logic;
SIGNAL \VDU|param4[5]~18\ : std_logic;
SIGNAL \VDU|param4[6]~19_combout\ : std_logic;
SIGNAL \VDU|Equal49~0_combout\ : std_logic;
SIGNAL \VDU|display_store~28_combout\ : std_logic;
SIGNAL \VDU|dispState~36_combout\ : std_logic;
SIGNAL \VDU|dispState~37_combout\ : std_logic;
SIGNAL \VDU|dispState.dispWrite~regout\ : std_logic;
SIGNAL \VDU|Selector11~3_combout\ : std_logic;
SIGNAL \VDU|Selector36~4_combout\ : std_logic;
SIGNAL \VDU|Selector36~2_combout\ : std_logic;
SIGNAL \VDU|Selector36~3_combout\ : std_logic;
SIGNAL \VDU|dispState.clearScreen~regout\ : std_logic;
SIGNAL \VDU|charHoriz[1]~13\ : std_logic;
SIGNAL \VDU|charHoriz[2]~14_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\ : std_logic;
SIGNAL \VDU|Add2~12_combout\ : std_logic;
SIGNAL \VDU|Add0~8_combout\ : std_logic;
SIGNAL \VDU|charHoriz[2]~15\ : std_logic;
SIGNAL \VDU|charHoriz[3]~17\ : std_logic;
SIGNAL \VDU|charHoriz[4]~18_combout\ : std_logic;
SIGNAL \VDU|charHoriz[4]~19\ : std_logic;
SIGNAL \VDU|charHoriz[5]~21\ : std_logic;
SIGNAL \VDU|charHoriz[6]~22_combout\ : std_logic;
SIGNAL \VDU|charHoriz[5]~20_combout\ : std_logic;
SIGNAL \VDU|Add0~1\ : std_logic;
SIGNAL \VDU|Add0~3\ : std_logic;
SIGNAL \VDU|Add0~5\ : std_logic;
SIGNAL \VDU|Add0~6_combout\ : std_logic;
SIGNAL \VDU|Add1~0_combout\ : std_logic;
SIGNAL \VDU|Add0~0_combout\ : std_logic;
SIGNAL \VDU|Add2~1\ : std_logic;
SIGNAL \VDU|Add2~3\ : std_logic;
SIGNAL \VDU|Add2~5\ : std_logic;
SIGNAL \VDU|Add2~7\ : std_logic;
SIGNAL \VDU|Add2~9\ : std_logic;
SIGNAL \VDU|Add2~10_combout\ : std_logic;
SIGNAL \VDU|Add2~8_combout\ : std_logic;
SIGNAL \VDU|Add2~4_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ : std_logic;
SIGNAL \VDU|Add2~2_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\ : std_logic;
SIGNAL \VDU|Add2~6_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ : std_logic;
SIGNAL \VDU|Add2~0_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ : std_logic;
SIGNAL \VDU|charHoriz[3]~16_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~23_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~24_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~40_combout\ : std_logic;
SIGNAL \VDU|display_store~46_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~13_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~14_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~10_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~11_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~12_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~15_combout\ : std_logic;
SIGNAL \VDU|display_store~44_combout\ : std_logic;
SIGNAL \VDU|display_store~50_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~17_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~34_combout\ : std_logic;
SIGNAL \VDU|display_store~39_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~22_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~25_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~16_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~26_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~36_combout\ : std_logic;
SIGNAL \VDU|Add43~0_combout\ : std_logic;
SIGNAL \VDU|Add48~0_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~20_combout\ : std_logic;
SIGNAL \VDU|Add43~1\ : std_logic;
SIGNAL \VDU|Add43~2_combout\ : std_logic;
SIGNAL \VDU|Selector18~0_combout\ : std_logic;
SIGNAL \VDU|Add46~1\ : std_logic;
SIGNAL \VDU|Add46~2_combout\ : std_logic;
SIGNAL \VDU|Selector18~1_combout\ : std_logic;
SIGNAL \VDU|Selector18~2_combout\ : std_logic;
SIGNAL \VDU|Selector18~3_combout\ : std_logic;
SIGNAL \VDU|Selector18~4_combout\ : std_logic;
SIGNAL \VDU|Selector18~5_combout\ : std_logic;
SIGNAL \VDU|Add46~3\ : std_logic;
SIGNAL \VDU|Add46~4_combout\ : std_logic;
SIGNAL \VDU|display_store~22_combout\ : std_logic;
SIGNAL \VDU|savedCursorVert[4]~0_combout\ : std_logic;
SIGNAL \VDU|Selector17~2_combout\ : std_logic;
SIGNAL \VDU|Selector17~3_combout\ : std_logic;
SIGNAL \VDU|dispState.dispNextLoc~regout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~0_combout\ : std_logic;
SIGNAL \VDU|Selector29~0_combout\ : std_logic;
SIGNAL \VDU|cursorHorizRestore[6]~3_combout\ : std_logic;
SIGNAL \VDU|cursorHorizRestore[6]~4_combout\ : std_logic;
SIGNAL \VDU|Selector17~0_combout\ : std_logic;
SIGNAL \VDU|Selector17~4_combout\ : std_logic;
SIGNAL \VDU|Selector17~5_combout\ : std_logic;
SIGNAL \VDU|Add48~1\ : std_logic;
SIGNAL \VDU|Add48~3\ : std_logic;
SIGNAL \VDU|Add48~5\ : std_logic;
SIGNAL \VDU|Add48~7\ : std_logic;
SIGNAL \VDU|Add48~8_combout\ : std_logic;
SIGNAL \VDU|Selector15~1_combout\ : std_logic;
SIGNAL \VDU|Selector15~2_combout\ : std_logic;
SIGNAL \VDU|Selector15~3_combout\ : std_logic;
SIGNAL \VDU|Selector28~0_combout\ : std_logic;
SIGNAL \VDU|Add45~1\ : std_logic;
SIGNAL \VDU|Add45~3\ : std_logic;
SIGNAL \VDU|Add45~5\ : std_logic;
SIGNAL \VDU|Add45~6_combout\ : std_logic;
SIGNAL \VDU|Selector16~0_combout\ : std_logic;
SIGNAL \VDU|Add48~6_combout\ : std_logic;
SIGNAL \VDU|Selector16~1_combout\ : std_logic;
SIGNAL \VDU|Selector16~2_combout\ : std_logic;
SIGNAL \VDU|Add46~5\ : std_logic;
SIGNAL \VDU|Add46~6_combout\ : std_logic;
SIGNAL \VDU|Selector16~3_combout\ : std_logic;
SIGNAL \VDU|Selector16~4_combout\ : std_logic;
SIGNAL \VDU|Selector16~5_combout\ : std_logic;
SIGNAL \VDU|Add45~7\ : std_logic;
SIGNAL \VDU|Add45~8_combout\ : std_logic;
SIGNAL \VDU|Selector15~0_combout\ : std_logic;
SIGNAL \VDU|Selector15~4_combout\ : std_logic;
SIGNAL \VDU|Selector14~8_combout\ : std_logic;
SIGNAL \VDU|Selector15~5_combout\ : std_logic;
SIGNAL \VDU|Add43~3\ : std_logic;
SIGNAL \VDU|Add43~5\ : std_logic;
SIGNAL \VDU|Add43~7\ : std_logic;
SIGNAL \VDU|Add43~9\ : std_logic;
SIGNAL \VDU|Add43~10_combout\ : std_logic;
SIGNAL \VDU|Selector14~2_combout\ : std_logic;
SIGNAL \VDU|Add46~7\ : std_logic;
SIGNAL \VDU|Add46~9\ : std_logic;
SIGNAL \VDU|Add46~10_combout\ : std_logic;
SIGNAL \VDU|Add44~7\ : std_logic;
SIGNAL \VDU|Add44~9\ : std_logic;
SIGNAL \VDU|Add44~10_combout\ : std_logic;
SIGNAL \VDU|Selector14~3_combout\ : std_logic;
SIGNAL \VDU|Selector14~4_combout\ : std_logic;
SIGNAL \VDU|Selector14~5_combout\ : std_logic;
SIGNAL \VDU|Selector14~6_combout\ : std_logic;
SIGNAL \VDU|Selector14~7_combout\ : std_logic;
SIGNAL \VDU|display_store~37_combout\ : std_logic;
SIGNAL \VDU|display_store~38_combout\ : std_logic;
SIGNAL \VDU|Selector33~4_combout\ : std_logic;
SIGNAL \VDU|dispState.clearS2~regout\ : std_logic;
SIGNAL \VDU|WideOr3~2_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~8_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[6]~27_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[6]~28_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[6]~29_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~31_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~32_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[6]~33_combout\ : std_logic;
SIGNAL \VDU|Add44~1\ : std_logic;
SIGNAL \VDU|Add44~3\ : std_logic;
SIGNAL \VDU|Add44~5\ : std_logic;
SIGNAL \VDU|Add44~6_combout\ : std_logic;
SIGNAL \VDU|Add44~2_combout\ : std_logic;
SIGNAL \VDU|Add44~4_combout\ : std_logic;
SIGNAL \VDU|LessThan45~0_combout\ : std_logic;
SIGNAL \VDU|Add44~8_combout\ : std_logic;
SIGNAL \VDU|Add44~11\ : std_logic;
SIGNAL \VDU|Add44~12_combout\ : std_logic;
SIGNAL \VDU|LessThan45~1_combout\ : std_logic;
SIGNAL \VDU|cursorHoriz[3]~21_combout\ : std_logic;
SIGNAL \VDU|Selector19~1_combout\ : std_logic;
SIGNAL \VDU|Selector19~2_combout\ : std_logic;
SIGNAL \VDU|Selector19~3_combout\ : std_logic;
SIGNAL \VDU|Add45~0_combout\ : std_logic;
SIGNAL \VDU|Selector19~0_combout\ : std_logic;
SIGNAL \VDU|Selector19~4_combout\ : std_logic;
SIGNAL \VDU|Selector19~5_combout\ : std_logic;
SIGNAL \VDU|Add3~1\ : std_logic;
SIGNAL \VDU|Add3~3\ : std_logic;
SIGNAL \VDU|Add3~5\ : std_logic;
SIGNAL \VDU|Add3~7\ : std_logic;
SIGNAL \VDU|Add3~9\ : std_logic;
SIGNAL \VDU|Add3~11\ : std_logic;
SIGNAL \VDU|Add3~13\ : std_logic;
SIGNAL \VDU|Add3~14_combout\ : std_logic;
SIGNAL \VDU|Add3~12_combout\ : std_logic;
SIGNAL \VDU|display_store~43_combout\ : std_logic;
SIGNAL \VDU|cursorVert~16_combout\ : std_logic;
SIGNAL \VDU|cursorVert~79_combout\ : std_logic;
SIGNAL \VDU|cursorVert~25_combout\ : std_logic;
SIGNAL \VDU|Add40~0_combout\ : std_logic;
SIGNAL \VDU|LessThan42~0_combout\ : std_logic;
SIGNAL \VDU|LessThan42~1_combout\ : std_logic;
SIGNAL \VDU|LessThan42~2_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~17_combout\ : std_logic;
SIGNAL \VDU|LessThan41~0_combout\ : std_logic;
SIGNAL \VDU|display_store~51_combout\ : std_logic;
SIGNAL \VDU|cursorVert~18_combout\ : std_logic;
SIGNAL \VDU|Selector10~2_combout\ : std_logic;
SIGNAL \VDU|Selector10~3_combout\ : std_logic;
SIGNAL \VDU|cursorVert~19_combout\ : std_logic;
SIGNAL \VDU|cursorVert~20_combout\ : std_logic;
SIGNAL \VDU|Add42~0_combout\ : std_logic;
SIGNAL \VDU|Add42~1\ : std_logic;
SIGNAL \VDU|Add42~3\ : std_logic;
SIGNAL \VDU|Add42~5\ : std_logic;
SIGNAL \VDU|Add42~7\ : std_logic;
SIGNAL \VDU|Add42~9\ : std_logic;
SIGNAL \VDU|Add42~11\ : std_logic;
SIGNAL \VDU|Add42~13\ : std_logic;
SIGNAL \VDU|Add42~14_combout\ : std_logic;
SIGNAL \VDU|Add42~6_combout\ : std_logic;
SIGNAL \VDU|Add42~8_combout\ : std_logic;
SIGNAL \VDU|Add42~10_combout\ : std_logic;
SIGNAL \VDU|LessThan44~0_combout\ : std_logic;
SIGNAL \VDU|cursorVert~21_combout\ : std_logic;
SIGNAL \VDU|cursorVert~22_combout\ : std_logic;
SIGNAL \VDU|cursorVert~23_combout\ : std_logic;
SIGNAL \VDU|cursorVert~24_combout\ : std_logic;
SIGNAL \VDU|cursorVert~26_combout\ : std_logic;
SIGNAL \VDU|cursorVert~27_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~51_combout\ : std_logic;
SIGNAL \VDU|Selector40~1_combout\ : std_logic;
SIGNAL \VDU|dispState.insertLine~regout\ : std_logic;
SIGNAL \VDU|dispState.ins2~regout\ : std_logic;
SIGNAL \VDU|dispState.ins3~feeder_combout\ : std_logic;
SIGNAL \VDU|dispState.ins3~regout\ : std_logic;
SIGNAL \VDU|dispState.del3~regout\ : std_logic;
SIGNAL \VDU|Selector12~9_combout\ : std_logic;
SIGNAL \VDU|Add5~12_combout\ : std_logic;
SIGNAL \VDU|Add3~8_combout\ : std_logic;
SIGNAL \VDU|Add3~6_combout\ : std_logic;
SIGNAL \VDU|Add4~0_combout\ : std_logic;
SIGNAL \VDU|Add5~1\ : std_logic;
SIGNAL \VDU|Add5~3\ : std_logic;
SIGNAL \VDU|Add5~5\ : std_logic;
SIGNAL \VDU|Add5~7\ : std_logic;
SIGNAL \VDU|Add5~9\ : std_logic;
SIGNAL \VDU|Add5~10_combout\ : std_logic;
SIGNAL \VDU|Add5~8_combout\ : std_logic;
SIGNAL \VDU|Add5~4_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ : std_logic;
SIGNAL \VDU|Add5~0_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ : std_logic;
SIGNAL \VDU|Add5~2_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ : std_logic;
SIGNAL \VDU|Selector5~0_combout\ : std_logic;
SIGNAL \VDU|WideOr2~0_combout\ : std_logic;
SIGNAL \VDU|dispCharWRData[7]~0_combout\ : std_logic;
SIGNAL \VDU|Selector4~0_combout\ : std_logic;
SIGNAL \VDU|display_store~36_combout\ : std_logic;
SIGNAL \VDU|Selector12~8_combout\ : std_logic;
SIGNAL \VDU|Selector12~10_combout\ : std_logic;
SIGNAL \VDU|startAddr[6]~7_combout\ : std_logic;
SIGNAL \VDU|Selector12~0_combout\ : std_logic;
SIGNAL \VDU|Selector20~0_combout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~1_combout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~3_combout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~4_combout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~2_combout\ : std_logic;
SIGNAL \VDU|cursorVertRestore[0]~5_combout\ : std_logic;
SIGNAL \VDU|Selector21~0_combout\ : std_logic;
SIGNAL \VDU|Selector22~0_combout\ : std_logic;
SIGNAL \VDU|Selector24~0_combout\ : std_logic;
SIGNAL \VDU|Add50~1\ : std_logic;
SIGNAL \VDU|Add50~3\ : std_logic;
SIGNAL \VDU|Add50~5\ : std_logic;
SIGNAL \VDU|Add50~7\ : std_logic;
SIGNAL \VDU|Add50~8_combout\ : std_logic;
SIGNAL \VDU|Add50~4_combout\ : std_logic;
SIGNAL \VDU|Add50~2_combout\ : std_logic;
SIGNAL \VDU|Equal62~1_combout\ : std_logic;
SIGNAL \VDU|Add50~6_combout\ : std_logic;
SIGNAL \VDU|Equal62~2_combout\ : std_logic;
SIGNAL \VDU|Equal62~3_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~12_combout\ : std_logic;
SIGNAL \VDU|Selector12~1_combout\ : std_logic;
SIGNAL \VDU|Selector12~2_combout\ : std_logic;
SIGNAL \VDU|Selector12~3_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~14_combout\ : std_logic;
SIGNAL \VDU|Selector12~4_combout\ : std_logic;
SIGNAL \VDU|Selector12~6_combout\ : std_logic;
SIGNAL \VDU|Selector12~7_combout\ : std_logic;
SIGNAL \VDU|Selector12~11_combout\ : std_logic;
SIGNAL \VDU|Selector12~13_combout\ : std_logic;
SIGNAL \VDU|LessThan41~1_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~49_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~47_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~50_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~52_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~53_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~28_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~48_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~82_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~83_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~62_combout\ : std_logic;
SIGNAL \VDU|Add4~1\ : std_logic;
SIGNAL \VDU|Add4~3\ : std_logic;
SIGNAL \VDU|Add4~5\ : std_logic;
SIGNAL \VDU|Add4~6_combout\ : std_logic;
SIGNAL \VDU|Add5~11\ : std_logic;
SIGNAL \VDU|Add5~13\ : std_logic;
SIGNAL \VDU|Add5~15\ : std_logic;
SIGNAL \VDU|Add5~16_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ : std_logic;
SIGNAL \VDU|Add5~6_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\ : std_logic;
SIGNAL \VDU|Add5~14_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ : std_logic;
SIGNAL \VDU|Selector2~0_combout\ : std_logic;
SIGNAL \VDU|display_store~34_combout\ : std_logic;
SIGNAL \VDU|display_store~35_combout\ : std_logic;
SIGNAL \VDU|Selector38~4_combout\ : std_logic;
SIGNAL \VDU|dispState.clearChar~regout\ : std_logic;
SIGNAL \VDU|WideOr1~0_combout\ : std_logic;
SIGNAL \VDU|Selector3~0_combout\ : std_logic;
SIGNAL \VDU|Selector0~0_combout\ : std_logic;
SIGNAL \VDU|Selector1~0_combout\ : std_logic;
SIGNAL \VDU|Equal56~0_combout\ : std_logic;
SIGNAL \VDU|Equal56~1_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~13_combout\ : std_logic;
SIGNAL \VDU|Selector13~0_combout\ : std_logic;
SIGNAL \VDU|Add48~9\ : std_logic;
SIGNAL \VDU|Add48~11\ : std_logic;
SIGNAL \VDU|Add48~12_combout\ : std_logic;
SIGNAL \VDU|Selector13~2_combout\ : std_logic;
SIGNAL \VDU|Selector13~3_combout\ : std_logic;
SIGNAL \VDU|Selector13~4_combout\ : std_logic;
SIGNAL \VDU|Selector25~0_combout\ : std_logic;
SIGNAL \VDU|Selector13~1_combout\ : std_logic;
SIGNAL \VDU|Selector13~5_combout\ : std_logic;
SIGNAL \VDU|Selector13~6_combout\ : std_logic;
SIGNAL \VDU|LessThan53~1_combout\ : std_logic;
SIGNAL \VDU|Selector34~2_combout\ : std_logic;
SIGNAL \VDU|Selector34~3_combout\ : std_logic;
SIGNAL \VDU|Selector34~4_combout\ : std_logic;
SIGNAL \VDU|dispState.clearLine~regout\ : std_logic;
SIGNAL \VDU|dispState.clearL2~regout\ : std_logic;
SIGNAL \VDU|WideOr3~0_combout\ : std_logic;
SIGNAL \VDU|WideOr2~combout\ : std_logic;
SIGNAL \VDU|Selector11~2_combout\ : std_logic;
SIGNAL \VDU|Selector12~5_combout\ : std_logic;
SIGNAL \VDU|Selector11~4_combout\ : std_logic;
SIGNAL \VDU|cursorVert~29_combout\ : std_logic;
SIGNAL \VDU|cursorVert~30_combout\ : std_logic;
SIGNAL \VDU|cursorVert~34_combout\ : std_logic;
SIGNAL \VDU|cursorVert~35_combout\ : std_logic;
SIGNAL \VDU|cursorVert~32_combout\ : std_logic;
SIGNAL \VDU|cursorVert~33_combout\ : std_logic;
SIGNAL \VDU|cursorVert~36_combout\ : std_logic;
SIGNAL \VDU|cursorVert~37_combout\ : std_logic;
SIGNAL \VDU|cursorVert~38_combout\ : std_logic;
SIGNAL \VDU|cursorVert~39_combout\ : std_logic;
SIGNAL \VDU|Selector11~11_combout\ : std_logic;
SIGNAL \VDU|Add41~2_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~69_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~70_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~75_combout\ : std_logic;
SIGNAL \VDU|LessThan43~0_combout\ : std_logic;
SIGNAL \VDU|Selector34~0_combout\ : std_logic;
SIGNAL \VDU|startAddr[6]~22_combout\ : std_logic;
SIGNAL \VDU|startAddr[8]~17\ : std_logic;
SIGNAL \VDU|startAddr[9]~19\ : std_logic;
SIGNAL \VDU|startAddr[10]~20_combout\ : std_logic;
SIGNAL \VDU|LessThan51~0_combout\ : std_logic;
SIGNAL \VDU|startAddr[4]~9\ : std_logic;
SIGNAL \VDU|startAddr[5]~10_combout\ : std_logic;
SIGNAL \VDU|startAddr[5]~11\ : std_logic;
SIGNAL \VDU|startAddr[6]~12_combout\ : std_logic;
SIGNAL \VDU|startAddr[6]~13\ : std_logic;
SIGNAL \VDU|startAddr[7]~14_combout\ : std_logic;
SIGNAL \VDU|Add0~7\ : std_logic;
SIGNAL \VDU|Add0~9\ : std_logic;
SIGNAL \VDU|Add0~10_combout\ : std_logic;
SIGNAL \VDU|Add2~11\ : std_logic;
SIGNAL \VDU|Add2~13\ : std_logic;
SIGNAL \VDU|Add2~14_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \VDU|Add2~15\ : std_logic;
SIGNAL \VDU|Add2~16_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ : std_logic;
SIGNAL \VDU|Selector7~0_combout\ : std_logic;
SIGNAL \VDU|Equal57~0_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~80_combout\ : std_logic;
SIGNAL \VDU|Selector11~12_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~41_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~42_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~43_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~44_combout\ : std_logic;
SIGNAL \VDU|cursorVert[4]~45_combout\ : std_logic;
SIGNAL \VDU|cursorVert[2]~60_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~81_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~58_combout\ : std_logic;
SIGNAL \VDU|Add40~1\ : std_logic;
SIGNAL \VDU|Add40~3\ : std_logic;
SIGNAL \VDU|Add40~5\ : std_logic;
SIGNAL \VDU|Add40~6_combout\ : std_logic;
SIGNAL \VDU|Selector9~1_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~57_combout\ : std_logic;
SIGNAL \VDU|Selector9~3_combout\ : std_logic;
SIGNAL \VDU|Selector9~4_combout\ : std_logic;
SIGNAL \VDU|Add39~0_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~63_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~67_combout\ : std_logic;
SIGNAL \VDU|cursorVert[3]~68_combout\ : std_logic;
SIGNAL \VDU|Add52~0_combout\ : std_logic;
SIGNAL \VDU|Equal63~0_combout\ : std_logic;
SIGNAL \VDU|Selector43~0_combout\ : std_logic;
SIGNAL \VDU|Selector43~1_combout\ : std_logic;
SIGNAL \VDU|dispState.deleteLine~regout\ : std_logic;
SIGNAL \VDU|dispState.del2~feeder_combout\ : std_logic;
SIGNAL \VDU|dispState.del2~regout\ : std_logic;
SIGNAL \VDU|dispAttWRData~8_combout\ : std_logic;
SIGNAL \VDU|Selector6~0_combout\ : std_logic;
SIGNAL \VDU|Equal56~2_combout\ : std_logic;
SIGNAL \VDU|Selector33~5_combout\ : std_logic;
SIGNAL \VDU|Selector65~1_combout\ : std_logic;
SIGNAL \VDU|dispWR~regout\ : std_logic;
SIGNAL \VDU|display_store~7_combout\ : std_logic;
SIGNAL \VDU|display_store~6_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~6_combout\ : std_logic;
SIGNAL \VDU|Equal50~0_combout\ : std_logic;
SIGNAL \VDU|Equal51~0_combout\ : std_logic;
SIGNAL \VDU|Equal51~1_combout\ : std_logic;
SIGNAL \VDU|attInverse~1_combout\ : std_logic;
SIGNAL \VDU|attInverse~3_combout\ : std_logic;
SIGNAL \VDU|attInverse~regout\ : std_logic;
SIGNAL \VDU|attInverse~0_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~28_combout\ : std_logic;
SIGNAL \VDU|display_store~10_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~4_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~27_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~29_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~30_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~31_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~26_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~32_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[4]~feeder_combout\ : std_logic;
SIGNAL \VDU|display_store~48_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[3]~_wirecell_combout\ : std_logic;
SIGNAL \VDU|Selector8~0_combout\ : std_logic;
SIGNAL \VDU|display_store~9_combout\ : std_logic;
SIGNAL \VDU|Selector53~0_combout\ : std_logic;
SIGNAL \VDU|Selector53~1_combout\ : std_logic;
SIGNAL \VDU|Selector53~2_combout\ : std_logic;
SIGNAL \VDU|Selector53~3_combout\ : std_logic;
SIGNAL \VDU|Selector53~4_combout\ : std_logic;
SIGNAL \VDU|Selector53~5_combout\ : std_logic;
SIGNAL \VDU|Selector53~6_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[0]~_wirecell_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~41_combout\ : std_logic;
SIGNAL \VDU|Selector50~1_combout\ : std_logic;
SIGNAL \VDU|attBold~0_combout\ : std_logic;
SIGNAL \VDU|attBold~regout\ : std_logic;
SIGNAL \VDU|dispAttWRData~42_combout\ : std_logic;
SIGNAL \VDU|Selector50~2_combout\ : std_logic;
SIGNAL \VDU|Selector50~3_combout\ : std_logic;
SIGNAL \VDU|display_store~49_combout\ : std_logic;
SIGNAL \VDU|Selector50~0_combout\ : std_logic;
SIGNAL \VDU|Selector50~5_combout\ : std_logic;
SIGNAL \VDU|Selector50~6_combout\ : std_logic;
SIGNAL \VDU|Selector52~1_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~24_combout\ : std_logic;
SIGNAL \VDU|display_store~8_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~23_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~25_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[7]~feeder_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~34_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[1]~_wirecell_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~39_combout\ : std_logic;
SIGNAL \VDU|Add35~0_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~40_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[6]~1_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~16_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~17_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~19_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~15_combout\ : std_logic;
SIGNAL \VDU|Selector51~0_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[2]~_wirecell_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~13_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~12_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~9_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~10_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~11_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~14_combout\ : std_logic;
SIGNAL \VDU|Selector52~0_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~35_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData~36_combout\ : std_logic;
SIGNAL \VDU|dispAttWRData[5]~0_combout\ : std_logic;
SIGNAL \VDU|videoR0~1_combout\ : std_logic;
SIGNAL \VDU|charScanLine[3]~10_combout\ : std_logic;
SIGNAL \VDU|Mux0~0_combout\ : std_logic;
SIGNAL \VDU|Mux0~1_combout\ : std_logic;
SIGNAL \VDU|Mux0~4_combout\ : std_logic;
SIGNAL \VDU|videoR0~0_combout\ : std_logic;
SIGNAL \VDU|videoR0~3_combout\ : std_logic;
SIGNAL \VDU|screen_render~1_combout\ : std_logic;
SIGNAL \VDU|screen_render~2_combout\ : std_logic;
SIGNAL \VDU|screen_render~5_combout\ : std_logic;
SIGNAL \VDU|screen_render~6_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[0]~27\ : std_logic;
SIGNAL \VDU|cursBlinkCount[1]~28_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[24]~75\ : std_logic;
SIGNAL \VDU|cursBlinkCount[25]~76_combout\ : std_logic;
SIGNAL \VDU|LessThan9~0_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[9]~44_combout\ : std_logic;
SIGNAL \VDU|LessThan10~1_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[0]~26_combout\ : std_logic;
SIGNAL \VDU|LessThan9~1_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[3]~32_combout\ : std_logic;
SIGNAL \VDU|LessThan9~2_combout\ : std_logic;
SIGNAL \VDU|LessThan9~3_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[16]~58_combout\ : std_logic;
SIGNAL \VDU|LessThan9~4_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[19]~64_combout\ : std_logic;
SIGNAL \VDU|LessThan10~4_combout\ : std_logic;
SIGNAL \VDU|LessThan9~5_combout\ : std_logic;
SIGNAL \VDU|LessThan9~6_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[1]~29\ : std_logic;
SIGNAL \VDU|cursBlinkCount[2]~31\ : std_logic;
SIGNAL \VDU|cursBlinkCount[3]~33\ : std_logic;
SIGNAL \VDU|cursBlinkCount[4]~34_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[4]~35\ : std_logic;
SIGNAL \VDU|cursBlinkCount[5]~37\ : std_logic;
SIGNAL \VDU|cursBlinkCount[6]~38_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[6]~39\ : std_logic;
SIGNAL \VDU|cursBlinkCount[7]~41\ : std_logic;
SIGNAL \VDU|cursBlinkCount[8]~42_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[8]~43\ : std_logic;
SIGNAL \VDU|cursBlinkCount[9]~45\ : std_logic;
SIGNAL \VDU|cursBlinkCount[10]~46_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[10]~47\ : std_logic;
SIGNAL \VDU|cursBlinkCount[11]~48_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[11]~49\ : std_logic;
SIGNAL \VDU|cursBlinkCount[12]~50_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[12]~51\ : std_logic;
SIGNAL \VDU|cursBlinkCount[13]~52_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[13]~53\ : std_logic;
SIGNAL \VDU|cursBlinkCount[14]~54_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[14]~55\ : std_logic;
SIGNAL \VDU|cursBlinkCount[15]~56_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[15]~57\ : std_logic;
SIGNAL \VDU|cursBlinkCount[16]~59\ : std_logic;
SIGNAL \VDU|cursBlinkCount[17]~60_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[17]~61\ : std_logic;
SIGNAL \VDU|cursBlinkCount[18]~63\ : std_logic;
SIGNAL \VDU|cursBlinkCount[19]~65\ : std_logic;
SIGNAL \VDU|cursBlinkCount[20]~66_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[20]~67\ : std_logic;
SIGNAL \VDU|cursBlinkCount[21]~69\ : std_logic;
SIGNAL \VDU|cursBlinkCount[22]~70_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[22]~71\ : std_logic;
SIGNAL \VDU|cursBlinkCount[23]~73\ : std_logic;
SIGNAL \VDU|cursBlinkCount[24]~74_combout\ : std_logic;
SIGNAL \VDU|LessThan10~0_combout\ : std_logic;
SIGNAL \VDU|LessThan10~2_combout\ : std_logic;
SIGNAL \VDU|LessThan10~3_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[23]~72_combout\ : std_logic;
SIGNAL \VDU|cursBlinkCount[18]~62_combout\ : std_logic;
SIGNAL \VDU|LessThan10~5_combout\ : std_logic;
SIGNAL \VDU|LessThan10~6_combout\ : std_logic;
SIGNAL \VDU|cursorOn~regout\ : std_logic;
SIGNAL \VDU|screen_render~8_combout\ : std_logic;
SIGNAL \VDU|screen_render~4_combout\ : std_logic;
SIGNAL \VDU|screen_render~9_combout\ : std_logic;
SIGNAL \VDU|videoR0~regout\ : std_logic;
SIGNAL \VDU|videoR1~0_combout\ : std_logic;
SIGNAL \VDU|videoR1~regout\ : std_logic;
SIGNAL \VDU|videoG0~1_combout\ : std_logic;
SIGNAL \VDU|videoG0~0_combout\ : std_logic;
SIGNAL \VDU|videoG0~3_combout\ : std_logic;
SIGNAL \VDU|videoG0~regout\ : std_logic;
SIGNAL \VDU|videoG1~0_combout\ : std_logic;
SIGNAL \VDU|videoG1~regout\ : std_logic;
SIGNAL \VDU|videoB0~2_combout\ : std_logic;
SIGNAL \VDU|videoB0~0_combout\ : std_logic;
SIGNAL \VDU|videoB0~4_combout\ : std_logic;
SIGNAL \VDU|videoB0~regout\ : std_logic;
SIGNAL \VDU|videoB1~0_combout\ : std_logic;
SIGNAL \VDU|videoB1~regout\ : std_logic;
SIGNAL \VDU|horizCount[7]~26_combout\ : std_logic;
SIGNAL \VDU|LessThan6~0_combout\ : std_logic;
SIGNAL \VDU|LessThan6~1_combout\ : std_logic;
SIGNAL \VDU|hSync~regout\ : std_logic;
SIGNAL \VDU|LessThan7~0_combout\ : std_logic;
SIGNAL \VDU|LessThan7~1_combout\ : std_logic;
SIGNAL \VDU|vSync~regout\ : std_logic;
SIGNAL \w_cpuClkCt~1_combout\ : std_logic;
SIGNAL \w_cpuClk~0_combout\ : std_logic;
SIGNAL \w_cpuClk~regout\ : std_logic;
SIGNAL \o_J8IO8~0_combout\ : std_logic;
SIGNAL \o_J8IO8~1_combout\ : std_logic;
SIGNAL \o_J8IO8~2_combout\ : std_logic;
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL w_cpuClkCt : std_logic_vector(3 DOWNTO 0);
SIGNAL \DebounceResetSwitch|dig_counter\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \CPU|Y\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|X\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|Write_Data_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CPU|Set_Addr_To_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CPU|S\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|PCAdder\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CPU|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU|P\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CPU|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|DL\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|BusA_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|BAL\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CPU|BAH\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CPU|AD\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU|ABC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ROM|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UART|txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UART|txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART|txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART|txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART|rxReadPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UART|rxInPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UART|rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UART|rxCurrentByteBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART|rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UART|rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|vertLineCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VDU|startAddr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VDU|savedCursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VDU|savedCursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|ps2WriteClkCount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VDU|ps2WriteByte2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|ps2WriteByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|ps2PreviousByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|ps2ConvertedByte\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|ps2ClkFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \VDU|ps2ClkCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|ps2Byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|pixelCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VDU|pixelClockCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|paramCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VDU|param4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|param3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|param2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|param1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|kbWriteTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \VDU|FNkeysSig\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|dispAttWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|cursBlinkCount\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \VDU|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|cursorVertRestore\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VDU|kbReadPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|charVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VDU|dispByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BaudRateGen|w_serialCount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \VDU|cursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|dispCharWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|charHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|horizCount\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VDU|kbInPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VDU|kbWatchdogTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \VDU|cursorHorizRestore\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VDU|charScanLine\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VDU|cursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \CPU|ALT_INV_Equal9~7_combout\ : std_logic;
SIGNAL \VDU|ALT_INV_ps2DataOut~regout\ : std_logic;
SIGNAL \VDU|ALT_INV_ps2ClkOut~regout\ : std_logic;
SIGNAL \VDU|ALT_INV_func_reset~regout\ : std_logic;
SIGNAL \DebounceResetSwitch|ALT_INV_o_PinOut~regout\ : std_logic;
SIGNAL \UART|ALT_INV_func_reset~regout\ : std_logic;
SIGNAL \ALT_INV_o_J8IO8~0_combout\ : std_logic;
SIGNAL \ALT_INV_w_n_VDUCS~0_combout\ : std_logic;
SIGNAL \CPU|ALT_INV_Mux64~combout\ : std_logic;
SIGNAL \CPU|ALT_INV_R_W_n_i~regout\ : std_logic;
SIGNAL \CPU|ALT_INV_Mux76~1_combout\ : std_logic;

BEGIN

ww_i_n_reset <= i_n_reset;
ww_i_clk_50 <= i_clk_50;
ww_i_rxd <= i_rxd;
o_txd <= ww_o_txd;
o_n_rts <= ww_o_n_rts;
videoR0 <= ww_videoR0;
videoR1 <= ww_videoR1;
videoG0 <= ww_videoG0;
videoG1 <= ww_videoG1;
videoB0 <= ww_videoB0;
videoB1 <= ww_videoB1;
o_vid_hSync <= ww_o_vid_hSync;
o_vid_vSync <= ww_o_vid_vSync;
Pin25 <= ww_Pin25;
Pin31 <= ww_Pin31;
Pin41 <= ww_Pin41;
Pin40 <= ww_Pin40;
Pin43 <= ww_Pin43;
Pin42 <= ww_Pin42;
Pin45 <= ww_Pin45;
Pin44 <= ww_Pin44;
o_J8IO8 <= ww_o_J8IO8;
o_extSRamAddress <= ww_o_extSRamAddress;
io_n_extSRamWE <= ww_io_n_extSRamWE;
io_n_extSRamCS <= ww_io_n_extSRamCS;
io_n_extSRamOE <= ww_io_n_extSRamOE;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\VDU|dispAttWRData\(7) & \VDU|dispAttWRData\(4));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\VDU|dispAttWRData\(6) & \VDU|dispAttWRData\(5));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\VDU|dispAttWRData[3]~_wirecell_combout\ & \VDU|dispAttWRData[0]~_wirecell_combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\VDU|dispAttWRData[2]~_wirecell_combout\ & \VDU|dispAttWRData[1]~_wirecell_combout\);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2) <= \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);

\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) & 
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) & 
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) & \VDU|charScanLine\(3) & \VDU|charScanLine\(2) & \VDU|charScanLine\(1));

\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) & 
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) & 
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) & \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) & \VDU|charScanLine\(3) & \VDU|charScanLine\(2) & \VDU|charScanLine\(1));

\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7) <= \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CPU|Mux65~combout\ & \CPU|Mux66~combout\ & \CPU|Mux67~combout\ & \CPU|Mux68~combout\ & \CPU|Mux69~1_combout\ & \CPU|Mux70~1_combout\ & \CPU|Mux71~1_combout\ & \CPU|Mux72~1_combout\
& \CPU|Mux73~1_combout\ & \CPU|Mux74~1_combout\ & \CPU|Mux75~1_combout\ & \CPU|Mux76~1_combout\);

\ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\VDU|dispCharWRData\(1) & \VDU|dispCharWRData\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\VDU|dispCharWRData\(3) & \VDU|dispCharWRData\(2));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\VDU|dispCharWRData\(5) & \VDU|dispCharWRData\(4));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\VDU|dispCharWRData\(7) & \VDU|dispCharWRData\(6));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|charHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ & \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ & \VDU|cursorHoriz\(0));

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(7) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7) <= \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);

\comb~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \comb~combout\);

\comb~7clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \comb~7\);

\w_cpuClk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \w_cpuClk~regout\);

\i_clk_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \i_clk_50~combout\);

\comb~8clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \comb~8\);

\comb~9clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \comb~9\);
\CPU|ALT_INV_Equal9~7_combout\ <= NOT \CPU|Equal9~7_combout\;
\VDU|ALT_INV_ps2DataOut~regout\ <= NOT \VDU|ps2DataOut~regout\;
\VDU|ALT_INV_ps2ClkOut~regout\ <= NOT \VDU|ps2ClkOut~regout\;
\VDU|ALT_INV_func_reset~regout\ <= NOT \VDU|func_reset~regout\;
\DebounceResetSwitch|ALT_INV_o_PinOut~regout\ <= NOT \DebounceResetSwitch|o_PinOut~regout\;
\UART|ALT_INV_func_reset~regout\ <= NOT \UART|func_reset~regout\;
\ALT_INV_o_J8IO8~0_combout\ <= NOT \o_J8IO8~0_combout\;
\ALT_INV_w_n_VDUCS~0_combout\ <= NOT \w_n_VDUCS~0_combout\;
\CPU|ALT_INV_Mux64~combout\ <= NOT \CPU|Mux64~combout\;
\CPU|ALT_INV_R_W_n_i~regout\ <= NOT \CPU|R_W_n_i~regout\;
\CPU|ALT_INV_Mux76~1_combout\ <= NOT \CPU|Mux76~1_combout\;

-- Location: LCCOMB_X15_Y7_N10
\CPU|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~2_combout\ = (\CPU|DL\(1) & ((\CPU|PC\(1) & (\CPU|Add5~1\ & VCC)) # (!\CPU|PC\(1) & (!\CPU|Add5~1\)))) # (!\CPU|DL\(1) & ((\CPU|PC\(1) & (!\CPU|Add5~1\)) # (!\CPU|PC\(1) & ((\CPU|Add5~1\) # (GND)))))
-- \CPU|Add5~3\ = CARRY((\CPU|DL\(1) & (!\CPU|PC\(1) & !\CPU|Add5~1\)) # (!\CPU|DL\(1) & ((!\CPU|Add5~1\) # (!\CPU|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(1),
	datab => \CPU|PC\(1),
	datad => VCC,
	cin => \CPU|Add5~1\,
	combout => \CPU|Add5~2_combout\,
	cout => \CPU|Add5~3\);

-- Location: LCFF_X19_Y7_N7
\UART|txClockCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[3]~13_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(3));

-- Location: LCFF_X19_Y7_N11
\UART|txClockCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[5]~17_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(5));

-- Location: LCCOMB_X21_Y11_N20
\UART|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~2_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxInPointer\(1) & (!\UART|Add1~1\)) # (!\UART|rxInPointer\(1) & ((\UART|Add1~1\) # (GND))))) # (!\UART|rxReadPointer\(1) & ((\UART|rxInPointer\(1) & (\UART|Add1~1\ & VCC)) # 
-- (!\UART|rxInPointer\(1) & (!\UART|Add1~1\))))
-- \UART|Add1~3\ = CARRY((\UART|rxReadPointer\(1) & ((!\UART|Add1~1\) # (!\UART|rxInPointer\(1)))) # (!\UART|rxReadPointer\(1) & (!\UART|rxInPointer\(1) & !\UART|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxInPointer\(1),
	datad => VCC,
	cin => \UART|Add1~1\,
	combout => \UART|Add1~2_combout\,
	cout => \UART|Add1~3\);

-- Location: LCCOMB_X21_Y11_N26
\UART|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~8_combout\ = ((\UART|rxReadPointer\(4) $ (\UART|rxInPointer\(4) $ (!\UART|Add1~7\)))) # (GND)
-- \UART|Add1~9\ = CARRY((\UART|rxReadPointer\(4) & (!\UART|rxInPointer\(4) & !\UART|Add1~7\)) # (!\UART|rxReadPointer\(4) & ((!\UART|Add1~7\) # (!\UART|rxInPointer\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(4),
	datab => \UART|rxInPointer\(4),
	datad => VCC,
	cin => \UART|Add1~7\,
	combout => \UART|Add1~8_combout\,
	cout => \UART|Add1~9\);

-- Location: LCCOMB_X20_Y11_N20
\UART|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~0_combout\ = (\UART|rxInPointer\(0) & ((GND) # (!\UART|rxReadPointer\(0)))) # (!\UART|rxInPointer\(0) & (\UART|rxReadPointer\(0) $ (GND)))
-- \UART|Add2~1\ = CARRY((\UART|rxInPointer\(0)) # (!\UART|rxReadPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxReadPointer\(0),
	datad => VCC,
	combout => \UART|Add2~0_combout\,
	cout => \UART|Add2~1\);

-- Location: LCCOMB_X21_Y11_N2
\UART|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~1_cout\ = CARRY((\UART|rxReadPointer\(0) & !\UART|rxInPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxInPointer\(0),
	datad => VCC,
	cout => \UART|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y11_N4
\UART|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~3_cout\ = CARRY((\UART|rxReadPointer\(1) & (\UART|rxInPointer\(1) & !\UART|LessThan0~1_cout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxInPointer\(1)) # (!\UART|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxInPointer\(1),
	datad => VCC,
	cin => \UART|LessThan0~1_cout\,
	cout => \UART|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y11_N6
\UART|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~5_cout\ = CARRY((\UART|rxInPointer\(2) & (\UART|rxReadPointer\(2) & !\UART|LessThan0~3_cout\)) # (!\UART|rxInPointer\(2) & ((\UART|rxReadPointer\(2)) # (!\UART|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxReadPointer\(2),
	datad => VCC,
	cin => \UART|LessThan0~3_cout\,
	cout => \UART|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y11_N8
\UART|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~7_cout\ = CARRY((\UART|rxInPointer\(3) & ((!\UART|LessThan0~5_cout\) # (!\UART|rxReadPointer\(3)))) # (!\UART|rxInPointer\(3) & (!\UART|rxReadPointer\(3) & !\UART|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(3),
	datab => \UART|rxReadPointer\(3),
	datad => VCC,
	cin => \UART|LessThan0~5_cout\,
	cout => \UART|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y11_N10
\UART|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~9_cout\ = CARRY((\UART|rxReadPointer\(4) & ((!\UART|LessThan0~7_cout\) # (!\UART|rxInPointer\(4)))) # (!\UART|rxReadPointer\(4) & (!\UART|rxInPointer\(4) & !\UART|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(4),
	datab => \UART|rxInPointer\(4),
	datad => VCC,
	cin => \UART|LessThan0~7_cout\,
	cout => \UART|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y11_N12
\UART|LessThan0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan0~10_combout\ = (\UART|rxInPointer\(5) & (\UART|LessThan0~9_cout\ & \UART|rxReadPointer\(5))) # (!\UART|rxInPointer\(5) & ((\UART|LessThan0~9_cout\) # (\UART|rxReadPointer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(5),
	datad => \UART|rxReadPointer\(5),
	cin => \UART|LessThan0~9_cout\,
	combout => \UART|LessThan0~10_combout\);

-- Location: M4K_X11_Y2
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M4K_X23_Y1
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"08C666C8000000C60088E880088888880E88088E0E08CE00C6E6660006C8C6000CE6660008C666000E6666000C600C000C6C0C0000000E0066E66E0000C66C000C666C0006666C000666EC000C00000006C8C600C66666060888880806666C00C6E66E000000C06C0C0E6C000E666E660C606C000C666C000E6E6C0000000C80F0000000000006C80CCCCCCC026C80000C00000C0E008C6E0888C666066C88C606EE666608C666660C6666660000000C0C66C06C06C8C66C06CA666C0000C66C0C66666C066EE66606666EE60E00000006C808C608CCCCCE0E88888E0666E6660E6E006C0000800E0E00800E08C666C80C60006C0C66C66C066E66C80C0EEE6C",
	mem_init0 => X"0808C66C0008C800000E0E000C80008C08808800088088000C66E66C0C66C66C00008C6E0C66C06C0C66C00E0CCECCCC0C66C66C0E00C66C088888880C666E6C000008C6088000000000E000088000000088E880006CFC60008CCC800C80008C0000088806CC68C806608C6008CAC8E80CCECECC00000CCC08088888000000000EBB360000C6666307C88C6000C66C630C888E3000888E0000C66C000CCCCE0000C6660006C8000008C6E6C80E0C0E000C666C0C0C666C660866C66C03ECE3000EC6666C046FF6400E88E88008CEEC80000EE0000E60006E08CE88880CCCCCCE06608800080E0800004840000C25952C0E6CC8800000006E0C21912C06BBB600",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SansFontBoldReduced.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:VDU|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	portaaddr => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y2
\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"036CCC63000000D70711011701111111001171100F731F00F07CCC000C636C0006FDDC00036CCC0007CCCC0003666F660707C7000CCCFD00007CC700CCFCCF0007CCC7000CCCCF000CDDF600013333330CCFCCCC7CC00000011111010CCCCFCC707CC7000666F66307CFC70007CCC70007CCC7000FCCCFCC07C7070000000013F000000000000631030000030000136C033333330F63100F011136660CC6336C0CEFDCCC036CCCCC07CCCCCC0333333F07C07CC70CCDFCCF07CDCCC70CCCFCCF07CCCCC70CCCDFEC0CCCDFEC0FCCCCCC0CCDFDCC07CC0001071111170CCCFCCC036CCC630CCCFCCF0FCCFCCF0FCCCCCF036CCC630FCCFCCF0CCFCC6307CDDDC7",
	mem_init0 => X"01010CC7063101360007070000136310311011000110110007C07CC707CC7CC70333100F07CCFCC707C0FCCF000FC63107C010C70FC710C70111117107CEDCC708C63100011000000000700031100000001171100063F36003100013001333100000011107CD73630C631CC001713531066F6F6600000666010111110000000007DDC600C63666000C6313E0C636630000111C7007DDD7006676630006666F00667666000C6336C0036CFC63013731000366636303666366CFCCFCC707DCD7000E6CCCC7026FF62007117110000FF000026FF6200FC636CF013711110666666F066011000107010000212000034A9A430FC663310CCCCCCF0348984306DDD600",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SansFontBoldReduced.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:VDU|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	portaaddr => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCFF_X15_Y1_N11
\VDU|vertLineCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[1]~12_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(1));

-- Location: LCCOMB_X13_Y12_N16
\CPU|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~0_combout\ = \CPU|AD\(0) $ (VCC)
-- \CPU|Add6~1\ = CARRY(\CPU|AD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(0),
	datad => VCC,
	combout => \CPU|Add6~0_combout\,
	cout => \CPU|Add6~1\);

-- Location: LCCOMB_X15_Y12_N16
\CPU|Add11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~0_combout\ = (\CPU|AD\(0) & (\CPU|X\(0) $ (VCC))) # (!\CPU|AD\(0) & (\CPU|X\(0) & VCC))
-- \CPU|Add11~1\ = CARRY((\CPU|AD\(0) & \CPU|X\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(0),
	datab => \CPU|X\(0),
	datad => VCC,
	combout => \CPU|Add11~0_combout\,
	cout => \CPU|Add11~1\);

-- Location: M4K_X23_Y9
\ROM|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8657597180CC1EFAE96863BED214B8FFFFFFFFFFCB1DD3C6B4909D3C275C6819696BC8B91644A46BEC68C549A38AD84616081CE3CF3802884CCC4C0BD7A10630C1443015D3E86C5D317D66E6E4EC48589489086709CF0F0510DA189B2A3FC7781FF40235C3836C82A015FC88A10A308701809756F84E998444210894A74C06E9C333248B050F92635B0259C9F08D1105924E886C38D2822E02BB0E8C148135656BB24BFD90B4898074320F086E2219D6E580C86481A58D99004002584B5D702A10BC19480E758638D61894CE85F30440012E854A35C0B240A3331818C2C8E841B8F5232144F94318CE843313FD38DC",
	mem_init0 => X"070C301CD78BC66661AA547A29A3AD7EB5F14200276B9DF1AF5F0460083BBBA00818688088E84A609603C080021A22D2A942159F2EBEF3C60A2DDDDD16A2C231EEA15C0B92A458B5688841741041022A2320C145004045FFEEFEEA8807E445737777F2A2D45041AF6A7DFE88096B80872010EAD2325DD4046E1205189190D28D19A214610D6083D504A820C80CC210A404320CB5DE20698C7CD6401E024010E460660F89081E54433308E403C1E0211112120480092642179714493DD545A0079593C00C81CD635A480FDA7E5CE31712F36B0335B598C9C3305C2033B211B081205F5054202E5284C98A392096880C8022221610C932AD6601A9886431784CDC",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y8_N14
\CPU|alu|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~0_combout\ = \CPU|BusA_r\(0) $ (VCC)
-- \CPU|alu|Add10~1\ = CARRY(\CPU|BusA_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(0),
	datad => VCC,
	combout => \CPU|alu|Add10~0_combout\,
	cout => \CPU|alu|Add10~1\);

-- Location: LCCOMB_X10_Y8_N14
\CPU|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~0_combout\ = \CPU|BAL\(0) $ (VCC)
-- \CPU|Add7~1\ = CARRY(\CPU|BAL\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(0),
	datad => VCC,
	combout => \CPU|Add7~0_combout\,
	cout => \CPU|Add7~1\);

-- Location: LCCOMB_X14_Y8_N0
\CPU|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~0_combout\ = (\CPU|BAL\(0) & (\CPU|Mux52~4_combout\ $ (VCC))) # (!\CPU|BAL\(0) & (\CPU|Mux52~4_combout\ & VCC))
-- \CPU|Add8~1\ = CARRY((\CPU|BAL\(0) & \CPU|Mux52~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(0),
	datab => \CPU|Mux52~4_combout\,
	datad => VCC,
	combout => \CPU|Add8~0_combout\,
	cout => \CPU|Add8~1\);

-- Location: LCCOMB_X12_Y11_N6
\CPU|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~2_combout\ = (\CPU|PC\(9) & (\CPU|Add4~1\ & VCC)) # (!\CPU|PC\(9) & (!\CPU|Add4~1\))
-- \CPU|Add4~3\ = CARRY((!\CPU|PC\(9) & !\CPU|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(9),
	datad => VCC,
	cin => \CPU|Add4~1\,
	combout => \CPU|Add4~2_combout\,
	cout => \CPU|Add4~3\);

-- Location: LCCOMB_X12_Y11_N10
\CPU|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~6_combout\ = (\CPU|PC\(11) & (\CPU|Add4~5\ & VCC)) # (!\CPU|PC\(11) & (!\CPU|Add4~5\))
-- \CPU|Add4~7\ = CARRY((!\CPU|PC\(11) & !\CPU|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(11),
	datad => VCC,
	cin => \CPU|Add4~5\,
	combout => \CPU|Add4~6_combout\,
	cout => \CPU|Add4~7\);

-- Location: LCCOMB_X12_Y11_N12
\CPU|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~8_combout\ = (\CPU|PC\(12) & ((GND) # (!\CPU|Add4~7\))) # (!\CPU|PC\(12) & (\CPU|Add4~7\ $ (GND)))
-- \CPU|Add4~9\ = CARRY((\CPU|PC\(12)) # (!\CPU|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(12),
	datad => VCC,
	cin => \CPU|Add4~7\,
	combout => \CPU|Add4~8_combout\,
	cout => \CPU|Add4~9\);

-- Location: LCCOMB_X12_Y11_N14
\CPU|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~10_combout\ = (\CPU|PC\(13) & (\CPU|Add4~9\ & VCC)) # (!\CPU|PC\(13) & (!\CPU|Add4~9\))
-- \CPU|Add4~11\ = CARRY((!\CPU|PC\(13) & !\CPU|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(13),
	datad => VCC,
	cin => \CPU|Add4~9\,
	combout => \CPU|Add4~10_combout\,
	cout => \CPU|Add4~11\);

-- Location: LCCOMB_X12_Y12_N18
\CPU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~18_combout\ = (\CPU|PC\(9) & (!\CPU|Add0~17\)) # (!\CPU|PC\(9) & ((\CPU|Add0~17\) # (GND)))
-- \CPU|Add0~19\ = CARRY((!\CPU|Add0~17\) # (!\CPU|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(9),
	datad => VCC,
	cin => \CPU|Add0~17\,
	combout => \CPU|Add0~18_combout\,
	cout => \CPU|Add0~19\);

-- Location: LCCOMB_X12_Y12_N22
\CPU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~22_combout\ = (\CPU|PC\(11) & (!\CPU|Add0~21\)) # (!\CPU|PC\(11) & ((\CPU|Add0~21\) # (GND)))
-- \CPU|Add0~23\ = CARRY((!\CPU|Add0~21\) # (!\CPU|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(11),
	datad => VCC,
	cin => \CPU|Add0~21\,
	combout => \CPU|Add0~22_combout\,
	cout => \CPU|Add0~23\);

-- Location: LCCOMB_X12_Y12_N24
\CPU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~24_combout\ = (\CPU|PC\(12) & (\CPU|Add0~23\ $ (GND))) # (!\CPU|PC\(12) & (!\CPU|Add0~23\ & VCC))
-- \CPU|Add0~25\ = CARRY((\CPU|PC\(12) & !\CPU|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(12),
	datad => VCC,
	cin => \CPU|Add0~23\,
	combout => \CPU|Add0~24_combout\,
	cout => \CPU|Add0~25\);

-- Location: LCCOMB_X12_Y10_N12
\CPU|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~0_combout\ = \CPU|PC\(8) $ (VCC)
-- \CPU|Add3~1\ = CARRY(\CPU|PC\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(8),
	datad => VCC,
	combout => \CPU|Add3~0_combout\,
	cout => \CPU|Add3~1\);

-- Location: LCCOMB_X12_Y10_N16
\CPU|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~4_combout\ = (\CPU|PC\(10) & (\CPU|Add3~3\ $ (GND))) # (!\CPU|PC\(10) & (!\CPU|Add3~3\ & VCC))
-- \CPU|Add3~5\ = CARRY((\CPU|PC\(10) & !\CPU|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(10),
	datad => VCC,
	cin => \CPU|Add3~3\,
	combout => \CPU|Add3~4_combout\,
	cout => \CPU|Add3~5\);

-- Location: LCCOMB_X14_Y12_N16
\CPU|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~8_combout\ = (\CPU|BAH\(4) & (\CPU|Add9~7\ $ (GND))) # (!\CPU|BAH\(4) & (!\CPU|Add9~7\ & VCC))
-- \CPU|Add9~9\ = CARRY((\CPU|BAH\(4) & !\CPU|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(4),
	datad => VCC,
	cin => \CPU|Add9~7\,
	combout => \CPU|Add9~8_combout\,
	cout => \CPU|Add9~9\);

-- Location: LCCOMB_X14_Y12_N18
\CPU|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~10_combout\ = (\CPU|BAH\(5) & (!\CPU|Add9~9\)) # (!\CPU|BAH\(5) & ((\CPU|Add9~9\) # (GND)))
-- \CPU|Add9~11\ = CARRY((!\CPU|Add9~9\) # (!\CPU|BAH\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(5),
	datad => VCC,
	cin => \CPU|Add9~9\,
	combout => \CPU|Add9~10_combout\,
	cout => \CPU|Add9~11\);

-- Location: LCCOMB_X12_Y12_N28
\CPU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~28_combout\ = (\CPU|PC\(14) & (\CPU|Add0~27\ $ (GND))) # (!\CPU|PC\(14) & (!\CPU|Add0~27\ & VCC))
-- \CPU|Add0~29\ = CARRY((\CPU|PC\(14) & !\CPU|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(14),
	datad => VCC,
	cin => \CPU|Add0~27\,
	combout => \CPU|Add0~28_combout\,
	cout => \CPU|Add0~29\);

-- Location: LCCOMB_X12_Y11_N16
\CPU|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~12_combout\ = (\CPU|PC\(14) & ((GND) # (!\CPU|Add4~11\))) # (!\CPU|PC\(14) & (\CPU|Add4~11\ $ (GND)))
-- \CPU|Add4~13\ = CARRY((\CPU|PC\(14)) # (!\CPU|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(14),
	datad => VCC,
	cin => \CPU|Add4~11\,
	combout => \CPU|Add4~12_combout\,
	cout => \CPU|Add4~13\);

-- Location: LCCOMB_X12_Y10_N24
\CPU|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~12_combout\ = (\CPU|PC\(14) & (\CPU|Add3~11\ $ (GND))) # (!\CPU|PC\(14) & (!\CPU|Add3~11\ & VCC))
-- \CPU|Add3~13\ = CARRY((\CPU|PC\(14) & !\CPU|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(14),
	datad => VCC,
	cin => \CPU|Add3~11\,
	combout => \CPU|Add3~12_combout\,
	cout => \CPU|Add3~13\);

-- Location: LCCOMB_X14_Y12_N20
\CPU|Add9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~13_combout\ = (\CPU|BAH\(6) & (\CPU|Add9~11\ $ (GND))) # (!\CPU|BAH\(6) & (!\CPU|Add9~11\ & VCC))
-- \CPU|Add9~14\ = CARRY((\CPU|BAH\(6) & !\CPU|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(6),
	datad => VCC,
	cin => \CPU|Add9~11\,
	combout => \CPU|Add9~13_combout\,
	cout => \CPU|Add9~14\);

-- Location: LCCOMB_X12_Y10_N26
\CPU|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~14_combout\ = \CPU|PC\(15) $ (\CPU|Add3~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(15),
	cin => \CPU|Add3~13\,
	combout => \CPU|Add3~14_combout\);

-- Location: LCCOMB_X14_Y12_N22
\CPU|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~16_combout\ = \CPU|Add9~14\ $ (\CPU|BAH\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAH\(7),
	cin => \CPU|Add9~14\,
	combout => \CPU|Add9~16_combout\);

-- Location: LCCOMB_X26_Y8_N12
\CPU|alu|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~6_combout\ = (\CPU|BusA_r\(2) & ((\CPU|BusB\(2) & (!\CPU|alu|Add5~5\)) # (!\CPU|BusB\(2) & (\CPU|alu|Add5~5\ & VCC)))) # (!\CPU|BusA_r\(2) & ((\CPU|BusB\(2) & ((\CPU|alu|Add5~5\) # (GND))) # (!\CPU|BusB\(2) & (!\CPU|alu|Add5~5\))))
-- \CPU|alu|Add5~7\ = CARRY((\CPU|BusA_r\(2) & (\CPU|BusB\(2) & !\CPU|alu|Add5~5\)) # (!\CPU|BusA_r\(2) & ((\CPU|BusB\(2)) # (!\CPU|alu|Add5~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(2),
	datab => \CPU|BusB\(2),
	datad => VCC,
	cin => \CPU|alu|Add5~5\,
	combout => \CPU|alu|Add5~6_combout\,
	cout => \CPU|alu|Add5~7\);

-- Location: LCCOMB_X27_Y9_N8
\CPU|alu|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~2_combout\ = (\CPU|BusA_r\(1) & (\CPU|alu|Add9~1\ & VCC)) # (!\CPU|BusA_r\(1) & (!\CPU|alu|Add9~1\))
-- \CPU|alu|Add9~3\ = CARRY((!\CPU|BusA_r\(1) & !\CPU|alu|Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(1),
	datad => VCC,
	cin => \CPU|alu|Add9~1\,
	combout => \CPU|alu|Add9~2_combout\,
	cout => \CPU|alu|Add9~3\);

-- Location: LCCOMB_X27_Y9_N10
\CPU|alu|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~4_combout\ = (\CPU|BusA_r\(2) & ((GND) # (!\CPU|alu|Add9~3\))) # (!\CPU|BusA_r\(2) & (\CPU|alu|Add9~3\ $ (GND)))
-- \CPU|alu|Add9~5\ = CARRY((\CPU|BusA_r\(2)) # (!\CPU|alu|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(2),
	datad => VCC,
	cin => \CPU|alu|Add9~3\,
	combout => \CPU|alu|Add9~4_combout\,
	cout => \CPU|alu|Add9~5\);

-- Location: LCCOMB_X27_Y8_N16
\CPU|alu|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~2_combout\ = (\CPU|BusA_r\(1) & (!\CPU|alu|Add10~1\)) # (!\CPU|BusA_r\(1) & ((\CPU|alu|Add10~1\) # (GND)))
-- \CPU|alu|Add10~3\ = CARRY((!\CPU|alu|Add10~1\) # (!\CPU|BusA_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(1),
	datad => VCC,
	cin => \CPU|alu|Add10~1\,
	combout => \CPU|alu|Add10~2_combout\,
	cout => \CPU|alu|Add10~3\);

-- Location: LCCOMB_X27_Y8_N18
\CPU|alu|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~4_combout\ = (\CPU|BusA_r\(2) & (\CPU|alu|Add10~3\ $ (GND))) # (!\CPU|BusA_r\(2) & (!\CPU|alu|Add10~3\ & VCC))
-- \CPU|alu|Add10~5\ = CARRY((\CPU|BusA_r\(2) & !\CPU|alu|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(2),
	datad => VCC,
	cin => \CPU|alu|Add10~3\,
	combout => \CPU|alu|Add10~4_combout\,
	cout => \CPU|alu|Add10~5\);

-- Location: LCCOMB_X13_Y12_N18
\CPU|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~2_combout\ = (\CPU|AD\(1) & (!\CPU|Add6~1\)) # (!\CPU|AD\(1) & ((\CPU|Add6~1\) # (GND)))
-- \CPU|Add6~3\ = CARRY((!\CPU|Add6~1\) # (!\CPU|AD\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(1),
	datad => VCC,
	cin => \CPU|Add6~1\,
	combout => \CPU|Add6~2_combout\,
	cout => \CPU|Add6~3\);

-- Location: LCCOMB_X15_Y12_N18
\CPU|Add11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~2_combout\ = (\CPU|X\(1) & ((\CPU|AD\(1) & (\CPU|Add11~1\ & VCC)) # (!\CPU|AD\(1) & (!\CPU|Add11~1\)))) # (!\CPU|X\(1) & ((\CPU|AD\(1) & (!\CPU|Add11~1\)) # (!\CPU|AD\(1) & ((\CPU|Add11~1\) # (GND)))))
-- \CPU|Add11~3\ = CARRY((\CPU|X\(1) & (!\CPU|AD\(1) & !\CPU|Add11~1\)) # (!\CPU|X\(1) & ((!\CPU|Add11~1\) # (!\CPU|AD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(1),
	datab => \CPU|AD\(1),
	datad => VCC,
	cin => \CPU|Add11~1\,
	combout => \CPU|Add11~2_combout\,
	cout => \CPU|Add11~3\);

-- Location: LCCOMB_X15_Y12_N20
\CPU|Add11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~4_combout\ = ((\CPU|AD\(2) $ (\CPU|X\(2) $ (!\CPU|Add11~3\)))) # (GND)
-- \CPU|Add11~5\ = CARRY((\CPU|AD\(2) & ((\CPU|X\(2)) # (!\CPU|Add11~3\))) # (!\CPU|AD\(2) & (\CPU|X\(2) & !\CPU|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(2),
	datab => \CPU|X\(2),
	datad => VCC,
	cin => \CPU|Add11~3\,
	combout => \CPU|Add11~4_combout\,
	cout => \CPU|Add11~5\);

-- Location: LCCOMB_X10_Y8_N18
\CPU|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~4_combout\ = (\CPU|BAL\(2) & (\CPU|Add7~3\ $ (GND))) # (!\CPU|BAL\(2) & (!\CPU|Add7~3\ & VCC))
-- \CPU|Add7~5\ = CARRY((\CPU|BAL\(2) & !\CPU|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAL\(2),
	datad => VCC,
	cin => \CPU|Add7~3\,
	combout => \CPU|Add7~4_combout\,
	cout => \CPU|Add7~5\);

-- Location: LCCOMB_X27_Y9_N12
\CPU|alu|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~6_combout\ = (\CPU|BusA_r\(3) & (\CPU|alu|Add9~5\ & VCC)) # (!\CPU|BusA_r\(3) & (!\CPU|alu|Add9~5\))
-- \CPU|alu|Add9~7\ = CARRY((!\CPU|BusA_r\(3) & !\CPU|alu|Add9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(3),
	datad => VCC,
	cin => \CPU|alu|Add9~5\,
	combout => \CPU|alu|Add9~6_combout\,
	cout => \CPU|alu|Add9~7\);

-- Location: LCCOMB_X27_Y9_N14
\CPU|alu|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~8_combout\ = (\CPU|BusA_r\(4) & ((GND) # (!\CPU|alu|Add9~7\))) # (!\CPU|BusA_r\(4) & (\CPU|alu|Add9~7\ $ (GND)))
-- \CPU|alu|Add9~9\ = CARRY((\CPU|BusA_r\(4)) # (!\CPU|alu|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(4),
	datad => VCC,
	cin => \CPU|alu|Add9~7\,
	combout => \CPU|alu|Add9~8_combout\,
	cout => \CPU|alu|Add9~9\);

-- Location: LCCOMB_X26_Y9_N18
\CPU|alu|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~2_combout\ = (\CPU|BusB\(4) & ((\CPU|BusA_r\(4) & (!\CPU|alu|Add6~1_cout\)) # (!\CPU|BusA_r\(4) & ((\CPU|alu|Add6~1_cout\) # (GND))))) # (!\CPU|BusB\(4) & ((\CPU|BusA_r\(4) & (\CPU|alu|Add6~1_cout\ & VCC)) # (!\CPU|BusA_r\(4) & 
-- (!\CPU|alu|Add6~1_cout\))))
-- \CPU|alu|Add6~3\ = CARRY((\CPU|BusB\(4) & ((!\CPU|alu|Add6~1_cout\) # (!\CPU|BusA_r\(4)))) # (!\CPU|BusB\(4) & (!\CPU|BusA_r\(4) & !\CPU|alu|Add6~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(4),
	datab => \CPU|BusA_r\(4),
	datad => VCC,
	cin => \CPU|alu|Add6~1_cout\,
	combout => \CPU|alu|Add6~2_combout\,
	cout => \CPU|alu|Add6~3\);

-- Location: LCCOMB_X27_Y8_N20
\CPU|alu|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~6_combout\ = (\CPU|BusA_r\(3) & (!\CPU|alu|Add10~5\)) # (!\CPU|BusA_r\(3) & ((\CPU|alu|Add10~5\) # (GND)))
-- \CPU|alu|Add10~7\ = CARRY((!\CPU|alu|Add10~5\) # (!\CPU|BusA_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(3),
	datad => VCC,
	cin => \CPU|alu|Add10~5\,
	combout => \CPU|alu|Add10~6_combout\,
	cout => \CPU|alu|Add10~7\);

-- Location: LCCOMB_X13_Y12_N22
\CPU|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~6_combout\ = (\CPU|AD\(3) & (!\CPU|Add6~5\)) # (!\CPU|AD\(3) & ((\CPU|Add6~5\) # (GND)))
-- \CPU|Add6~7\ = CARRY((!\CPU|Add6~5\) # (!\CPU|AD\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(3),
	datad => VCC,
	cin => \CPU|Add6~5\,
	combout => \CPU|Add6~6_combout\,
	cout => \CPU|Add6~7\);

-- Location: LCCOMB_X13_Y12_N24
\CPU|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~8_combout\ = (\CPU|AD\(4) & (\CPU|Add6~7\ $ (GND))) # (!\CPU|AD\(4) & (!\CPU|Add6~7\ & VCC))
-- \CPU|Add6~9\ = CARRY((\CPU|AD\(4) & !\CPU|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(4),
	datad => VCC,
	cin => \CPU|Add6~7\,
	combout => \CPU|Add6~8_combout\,
	cout => \CPU|Add6~9\);

-- Location: LCCOMB_X15_Y12_N24
\CPU|Add11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~8_combout\ = ((\CPU|AD\(4) $ (\CPU|X\(4) $ (!\CPU|Add11~7\)))) # (GND)
-- \CPU|Add11~9\ = CARRY((\CPU|AD\(4) & ((\CPU|X\(4)) # (!\CPU|Add11~7\))) # (!\CPU|AD\(4) & (\CPU|X\(4) & !\CPU|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(4),
	datab => \CPU|X\(4),
	datad => VCC,
	cin => \CPU|Add11~7\,
	combout => \CPU|Add11~8_combout\,
	cout => \CPU|Add11~9\);

-- Location: LCCOMB_X10_Y8_N22
\CPU|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~8_combout\ = (\CPU|BAL\(4) & (\CPU|Add7~7\ $ (GND))) # (!\CPU|BAL\(4) & (!\CPU|Add7~7\ & VCC))
-- \CPU|Add7~9\ = CARRY((\CPU|BAL\(4) & !\CPU|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(4),
	datad => VCC,
	cin => \CPU|Add7~7\,
	combout => \CPU|Add7~8_combout\,
	cout => \CPU|Add7~9\);

-- Location: LCCOMB_X26_Y9_N24
\CPU|alu|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~8_combout\ = ((\CPU|BusB\(7) $ (\CPU|BusA_r\(7) $ (\CPU|alu|Add6~7\)))) # (GND)
-- \CPU|alu|Add6~9\ = CARRY((\CPU|BusB\(7) & (\CPU|BusA_r\(7) & !\CPU|alu|Add6~7\)) # (!\CPU|BusB\(7) & ((\CPU|BusA_r\(7)) # (!\CPU|alu|Add6~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(7),
	datab => \CPU|BusA_r\(7),
	datad => VCC,
	cin => \CPU|alu|Add6~7\,
	combout => \CPU|alu|Add6~8_combout\,
	cout => \CPU|alu|Add6~9\);

-- Location: LCCOMB_X27_Y9_N18
\CPU|alu|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~12_combout\ = (\CPU|BusA_r\(6) & ((GND) # (!\CPU|alu|Add9~11\))) # (!\CPU|BusA_r\(6) & (\CPU|alu|Add9~11\ $ (GND)))
-- \CPU|alu|Add9~13\ = CARRY((\CPU|BusA_r\(6)) # (!\CPU|alu|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(6),
	datad => VCC,
	cin => \CPU|alu|Add9~11\,
	combout => \CPU|alu|Add9~12_combout\,
	cout => \CPU|alu|Add9~13\);

-- Location: LCCOMB_X27_Y8_N26
\CPU|alu|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~12_combout\ = (\CPU|BusA_r\(6) & (\CPU|alu|Add10~11\ $ (GND))) # (!\CPU|BusA_r\(6) & (!\CPU|alu|Add10~11\ & VCC))
-- \CPU|alu|Add10~13\ = CARRY((\CPU|BusA_r\(6) & !\CPU|alu|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(6),
	datad => VCC,
	cin => \CPU|alu|Add10~11\,
	combout => \CPU|alu|Add10~12_combout\,
	cout => \CPU|alu|Add10~13\);

-- Location: LCCOMB_X15_Y8_N28
\CPU|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~12_combout\ = ((\CPU|AD\(6) $ (\CPU|Y\(6) $ (!\CPU|Add10~11\)))) # (GND)
-- \CPU|Add10~13\ = CARRY((\CPU|AD\(6) & ((\CPU|Y\(6)) # (!\CPU|Add10~11\))) # (!\CPU|AD\(6) & (\CPU|Y\(6) & !\CPU|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(6),
	datab => \CPU|Y\(6),
	datad => VCC,
	cin => \CPU|Add10~11\,
	combout => \CPU|Add10~12_combout\,
	cout => \CPU|Add10~13\);

-- Location: LCCOMB_X10_Y8_N24
\CPU|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~10_combout\ = (\CPU|BAL\(5) & (!\CPU|Add7~9\)) # (!\CPU|BAL\(5) & ((\CPU|Add7~9\) # (GND)))
-- \CPU|Add7~11\ = CARRY((!\CPU|Add7~9\) # (!\CPU|BAL\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(5),
	datad => VCC,
	cin => \CPU|Add7~9\,
	combout => \CPU|Add7~10_combout\,
	cout => \CPU|Add7~11\);

-- Location: LCCOMB_X10_Y8_N26
\CPU|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~12_combout\ = (\CPU|BAL\(6) & (\CPU|Add7~11\ $ (GND))) # (!\CPU|BAL\(6) & (!\CPU|Add7~11\ & VCC))
-- \CPU|Add7~13\ = CARRY((\CPU|BAL\(6) & !\CPU|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAL\(6),
	datad => VCC,
	cin => \CPU|Add7~11\,
	combout => \CPU|Add7~12_combout\,
	cout => \CPU|Add7~13\);

-- Location: LCCOMB_X14_Y8_N14
\CPU|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~14_combout\ = (\CPU|BAL\(7) & ((\CPU|Mux45~4_combout\ & (\CPU|Add8~13\ & VCC)) # (!\CPU|Mux45~4_combout\ & (!\CPU|Add8~13\)))) # (!\CPU|BAL\(7) & ((\CPU|Mux45~4_combout\ & (!\CPU|Add8~13\)) # (!\CPU|Mux45~4_combout\ & ((\CPU|Add8~13\) # 
-- (GND)))))
-- \CPU|Add8~15\ = CARRY((\CPU|BAL\(7) & (!\CPU|Mux45~4_combout\ & !\CPU|Add8~13\)) # (!\CPU|BAL\(7) & ((!\CPU|Add8~13\) # (!\CPU|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(7),
	datab => \CPU|Mux45~4_combout\,
	datad => VCC,
	cin => \CPU|Add8~13\,
	combout => \CPU|Add8~14_combout\,
	cout => \CPU|Add8~15\);

-- Location: LCCOMB_X10_Y8_N28
\CPU|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~14_combout\ = (\CPU|BAL\(7) & (!\CPU|Add7~13\)) # (!\CPU|BAL\(7) & ((\CPU|Add7~13\) # (GND)))
-- \CPU|Add7~15\ = CARRY((!\CPU|Add7~13\) # (!\CPU|BAL\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(7),
	datad => VCC,
	cin => \CPU|Add7~13\,
	combout => \CPU|Add7~14_combout\,
	cout => \CPU|Add7~15\);

-- Location: LCCOMB_X19_Y7_N6
\UART|txClockCount[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[3]~13_combout\ = (\UART|txClockCount\(3) & (!\UART|txClockCount[2]~12\)) # (!\UART|txClockCount\(3) & ((\UART|txClockCount[2]~12\) # (GND)))
-- \UART|txClockCount[3]~14\ = CARRY((!\UART|txClockCount[2]~12\) # (!\UART|txClockCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txClockCount\(3),
	datad => VCC,
	cin => \UART|txClockCount[2]~12\,
	combout => \UART|txClockCount[3]~13_combout\,
	cout => \UART|txClockCount[3]~14\);

-- Location: LCCOMB_X19_Y7_N8
\UART|txClockCount[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[4]~15_combout\ = (\UART|txClockCount\(4) & (\UART|txClockCount[3]~14\ $ (GND))) # (!\UART|txClockCount\(4) & (!\UART|txClockCount[3]~14\ & VCC))
-- \UART|txClockCount[4]~16\ = CARRY((\UART|txClockCount\(4) & !\UART|txClockCount[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|txClockCount\(4),
	datad => VCC,
	cin => \UART|txClockCount[3]~14\,
	combout => \UART|txClockCount[4]~15_combout\,
	cout => \UART|txClockCount[4]~16\);

-- Location: LCCOMB_X19_Y7_N10
\UART|txClockCount[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[5]~17_combout\ = \UART|txClockCount[4]~16\ $ (\UART|txClockCount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART|txClockCount\(5),
	cin => \UART|txClockCount[4]~16\,
	combout => \UART|txClockCount[5]~17_combout\);

-- Location: LCCOMB_X27_Y7_N6
\BaudRateGen|w_serialCount_d[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[6]~4_combout\ = (\BaudRateGen|w_serialCount\(6) & ((GND) # (!\BaudRateGen|w_serialCount_d[5]~3\))) # (!\BaudRateGen|w_serialCount\(6) & (\BaudRateGen|w_serialCount_d[5]~3\ $ (GND)))
-- \BaudRateGen|w_serialCount_d[6]~5\ = CARRY((\BaudRateGen|w_serialCount\(6)) # (!\BaudRateGen|w_serialCount_d[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|w_serialCount\(6),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[5]~3\,
	combout => \BaudRateGen|w_serialCount_d[6]~4_combout\,
	cout => \BaudRateGen|w_serialCount_d[6]~5\);

-- Location: LCCOMB_X27_Y7_N10
\BaudRateGen|w_serialCount_d[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[8]~8_combout\ = (\BaudRateGen|w_serialCount\(8) & ((GND) # (!\BaudRateGen|w_serialCount_d[7]~7\))) # (!\BaudRateGen|w_serialCount\(8) & (\BaudRateGen|w_serialCount_d[7]~7\ $ (GND)))
-- \BaudRateGen|w_serialCount_d[8]~9\ = CARRY((\BaudRateGen|w_serialCount\(8)) # (!\BaudRateGen|w_serialCount_d[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|w_serialCount\(8),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[7]~7\,
	combout => \BaudRateGen|w_serialCount_d[8]~8_combout\,
	cout => \BaudRateGen|w_serialCount_d[8]~9\);

-- Location: LCCOMB_X27_Y7_N12
\BaudRateGen|w_serialCount_d[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[9]~10_combout\ = (\BaudRateGen|w_serialCount\(9) & (!\BaudRateGen|w_serialCount_d[8]~9\)) # (!\BaudRateGen|w_serialCount\(9) & ((\BaudRateGen|w_serialCount_d[8]~9\) # (GND)))
-- \BaudRateGen|w_serialCount_d[9]~11\ = CARRY((!\BaudRateGen|w_serialCount_d[8]~9\) # (!\BaudRateGen|w_serialCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|w_serialCount\(9),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[8]~9\,
	combout => \BaudRateGen|w_serialCount_d[9]~10_combout\,
	cout => \BaudRateGen|w_serialCount_d[9]~11\);

-- Location: LCCOMB_X27_Y7_N16
\BaudRateGen|w_serialCount_d[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[11]~14_combout\ = (\BaudRateGen|w_serialCount\(11) & (\BaudRateGen|w_serialCount_d[10]~13\ & VCC)) # (!\BaudRateGen|w_serialCount\(11) & (!\BaudRateGen|w_serialCount_d[10]~13\))
-- \BaudRateGen|w_serialCount_d[11]~15\ = CARRY((!\BaudRateGen|w_serialCount\(11) & !\BaudRateGen|w_serialCount_d[10]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|w_serialCount\(11),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[10]~13\,
	combout => \BaudRateGen|w_serialCount_d[11]~14_combout\,
	cout => \BaudRateGen|w_serialCount_d[11]~15\);

-- Location: LCCOMB_X27_Y7_N20
\BaudRateGen|w_serialCount_d[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[13]~18_combout\ = (\BaudRateGen|w_serialCount\(13) & (!\BaudRateGen|w_serialCount_d[12]~17\)) # (!\BaudRateGen|w_serialCount\(13) & ((\BaudRateGen|w_serialCount_d[12]~17\) # (GND)))
-- \BaudRateGen|w_serialCount_d[13]~19\ = CARRY((!\BaudRateGen|w_serialCount_d[12]~17\) # (!\BaudRateGen|w_serialCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|w_serialCount\(13),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[12]~17\,
	combout => \BaudRateGen|w_serialCount_d[13]~18_combout\,
	cout => \BaudRateGen|w_serialCount_d[13]~19\);

-- Location: LCFF_X15_Y11_N11
\UART|rxClockCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[3]~12_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(3));

-- Location: LCFF_X15_Y11_N7
\UART|rxClockCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[1]~8_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(1));

-- Location: LCCOMB_X5_Y4_N2
\VDU|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~2_combout\ = (\VDU|charVert\(1) & ((\VDU|charVert\(3) & (\VDU|Add1~1\ & VCC)) # (!\VDU|charVert\(3) & (!\VDU|Add1~1\)))) # (!\VDU|charVert\(1) & ((\VDU|charVert\(3) & (!\VDU|Add1~1\)) # (!\VDU|charVert\(3) & ((\VDU|Add1~1\) # (GND)))))
-- \VDU|Add1~3\ = CARRY((\VDU|charVert\(1) & (!\VDU|charVert\(3) & !\VDU|Add1~1\)) # (!\VDU|charVert\(1) & ((!\VDU|Add1~1\) # (!\VDU|charVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charVert\(1),
	datab => \VDU|charVert\(3),
	datad => VCC,
	cin => \VDU|Add1~1\,
	combout => \VDU|Add1~2_combout\,
	cout => \VDU|Add1~3\);

-- Location: LCCOMB_X5_Y4_N4
\VDU|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~4_combout\ = ((\VDU|charVert\(2) $ (\VDU|charVert\(4) $ (!\VDU|Add1~3\)))) # (GND)
-- \VDU|Add1~5\ = CARRY((\VDU|charVert\(2) & ((\VDU|charVert\(4)) # (!\VDU|Add1~3\))) # (!\VDU|charVert\(2) & (\VDU|charVert\(4) & !\VDU|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charVert\(2),
	datab => \VDU|charVert\(4),
	datad => VCC,
	cin => \VDU|Add1~3\,
	combout => \VDU|Add1~4_combout\,
	cout => \VDU|Add1~5\);

-- Location: LCCOMB_X5_Y4_N6
\VDU|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~6_combout\ = (\VDU|charVert\(3) & (!\VDU|Add1~5\)) # (!\VDU|charVert\(3) & ((\VDU|Add1~5\) # (GND)))
-- \VDU|Add1~7\ = CARRY((!\VDU|Add1~5\) # (!\VDU|charVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(3),
	datad => VCC,
	cin => \VDU|Add1~5\,
	combout => \VDU|Add1~6_combout\,
	cout => \VDU|Add1~7\);

-- Location: LCFF_X4_Y3_N13
\VDU|startAddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[9]~18_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(9));

-- Location: LCCOMB_X4_Y3_N18
\VDU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~2_combout\ = (\VDU|startAddr\(5) & ((\VDU|charHoriz\(5) & (\VDU|Add0~1\ & VCC)) # (!\VDU|charHoriz\(5) & (!\VDU|Add0~1\)))) # (!\VDU|startAddr\(5) & ((\VDU|charHoriz\(5) & (!\VDU|Add0~1\)) # (!\VDU|charHoriz\(5) & ((\VDU|Add0~1\) # (GND)))))
-- \VDU|Add0~3\ = CARRY((\VDU|startAddr\(5) & (!\VDU|charHoriz\(5) & !\VDU|Add0~1\)) # (!\VDU|startAddr\(5) & ((!\VDU|Add0~1\) # (!\VDU|charHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(5),
	datab => \VDU|charHoriz\(5),
	datad => VCC,
	cin => \VDU|Add0~1\,
	combout => \VDU|Add0~2_combout\,
	cout => \VDU|Add0~3\);

-- Location: LCCOMB_X4_Y3_N20
\VDU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~4_combout\ = ((\VDU|startAddr\(6) $ (\VDU|charHoriz\(6) $ (!\VDU|Add0~3\)))) # (GND)
-- \VDU|Add0~5\ = CARRY((\VDU|startAddr\(6) & ((\VDU|charHoriz\(6)) # (!\VDU|Add0~3\))) # (!\VDU|startAddr\(6) & (\VDU|charHoriz\(6) & !\VDU|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(6),
	datab => \VDU|charHoriz\(6),
	datad => VCC,
	cin => \VDU|Add0~3\,
	combout => \VDU|Add0~4_combout\,
	cout => \VDU|Add0~5\);

-- Location: LCCOMB_X4_Y3_N26
\VDU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~10_combout\ = (\VDU|startAddr\(9) & (!\VDU|Add0~9\)) # (!\VDU|startAddr\(9) & ((\VDU|Add0~9\) # (GND)))
-- \VDU|Add0~11\ = CARRY((!\VDU|Add0~9\) # (!\VDU|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(9),
	datad => VCC,
	cin => \VDU|Add0~9\,
	combout => \VDU|Add0~10_combout\,
	cout => \VDU|Add0~11\);

-- Location: LCCOMB_X4_Y3_N28
\VDU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~12_combout\ = (\VDU|startAddr\(10) & (\VDU|Add0~11\ $ (GND))) # (!\VDU|startAddr\(10) & (!\VDU|Add0~11\ & VCC))
-- \VDU|Add0~13\ = CARRY((\VDU|startAddr\(10) & !\VDU|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(10),
	datad => VCC,
	cin => \VDU|Add0~11\,
	combout => \VDU|Add0~12_combout\,
	cout => \VDU|Add0~13\);

-- Location: LCCOMB_X4_Y3_N30
\VDU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~14_combout\ = \VDU|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add0~13\,
	combout => \VDU|Add0~14_combout\);

-- Location: LCCOMB_X3_Y4_N10
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\VDU|Add2~14_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)) # (!\VDU|Add2~14_combout\ & 
-- ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (GND)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (!\VDU|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add2~14_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X3_Y4_N12
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\VDU|Add2~16_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ $ (GND))) # (!\VDU|Add2~16_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & VCC))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\VDU|Add2~16_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~16_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X2_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\,
	datad => VCC,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X2_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ & 
-- !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X2_Y4_N26
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X6_Y4_N12
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X7_Y4_N12
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (((\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datad => VCC,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X8_Y3_N6
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\);

-- Location: LCCOMB_X6_Y3_N2
\VDU|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~2_combout\ = (\VDU|cursorVert\(1) & ((\VDU|cursorVert\(3) & (\VDU|Add4~1\ & VCC)) # (!\VDU|cursorVert\(3) & (!\VDU|Add4~1\)))) # (!\VDU|cursorVert\(1) & ((\VDU|cursorVert\(3) & (!\VDU|Add4~1\)) # (!\VDU|cursorVert\(3) & ((\VDU|Add4~1\) # 
-- (GND)))))
-- \VDU|Add4~3\ = CARRY((\VDU|cursorVert\(1) & (!\VDU|cursorVert\(3) & !\VDU|Add4~1\)) # (!\VDU|cursorVert\(1) & ((!\VDU|Add4~1\) # (!\VDU|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|cursorVert\(3),
	datad => VCC,
	cin => \VDU|Add4~1\,
	combout => \VDU|Add4~2_combout\,
	cout => \VDU|Add4~3\);

-- Location: LCCOMB_X6_Y3_N4
\VDU|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~4_combout\ = ((\VDU|cursorVert\(4) $ (\VDU|cursorVert\(2) $ (!\VDU|Add4~3\)))) # (GND)
-- \VDU|Add4~5\ = CARRY((\VDU|cursorVert\(4) & ((\VDU|cursorVert\(2)) # (!\VDU|Add4~3\))) # (!\VDU|cursorVert\(4) & (\VDU|cursorVert\(2) & !\VDU|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datab => \VDU|cursorVert\(2),
	datad => VCC,
	cin => \VDU|Add4~3\,
	combout => \VDU|Add4~4_combout\,
	cout => \VDU|Add4~5\);

-- Location: LCCOMB_X6_Y3_N6
\VDU|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~6_combout\ = (\VDU|cursorVert\(3) & (!\VDU|Add4~5\)) # (!\VDU|cursorVert\(3) & ((\VDU|Add4~5\) # (GND)))
-- \VDU|Add4~7\ = CARRY((!\VDU|Add4~5\) # (!\VDU|cursorVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(3),
	datad => VCC,
	cin => \VDU|Add4~5\,
	combout => \VDU|Add4~6_combout\,
	cout => \VDU|Add4~7\);

-- Location: LCCOMB_X6_Y3_N8
\VDU|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~8_combout\ = (\VDU|cursorVert\(4) & (\VDU|Add4~7\ $ (GND))) # (!\VDU|cursorVert\(4) & (!\VDU|Add4~7\ & VCC))
-- \VDU|Add4~9\ = CARRY((\VDU|cursorVert\(4) & !\VDU|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datad => VCC,
	cin => \VDU|Add4~7\,
	combout => \VDU|Add4~8_combout\,
	cout => \VDU|Add4~9\);

-- Location: LCCOMB_X6_Y3_N10
\VDU|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~10_combout\ = \VDU|Add4~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add4~9\,
	combout => \VDU|Add4~10_combout\);

-- Location: LCCOMB_X5_Y3_N10
\VDU|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~0_combout\ = (\VDU|startAddr\(4) & (\VDU|cursorHoriz\(4) $ (VCC))) # (!\VDU|startAddr\(4) & (\VDU|cursorHoriz\(4) & VCC))
-- \VDU|Add3~1\ = CARRY((\VDU|startAddr\(4) & \VDU|cursorHoriz\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(4),
	datab => \VDU|cursorHoriz\(4),
	datad => VCC,
	combout => \VDU|Add3~0_combout\,
	cout => \VDU|Add3~1\);

-- Location: LCCOMB_X5_Y3_N12
\VDU|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~2_combout\ = (\VDU|cursorHoriz\(5) & ((\VDU|startAddr\(5) & (\VDU|Add3~1\ & VCC)) # (!\VDU|startAddr\(5) & (!\VDU|Add3~1\)))) # (!\VDU|cursorHoriz\(5) & ((\VDU|startAddr\(5) & (!\VDU|Add3~1\)) # (!\VDU|startAddr\(5) & ((\VDU|Add3~1\) # (GND)))))
-- \VDU|Add3~3\ = CARRY((\VDU|cursorHoriz\(5) & (!\VDU|startAddr\(5) & !\VDU|Add3~1\)) # (!\VDU|cursorHoriz\(5) & ((!\VDU|Add3~1\) # (!\VDU|startAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(5),
	datab => \VDU|startAddr\(5),
	datad => VCC,
	cin => \VDU|Add3~1\,
	combout => \VDU|Add3~2_combout\,
	cout => \VDU|Add3~3\);

-- Location: LCCOMB_X5_Y3_N14
\VDU|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~4_combout\ = ((\VDU|cursorHoriz\(6) $ (\VDU|startAddr\(6) $ (!\VDU|Add3~3\)))) # (GND)
-- \VDU|Add3~5\ = CARRY((\VDU|cursorHoriz\(6) & ((\VDU|startAddr\(6)) # (!\VDU|Add3~3\))) # (!\VDU|cursorHoriz\(6) & (\VDU|startAddr\(6) & !\VDU|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(6),
	datab => \VDU|startAddr\(6),
	datad => VCC,
	cin => \VDU|Add3~3\,
	combout => \VDU|Add3~4_combout\,
	cout => \VDU|Add3~5\);

-- Location: LCCOMB_X5_Y3_N20
\VDU|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~10_combout\ = (\VDU|startAddr\(9) & (!\VDU|Add3~9\)) # (!\VDU|startAddr\(9) & ((\VDU|Add3~9\) # (GND)))
-- \VDU|Add3~11\ = CARRY((!\VDU|Add3~9\) # (!\VDU|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(9),
	datad => VCC,
	cin => \VDU|Add3~9\,
	combout => \VDU|Add3~10_combout\,
	cout => \VDU|Add3~11\);

-- Location: LCCOMB_X5_Y11_N16
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\VDU|Add5~6_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & VCC)) # (!\VDU|Add5~6_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\VDU|Add5~6_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~6_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X5_Y11_N20
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\VDU|Add5~10_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # (!\VDU|Add5~10_combout\ & 
-- ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (!\VDU|Add5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~10_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X6_Y11_N8
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ & 
-- !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X6_Y11_N10
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X6_Y11_N12
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & (((!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & !\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X6_Y11_N14
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X6_Y11_N16
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ & (((!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\) # (GND)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY(((!\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ & !\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X6_Y11_N18
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X8_Y8_N2
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (((\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datad => VCC,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: M4K_X11_Y3
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y7
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCFF_X18_Y1_N11
\VDU|horizCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[4]~20_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(4));

-- Location: LCCOMB_X9_Y4_N10
\VDU|Add50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add50~0_combout\ = (\VDU|cursorVertRestore\(1) & (\VDU|cursorVertRestore\(0) $ (VCC))) # (!\VDU|cursorVertRestore\(1) & (\VDU|cursorVertRestore\(0) & VCC))
-- \VDU|Add50~1\ = CARRY((\VDU|cursorVertRestore\(1) & \VDU|cursorVertRestore\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVertRestore\(1),
	datab => \VDU|cursorVertRestore\(0),
	datad => VCC,
	combout => \VDU|Add50~0_combout\,
	cout => \VDU|Add50~1\);

-- Location: LCCOMB_X10_Y2_N14
\VDU|Add47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add47~0_combout\ = \VDU|param1\(0) $ (VCC)
-- \VDU|Add47~1\ = CARRY(\VDU|param1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add47~0_combout\,
	cout => \VDU|Add47~1\);

-- Location: LCCOMB_X10_Y4_N10
\VDU|Add42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~2_combout\ = (\VDU|cursorVert\(1) & ((\VDU|param1\(1) & (\VDU|Add42~1\ & VCC)) # (!\VDU|param1\(1) & (!\VDU|Add42~1\)))) # (!\VDU|cursorVert\(1) & ((\VDU|param1\(1) & (!\VDU|Add42~1\)) # (!\VDU|param1\(1) & ((\VDU|Add42~1\) # (GND)))))
-- \VDU|Add42~3\ = CARRY((\VDU|cursorVert\(1) & (!\VDU|param1\(1) & !\VDU|Add42~1\)) # (!\VDU|cursorVert\(1) & ((!\VDU|Add42~1\) # (!\VDU|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|param1\(1),
	datad => VCC,
	cin => \VDU|Add42~1\,
	combout => \VDU|Add42~2_combout\,
	cout => \VDU|Add42~3\);

-- Location: LCCOMB_X10_Y4_N12
\VDU|Add42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~4_combout\ = ((\VDU|param1\(2) $ (\VDU|cursorVert\(2) $ (!\VDU|Add42~3\)))) # (GND)
-- \VDU|Add42~5\ = CARRY((\VDU|param1\(2) & ((\VDU|cursorVert\(2)) # (!\VDU|Add42~3\))) # (!\VDU|param1\(2) & (\VDU|cursorVert\(2) & !\VDU|Add42~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|cursorVert\(2),
	datad => VCC,
	cin => \VDU|Add42~3\,
	combout => \VDU|Add42~4_combout\,
	cout => \VDU|Add42~5\);

-- Location: LCCOMB_X10_Y4_N20
\VDU|Add42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~12_combout\ = (\VDU|param1\(6) & (\VDU|Add42~11\ $ (GND))) # (!\VDU|param1\(6) & (!\VDU|Add42~11\ & VCC))
-- \VDU|Add42~13\ = CARRY((\VDU|param1\(6) & !\VDU|Add42~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(6),
	datad => VCC,
	cin => \VDU|Add42~11\,
	combout => \VDU|Add42~12_combout\,
	cout => \VDU|Add42~13\);

-- Location: LCCOMB_X12_Y5_N22
\VDU|Add40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add40~2_combout\ = (\VDU|cursorVert\(1) & ((\VDU|param1\(1) & (!\VDU|Add40~1\)) # (!\VDU|param1\(1) & (\VDU|Add40~1\ & VCC)))) # (!\VDU|cursorVert\(1) & ((\VDU|param1\(1) & ((\VDU|Add40~1\) # (GND))) # (!\VDU|param1\(1) & (!\VDU|Add40~1\))))
-- \VDU|Add40~3\ = CARRY((\VDU|cursorVert\(1) & (\VDU|param1\(1) & !\VDU|Add40~1\)) # (!\VDU|cursorVert\(1) & ((\VDU|param1\(1)) # (!\VDU|Add40~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|param1\(1),
	datad => VCC,
	cin => \VDU|Add40~1\,
	combout => \VDU|Add40~2_combout\,
	cout => \VDU|Add40~3\);

-- Location: LCCOMB_X10_Y2_N16
\VDU|Add47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add47~2_combout\ = (\VDU|param1\(1) & (\VDU|Add47~1\ & VCC)) # (!\VDU|param1\(1) & (!\VDU|Add47~1\))
-- \VDU|Add47~3\ = CARRY((!\VDU|param1\(1) & !\VDU|Add47~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datad => VCC,
	cin => \VDU|Add47~1\,
	combout => \VDU|Add47~2_combout\,
	cout => \VDU|Add47~3\);

-- Location: LCCOMB_X12_Y5_N24
\VDU|Add40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add40~4_combout\ = ((\VDU|cursorVert\(2) $ (\VDU|param1\(2) $ (\VDU|Add40~3\)))) # (GND)
-- \VDU|Add40~5\ = CARRY((\VDU|cursorVert\(2) & ((!\VDU|Add40~3\) # (!\VDU|param1\(2)))) # (!\VDU|cursorVert\(2) & (!\VDU|param1\(2) & !\VDU|Add40~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|param1\(2),
	datad => VCC,
	cin => \VDU|Add40~3\,
	combout => \VDU|Add40~4_combout\,
	cout => \VDU|Add40~5\);

-- Location: LCCOMB_X10_Y2_N18
\VDU|Add47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add47~4_combout\ = (\VDU|param1\(2) & ((GND) # (!\VDU|Add47~3\))) # (!\VDU|param1\(2) & (\VDU|Add47~3\ $ (GND)))
-- \VDU|Add47~5\ = CARRY((\VDU|param1\(2)) # (!\VDU|Add47~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1\(2),
	datad => VCC,
	cin => \VDU|Add47~3\,
	combout => \VDU|Add47~4_combout\,
	cout => \VDU|Add47~5\);

-- Location: LCCOMB_X12_Y5_N26
\VDU|Add40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add40~6_combout\ = (\VDU|param1\(3) & ((\VDU|cursorVert\(3) & (!\VDU|Add40~5\)) # (!\VDU|cursorVert\(3) & ((\VDU|Add40~5\) # (GND))))) # (!\VDU|param1\(3) & ((\VDU|cursorVert\(3) & (\VDU|Add40~5\ & VCC)) # (!\VDU|cursorVert\(3) & (!\VDU|Add40~5\))))
-- \VDU|Add40~7\ = CARRY((\VDU|param1\(3) & ((!\VDU|Add40~5\) # (!\VDU|cursorVert\(3)))) # (!\VDU|param1\(3) & (!\VDU|cursorVert\(3) & !\VDU|Add40~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datab => \VDU|cursorVert\(3),
	datad => VCC,
	cin => \VDU|Add40~5\,
	combout => \VDU|Add40~6_combout\,
	cout => \VDU|Add40~7\);

-- Location: LCCOMB_X10_Y2_N20
\VDU|Add47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add47~6_combout\ = (\VDU|param1\(3) & (\VDU|Add47~5\ & VCC)) # (!\VDU|param1\(3) & (!\VDU|Add47~5\))
-- \VDU|Add47~7\ = CARRY((!\VDU|param1\(3) & !\VDU|Add47~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1\(3),
	datad => VCC,
	cin => \VDU|Add47~5\,
	combout => \VDU|Add47~6_combout\,
	cout => \VDU|Add47~7\);

-- Location: LCCOMB_X12_Y5_N28
\VDU|Add40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add40~8_combout\ = \VDU|cursorVert\(4) $ (\VDU|Add40~7\ $ (\VDU|param1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datad => \VDU|param1\(4),
	cin => \VDU|Add40~7\,
	combout => \VDU|Add40~8_combout\);

-- Location: LCCOMB_X10_Y2_N22
\VDU|Add47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add47~8_combout\ = \VDU|Add47~7\ $ (\VDU|param1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|param1\(4),
	cin => \VDU|Add47~7\,
	combout => \VDU|Add47~8_combout\);

-- Location: LCCOMB_X4_Y6_N4
\VDU|Add46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~0_combout\ = (\VDU|cursorHoriz\(0) & ((GND) # (!\VDU|param1\(0)))) # (!\VDU|cursorHoriz\(0) & (\VDU|param1\(0) $ (GND)))
-- \VDU|Add46~1\ = CARRY((\VDU|cursorHoriz\(0)) # (!\VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(0),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add46~0_combout\,
	cout => \VDU|Add46~1\);

-- Location: LCCOMB_X7_Y6_N6
\VDU|Add44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~0_combout\ = (\VDU|cursorHoriz\(0) & (\VDU|param1\(0) $ (VCC))) # (!\VDU|cursorHoriz\(0) & (\VDU|param1\(0) & VCC))
-- \VDU|Add44~1\ = CARRY((\VDU|cursorHoriz\(0) & \VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(0),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add44~0_combout\,
	cout => \VDU|Add44~1\);

-- Location: LCCOMB_X7_Y6_N18
\VDU|Add44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~12_combout\ = ((\VDU|cursorHoriz\(6) $ (\VDU|param1\(6) $ (!\VDU|Add44~11\)))) # (GND)
-- \VDU|Add44~13\ = CARRY((\VDU|cursorHoriz\(6) & ((\VDU|param1\(6)) # (!\VDU|Add44~11\))) # (!\VDU|cursorHoriz\(6) & (\VDU|param1\(6) & !\VDU|Add44~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(6),
	datab => \VDU|param1\(6),
	datad => VCC,
	cin => \VDU|Add44~11\,
	combout => \VDU|Add44~12_combout\,
	cout => \VDU|Add44~13\);

-- Location: LCCOMB_X7_Y6_N20
\VDU|Add44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~14_combout\ = \VDU|Add44~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add44~13\,
	combout => \VDU|Add44~14_combout\);

-- Location: LCCOMB_X4_Y6_N18
\VDU|LessThan46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~1_cout\ = CARRY((\VDU|cursorHoriz\(0) & !\VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(0),
	datab => \VDU|param1\(0),
	datad => VCC,
	cout => \VDU|LessThan46~1_cout\);

-- Location: LCCOMB_X4_Y6_N20
\VDU|LessThan46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~3_cout\ = CARRY((\VDU|param1\(1) & ((!\VDU|LessThan46~1_cout\) # (!\VDU|cursorHoriz\(1)))) # (!\VDU|param1\(1) & (!\VDU|cursorHoriz\(1) & !\VDU|LessThan46~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|cursorHoriz\(1),
	datad => VCC,
	cin => \VDU|LessThan46~1_cout\,
	cout => \VDU|LessThan46~3_cout\);

-- Location: LCCOMB_X4_Y6_N22
\VDU|LessThan46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~5_cout\ = CARRY((\VDU|cursorHoriz\(2) & ((!\VDU|LessThan46~3_cout\) # (!\VDU|param1\(2)))) # (!\VDU|cursorHoriz\(2) & (!\VDU|param1\(2) & !\VDU|LessThan46~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datab => \VDU|param1\(2),
	datad => VCC,
	cin => \VDU|LessThan46~3_cout\,
	cout => \VDU|LessThan46~5_cout\);

-- Location: LCCOMB_X4_Y6_N24
\VDU|LessThan46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~7_cout\ = CARRY((\VDU|cursorHoriz\(3) & (\VDU|param1\(3) & !\VDU|LessThan46~5_cout\)) # (!\VDU|cursorHoriz\(3) & ((\VDU|param1\(3)) # (!\VDU|LessThan46~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datab => \VDU|param1\(3),
	datad => VCC,
	cin => \VDU|LessThan46~5_cout\,
	cout => \VDU|LessThan46~7_cout\);

-- Location: LCCOMB_X4_Y6_N26
\VDU|LessThan46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~9_cout\ = CARRY((\VDU|param1\(4) & (\VDU|cursorHoriz\(4) & !\VDU|LessThan46~7_cout\)) # (!\VDU|param1\(4) & ((\VDU|cursorHoriz\(4)) # (!\VDU|LessThan46~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(4),
	datab => \VDU|cursorHoriz\(4),
	datad => VCC,
	cin => \VDU|LessThan46~7_cout\,
	cout => \VDU|LessThan46~9_cout\);

-- Location: LCCOMB_X4_Y6_N28
\VDU|LessThan46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~11_cout\ = CARRY((\VDU|param1\(5) & ((!\VDU|LessThan46~9_cout\) # (!\VDU|cursorHoriz\(5)))) # (!\VDU|param1\(5) & (!\VDU|cursorHoriz\(5) & !\VDU|LessThan46~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(5),
	datab => \VDU|cursorHoriz\(5),
	datad => VCC,
	cin => \VDU|LessThan46~9_cout\,
	cout => \VDU|LessThan46~11_cout\);

-- Location: LCCOMB_X4_Y6_N30
\VDU|LessThan46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan46~12_combout\ = (\VDU|cursorHoriz\(6) & ((!\VDU|param1\(6)) # (!\VDU|LessThan46~11_cout\))) # (!\VDU|cursorHoriz\(6) & (!\VDU|LessThan46~11_cout\ & !\VDU|param1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(6),
	datad => \VDU|param1\(6),
	cin => \VDU|LessThan46~11_cout\,
	combout => \VDU|LessThan46~12_combout\);

-- Location: LCCOMB_X5_Y5_N10
\VDU|Add45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~2_combout\ = (\VDU|cursorHoriz\(1) & (\VDU|Add45~1\ & VCC)) # (!\VDU|cursorHoriz\(1) & (!\VDU|Add45~1\))
-- \VDU|Add45~3\ = CARRY((!\VDU|cursorHoriz\(1) & !\VDU|Add45~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(1),
	datad => VCC,
	cin => \VDU|Add45~1\,
	combout => \VDU|Add45~2_combout\,
	cout => \VDU|Add45~3\);

-- Location: LCCOMB_X7_Y10_N12
\VDU|Add48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~2_combout\ = (\VDU|param2\(1) & (\VDU|Add48~1\ & VCC)) # (!\VDU|param2\(1) & (!\VDU|Add48~1\))
-- \VDU|Add48~3\ = CARRY((!\VDU|param2\(1) & !\VDU|Add48~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2\(1),
	datad => VCC,
	cin => \VDU|Add48~1\,
	combout => \VDU|Add48~2_combout\,
	cout => \VDU|Add48~3\);

-- Location: LCCOMB_X4_Y5_N10
\VDU|Add43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~4_combout\ = (\VDU|cursorHoriz\(2) & (\VDU|Add43~3\ $ (GND))) # (!\VDU|cursorHoriz\(2) & (!\VDU|Add43~3\ & VCC))
-- \VDU|Add43~5\ = CARRY((\VDU|cursorHoriz\(2) & !\VDU|Add43~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datad => VCC,
	cin => \VDU|Add43~3\,
	combout => \VDU|Add43~4_combout\,
	cout => \VDU|Add43~5\);

-- Location: LCCOMB_X5_Y5_N12
\VDU|Add45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~4_combout\ = (\VDU|cursorHoriz\(2) & ((GND) # (!\VDU|Add45~3\))) # (!\VDU|cursorHoriz\(2) & (\VDU|Add45~3\ $ (GND)))
-- \VDU|Add45~5\ = CARRY((\VDU|cursorHoriz\(2)) # (!\VDU|Add45~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datad => VCC,
	cin => \VDU|Add45~3\,
	combout => \VDU|Add45~4_combout\,
	cout => \VDU|Add45~5\);

-- Location: LCCOMB_X7_Y10_N14
\VDU|Add48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~4_combout\ = (\VDU|param2\(2) & ((GND) # (!\VDU|Add48~3\))) # (!\VDU|param2\(2) & (\VDU|Add48~3\ $ (GND)))
-- \VDU|Add48~5\ = CARRY((\VDU|param2\(2)) # (!\VDU|Add48~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(2),
	datad => VCC,
	cin => \VDU|Add48~3\,
	combout => \VDU|Add48~4_combout\,
	cout => \VDU|Add48~5\);

-- Location: LCCOMB_X4_Y5_N12
\VDU|Add43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~6_combout\ = (\VDU|cursorHoriz\(3) & (!\VDU|Add43~5\)) # (!\VDU|cursorHoriz\(3) & ((\VDU|Add43~5\) # (GND)))
-- \VDU|Add43~7\ = CARRY((!\VDU|Add43~5\) # (!\VDU|cursorHoriz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datad => VCC,
	cin => \VDU|Add43~5\,
	combout => \VDU|Add43~6_combout\,
	cout => \VDU|Add43~7\);

-- Location: LCCOMB_X4_Y5_N14
\VDU|Add43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~8_combout\ = (\VDU|cursorHoriz\(4) & (\VDU|Add43~7\ $ (GND))) # (!\VDU|cursorHoriz\(4) & (!\VDU|Add43~7\ & VCC))
-- \VDU|Add43~9\ = CARRY((\VDU|cursorHoriz\(4) & !\VDU|Add43~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(4),
	datad => VCC,
	cin => \VDU|Add43~7\,
	combout => \VDU|Add43~8_combout\,
	cout => \VDU|Add43~9\);

-- Location: LCCOMB_X5_Y5_N16
\VDU|Add45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~8_combout\ = (\VDU|cursorHoriz\(4) & ((GND) # (!\VDU|Add45~7\))) # (!\VDU|cursorHoriz\(4) & (\VDU|Add45~7\ $ (GND)))
-- \VDU|Add45~9\ = CARRY((\VDU|cursorHoriz\(4)) # (!\VDU|Add45~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(4),
	datad => VCC,
	cin => \VDU|Add45~7\,
	combout => \VDU|Add45~8_combout\,
	cout => \VDU|Add45~9\);

-- Location: LCCOMB_X4_Y6_N12
\VDU|Add46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~8_combout\ = ((\VDU|param1\(4) $ (\VDU|cursorHoriz\(4) $ (\VDU|Add46~7\)))) # (GND)
-- \VDU|Add46~9\ = CARRY((\VDU|param1\(4) & (\VDU|cursorHoriz\(4) & !\VDU|Add46~7\)) # (!\VDU|param1\(4) & ((\VDU|cursorHoriz\(4)) # (!\VDU|Add46~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(4),
	datab => \VDU|cursorHoriz\(4),
	datad => VCC,
	cin => \VDU|Add46~7\,
	combout => \VDU|Add46~8_combout\,
	cout => \VDU|Add46~9\);

-- Location: LCCOMB_X4_Y5_N16
\VDU|Add43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~10_combout\ = (\VDU|cursorHoriz\(5) & (!\VDU|Add43~9\)) # (!\VDU|cursorHoriz\(5) & ((\VDU|Add43~9\) # (GND)))
-- \VDU|Add43~11\ = CARRY((!\VDU|Add43~9\) # (!\VDU|cursorHoriz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(5),
	datad => VCC,
	cin => \VDU|Add43~9\,
	combout => \VDU|Add43~10_combout\,
	cout => \VDU|Add43~11\);

-- Location: LCCOMB_X5_Y5_N18
\VDU|Add45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~10_combout\ = (\VDU|cursorHoriz\(5) & (\VDU|Add45~9\ & VCC)) # (!\VDU|cursorHoriz\(5) & (!\VDU|Add45~9\))
-- \VDU|Add45~11\ = CARRY((!\VDU|cursorHoriz\(5) & !\VDU|Add45~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(5),
	datad => VCC,
	cin => \VDU|Add45~9\,
	combout => \VDU|Add45~10_combout\,
	cout => \VDU|Add45~11\);

-- Location: LCCOMB_X7_Y10_N20
\VDU|Add48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~10_combout\ = (\VDU|param2\(5) & (\VDU|Add48~9\ & VCC)) # (!\VDU|param2\(5) & (!\VDU|Add48~9\))
-- \VDU|Add48~11\ = CARRY((!\VDU|param2\(5) & !\VDU|Add48~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2\(5),
	datad => VCC,
	cin => \VDU|Add48~9\,
	combout => \VDU|Add48~10_combout\,
	cout => \VDU|Add48~11\);

-- Location: LCCOMB_X4_Y6_N14
\VDU|Add46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~10_combout\ = (\VDU|param1\(5) & ((\VDU|cursorHoriz\(5) & (!\VDU|Add46~9\)) # (!\VDU|cursorHoriz\(5) & ((\VDU|Add46~9\) # (GND))))) # (!\VDU|param1\(5) & ((\VDU|cursorHoriz\(5) & (\VDU|Add46~9\ & VCC)) # (!\VDU|cursorHoriz\(5) & 
-- (!\VDU|Add46~9\))))
-- \VDU|Add46~11\ = CARRY((\VDU|param1\(5) & ((!\VDU|Add46~9\) # (!\VDU|cursorHoriz\(5)))) # (!\VDU|param1\(5) & (!\VDU|cursorHoriz\(5) & !\VDU|Add46~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(5),
	datab => \VDU|cursorHoriz\(5),
	datad => VCC,
	cin => \VDU|Add46~9\,
	combout => \VDU|Add46~10_combout\,
	cout => \VDU|Add46~11\);

-- Location: LCCOMB_X4_Y5_N18
\VDU|Add43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~12_combout\ = \VDU|Add43~11\ $ (!\VDU|cursorHoriz\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|cursorHoriz\(6),
	cin => \VDU|Add43~11\,
	combout => \VDU|Add43~12_combout\);

-- Location: LCCOMB_X5_Y5_N20
\VDU|Add45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~12_combout\ = \VDU|cursorHoriz\(6) $ (\VDU|Add45~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(6),
	cin => \VDU|Add45~11\,
	combout => \VDU|Add45~12_combout\);

-- Location: LCCOMB_X4_Y6_N16
\VDU|Add46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~12_combout\ = \VDU|cursorHoriz\(6) $ (\VDU|Add46~11\ $ (\VDU|param1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(6),
	datad => \VDU|param1\(6),
	cin => \VDU|Add46~11\,
	combout => \VDU|Add46~12_combout\);

-- Location: LCFF_X2_Y6_N21
\VDU|cursBlinkCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[7]~40_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(7));

-- Location: LCFF_X2_Y5_N17
\VDU|cursBlinkCount[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[21]~68_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(21));

-- Location: LCCOMB_X18_Y1_N10
\VDU|horizCount[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[4]~20_combout\ = (\VDU|horizCount\(4) & (\VDU|horizCount[3]~19\ $ (GND))) # (!\VDU|horizCount\(4) & (!\VDU|horizCount[3]~19\ & VCC))
-- \VDU|horizCount[4]~21\ = CARRY((\VDU|horizCount\(4) & !\VDU|horizCount[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(4),
	datad => VCC,
	cin => \VDU|horizCount[3]~19\,
	combout => \VDU|horizCount[4]~20_combout\,
	cout => \VDU|horizCount[4]~21\);

-- Location: LCCOMB_X15_Y1_N10
\VDU|vertLineCount[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[1]~12_combout\ = (\VDU|vertLineCount\(1) & (!\VDU|vertLineCount[0]~11\)) # (!\VDU|vertLineCount\(1) & ((\VDU|vertLineCount[0]~11\) # (GND)))
-- \VDU|vertLineCount[1]~13\ = CARRY((!\VDU|vertLineCount[0]~11\) # (!\VDU|vertLineCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(1),
	datad => VCC,
	cin => \VDU|vertLineCount[0]~11\,
	combout => \VDU|vertLineCount[1]~12_combout\,
	cout => \VDU|vertLineCount[1]~13\);

-- Location: LCCOMB_X14_Y8_N16
\CPU|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~16_combout\ = !\CPU|Add8~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CPU|Add8~15\,
	combout => \CPU|Add8~16_combout\);

-- Location: LCCOMB_X10_Y8_N30
\CPU|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~16_combout\ = \CPU|Add7~15\ $ (!\CPU|BAL\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAL\(8),
	cin => \CPU|Add7~15\,
	combout => \CPU|Add7~16_combout\);

-- Location: LCCOMB_X25_Y7_N6
\CPU|alu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add1~6_combout\ = (\CPU|BusB\(6) & ((\CPU|BusA_r\(6) & (\CPU|alu|Add1~5\ & VCC)) # (!\CPU|BusA_r\(6) & (!\CPU|alu|Add1~5\)))) # (!\CPU|BusB\(6) & ((\CPU|BusA_r\(6) & (!\CPU|alu|Add1~5\)) # (!\CPU|BusA_r\(6) & ((\CPU|alu|Add1~5\) # (GND)))))
-- \CPU|alu|Add1~7\ = CARRY((\CPU|BusB\(6) & (!\CPU|BusA_r\(6) & !\CPU|alu|Add1~5\)) # (!\CPU|BusB\(6) & ((!\CPU|alu|Add1~5\) # (!\CPU|BusA_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(6),
	datab => \CPU|BusA_r\(6),
	datad => VCC,
	cin => \CPU|alu|Add1~5\,
	combout => \CPU|alu|Add1~6_combout\,
	cout => \CPU|alu|Add1~7\);

-- Location: LCCOMB_X15_Y11_N6
\UART|rxClockCount[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[1]~8_combout\ = (\UART|rxClockCount\(1) & (!\UART|rxClockCount[0]~7\)) # (!\UART|rxClockCount\(1) & ((\UART|rxClockCount[0]~7\) # (GND)))
-- \UART|rxClockCount[1]~9\ = CARRY((!\UART|rxClockCount[0]~7\) # (!\UART|rxClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(1),
	datad => VCC,
	cin => \UART|rxClockCount[0]~7\,
	combout => \UART|rxClockCount[1]~8_combout\,
	cout => \UART|rxClockCount[1]~9\);

-- Location: LCCOMB_X15_Y11_N10
\UART|rxClockCount[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[3]~12_combout\ = (\UART|rxClockCount\(3) & (!\UART|rxClockCount[2]~11\)) # (!\UART|rxClockCount\(3) & ((\UART|rxClockCount[2]~11\) # (GND)))
-- \UART|rxClockCount[3]~13\ = CARRY((!\UART|rxClockCount[2]~11\) # (!\UART|rxClockCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(3),
	datad => VCC,
	cin => \UART|rxClockCount[2]~11\,
	combout => \UART|rxClockCount[3]~12_combout\,
	cout => \UART|rxClockCount[3]~13\);

-- Location: LCCOMB_X4_Y3_N12
\VDU|startAddr[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[9]~18_combout\ = (\VDU|startAddr\(9) & (!\VDU|startAddr[8]~17\)) # (!\VDU|startAddr\(9) & ((\VDU|startAddr[8]~17\) # (GND)))
-- \VDU|startAddr[9]~19\ = CARRY((!\VDU|startAddr[8]~17\) # (!\VDU|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(9),
	datad => VCC,
	cin => \VDU|startAddr[8]~17\,
	combout => \VDU|startAddr[9]~18_combout\,
	cout => \VDU|startAddr[9]~19\);

-- Location: LCCOMB_X7_Y9_N24
\VDU|Add26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add26~0_combout\ = (\VDU|param1\(2) & (\VDU|param1\(0) $ (VCC))) # (!\VDU|param1\(2) & (\VDU|param1\(0) & VCC))
-- \VDU|Add26~1\ = CARRY((\VDU|param1\(2) & \VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add26~0_combout\,
	cout => \VDU|Add26~1\);

-- Location: LCCOMB_X9_Y9_N24
\VDU|Add29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add29~0_combout\ = (\VDU|param2\(2) & (\VDU|param2\(0) $ (VCC))) # (!\VDU|param2\(2) & (\VDU|param2\(0) & VCC))
-- \VDU|Add29~1\ = CARRY((\VDU|param2\(2) & \VDU|param2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(2),
	datab => \VDU|param2\(0),
	datad => VCC,
	combout => \VDU|Add29~0_combout\,
	cout => \VDU|Add29~1\);

-- Location: LCFF_X2_Y6_N17
\VDU|cursBlinkCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[5]~36_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(5));

-- Location: LCFF_X2_Y6_N11
\VDU|cursBlinkCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[2]~30_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(2));

-- Location: LCCOMB_X2_Y6_N10
\VDU|cursBlinkCount[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[2]~30_combout\ = (\VDU|cursBlinkCount\(2) & (\VDU|cursBlinkCount[1]~29\ $ (GND))) # (!\VDU|cursBlinkCount\(2) & (!\VDU|cursBlinkCount[1]~29\ & VCC))
-- \VDU|cursBlinkCount[2]~31\ = CARRY((\VDU|cursBlinkCount\(2) & !\VDU|cursBlinkCount[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(2),
	datad => VCC,
	cin => \VDU|cursBlinkCount[1]~29\,
	combout => \VDU|cursBlinkCount[2]~30_combout\,
	cout => \VDU|cursBlinkCount[2]~31\);

-- Location: LCCOMB_X2_Y6_N16
\VDU|cursBlinkCount[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[5]~36_combout\ = (\VDU|cursBlinkCount\(5) & (!\VDU|cursBlinkCount[4]~35\)) # (!\VDU|cursBlinkCount\(5) & ((\VDU|cursBlinkCount[4]~35\) # (GND)))
-- \VDU|cursBlinkCount[5]~37\ = CARRY((!\VDU|cursBlinkCount[4]~35\) # (!\VDU|cursBlinkCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(5),
	datad => VCC,
	cin => \VDU|cursBlinkCount[4]~35\,
	combout => \VDU|cursBlinkCount[5]~36_combout\,
	cout => \VDU|cursBlinkCount[5]~37\);

-- Location: LCCOMB_X2_Y6_N20
\VDU|cursBlinkCount[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[7]~40_combout\ = (\VDU|cursBlinkCount\(7) & (!\VDU|cursBlinkCount[6]~39\)) # (!\VDU|cursBlinkCount\(7) & ((\VDU|cursBlinkCount[6]~39\) # (GND)))
-- \VDU|cursBlinkCount[7]~41\ = CARRY((!\VDU|cursBlinkCount[6]~39\) # (!\VDU|cursBlinkCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(7),
	datad => VCC,
	cin => \VDU|cursBlinkCount[6]~39\,
	combout => \VDU|cursBlinkCount[7]~40_combout\,
	cout => \VDU|cursBlinkCount[7]~41\);

-- Location: LCCOMB_X2_Y5_N16
\VDU|cursBlinkCount[21]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[21]~68_combout\ = (\VDU|cursBlinkCount\(21) & (!\VDU|cursBlinkCount[20]~67\)) # (!\VDU|cursBlinkCount\(21) & ((\VDU|cursBlinkCount[20]~67\) # (GND)))
-- \VDU|cursBlinkCount[21]~69\ = CARRY((!\VDU|cursBlinkCount[20]~67\) # (!\VDU|cursBlinkCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(21),
	datad => VCC,
	cin => \VDU|cursBlinkCount[20]~67\,
	combout => \VDU|cursBlinkCount[21]~68_combout\,
	cout => \VDU|cursBlinkCount[21]~69\);

-- Location: LCFF_X25_Y11_N17
\UART|rxFilter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[5]~17_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(5));

-- Location: LCFF_X25_Y11_N11
\UART|rxFilter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[2]~11_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(2));

-- Location: LCCOMB_X9_Y9_N2
\VDU|Add31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add31~0_combout\ = (\VDU|param3\(2) & (\VDU|param3\(0) $ (VCC))) # (!\VDU|param3\(2) & (\VDU|param3\(0) & VCC))
-- \VDU|Add31~1\ = CARRY((\VDU|param3\(2) & \VDU|param3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3\(2),
	datab => \VDU|param3\(0),
	datad => VCC,
	combout => \VDU|Add31~0_combout\,
	cout => \VDU|Add31~1\);

-- Location: LCCOMB_X9_Y9_N4
\VDU|Add31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add31~2_combout\ = (\VDU|param3\(3) & ((\VDU|param3\(1) & (\VDU|Add31~1\ & VCC)) # (!\VDU|param3\(1) & (!\VDU|Add31~1\)))) # (!\VDU|param3\(3) & ((\VDU|param3\(1) & (!\VDU|Add31~1\)) # (!\VDU|param3\(1) & ((\VDU|Add31~1\) # (GND)))))
-- \VDU|Add31~3\ = CARRY((\VDU|param3\(3) & (!\VDU|param3\(1) & !\VDU|Add31~1\)) # (!\VDU|param3\(3) & ((!\VDU|Add31~1\) # (!\VDU|param3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3\(3),
	datab => \VDU|param3\(1),
	datad => VCC,
	cin => \VDU|Add31~1\,
	combout => \VDU|Add31~2_combout\,
	cout => \VDU|Add31~3\);

-- Location: LCCOMB_X9_Y9_N6
\VDU|Add31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add31~4_combout\ = ((\VDU|param3\(2) $ (\VDU|param3\(4) $ (!\VDU|Add31~3\)))) # (GND)
-- \VDU|Add31~5\ = CARRY((\VDU|param3\(2) & ((\VDU|param3\(4)) # (!\VDU|Add31~3\))) # (!\VDU|param3\(2) & (\VDU|param3\(4) & !\VDU|Add31~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3\(2),
	datab => \VDU|param3\(4),
	datad => VCC,
	cin => \VDU|Add31~3\,
	combout => \VDU|Add31~4_combout\,
	cout => \VDU|Add31~5\);

-- Location: LCFF_X20_Y3_N13
\VDU|kbWatchdogTimer[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[19]~65_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(19));

-- Location: LCFF_X20_Y4_N23
\VDU|kbWatchdogTimer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[8]~43_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(8));

-- Location: LCFF_X24_Y4_N7
\VDU|ps2ClkFilter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[3]~13_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(3));

-- Location: LCCOMB_X22_Y6_N6
\VDU|Add20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~0_combout\ = \VDU|kbWriteTimer\(0) $ (VCC)
-- \VDU|Add20~1\ = CARRY(\VDU|kbWriteTimer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(0),
	datad => VCC,
	combout => \VDU|Add20~0_combout\,
	cout => \VDU|Add20~1\);

-- Location: LCCOMB_X22_Y6_N8
\VDU|Add20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~2_combout\ = (\VDU|kbWriteTimer\(1) & (!\VDU|Add20~1\)) # (!\VDU|kbWriteTimer\(1) & ((\VDU|Add20~1\) # (GND)))
-- \VDU|Add20~3\ = CARRY((!\VDU|Add20~1\) # (!\VDU|kbWriteTimer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(1),
	datad => VCC,
	cin => \VDU|Add20~1\,
	combout => \VDU|Add20~2_combout\,
	cout => \VDU|Add20~3\);

-- Location: LCCOMB_X22_Y6_N10
\VDU|Add20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~4_combout\ = (\VDU|kbWriteTimer\(2) & (\VDU|Add20~3\ $ (GND))) # (!\VDU|kbWriteTimer\(2) & (!\VDU|Add20~3\ & VCC))
-- \VDU|Add20~5\ = CARRY((\VDU|kbWriteTimer\(2) & !\VDU|Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(2),
	datad => VCC,
	cin => \VDU|Add20~3\,
	combout => \VDU|Add20~4_combout\,
	cout => \VDU|Add20~5\);

-- Location: LCCOMB_X22_Y6_N20
\VDU|Add20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~14_combout\ = (\VDU|kbWriteTimer\(7) & (!\VDU|Add20~13\)) # (!\VDU|kbWriteTimer\(7) & ((\VDU|Add20~13\) # (GND)))
-- \VDU|Add20~15\ = CARRY((!\VDU|Add20~13\) # (!\VDU|kbWriteTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(7),
	datad => VCC,
	cin => \VDU|Add20~13\,
	combout => \VDU|Add20~14_combout\,
	cout => \VDU|Add20~15\);

-- Location: LCCOMB_X22_Y6_N22
\VDU|Add20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~16_combout\ = (\VDU|kbWriteTimer\(8) & (\VDU|Add20~15\ $ (GND))) # (!\VDU|kbWriteTimer\(8) & (!\VDU|Add20~15\ & VCC))
-- \VDU|Add20~17\ = CARRY((\VDU|kbWriteTimer\(8) & !\VDU|Add20~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(8),
	datad => VCC,
	cin => \VDU|Add20~15\,
	combout => \VDU|Add20~16_combout\,
	cout => \VDU|Add20~17\);

-- Location: LCCOMB_X22_Y6_N24
\VDU|Add20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~18_combout\ = (\VDU|kbWriteTimer\(9) & (!\VDU|Add20~17\)) # (!\VDU|kbWriteTimer\(9) & ((\VDU|Add20~17\) # (GND)))
-- \VDU|Add20~19\ = CARRY((!\VDU|Add20~17\) # (!\VDU|kbWriteTimer\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(9),
	datad => VCC,
	cin => \VDU|Add20~17\,
	combout => \VDU|Add20~18_combout\,
	cout => \VDU|Add20~19\);

-- Location: LCCOMB_X22_Y6_N26
\VDU|Add20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~20_combout\ = (\VDU|kbWriteTimer\(10) & (\VDU|Add20~19\ $ (GND))) # (!\VDU|kbWriteTimer\(10) & (!\VDU|Add20~19\ & VCC))
-- \VDU|Add20~21\ = CARRY((\VDU|kbWriteTimer\(10) & !\VDU|Add20~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(10),
	datad => VCC,
	cin => \VDU|Add20~19\,
	combout => \VDU|Add20~20_combout\,
	cout => \VDU|Add20~21\);

-- Location: LCCOMB_X22_Y6_N28
\VDU|Add20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~22_combout\ = (\VDU|kbWriteTimer\(11) & (!\VDU|Add20~21\)) # (!\VDU|kbWriteTimer\(11) & ((\VDU|Add20~21\) # (GND)))
-- \VDU|Add20~23\ = CARRY((!\VDU|Add20~21\) # (!\VDU|kbWriteTimer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(11),
	datad => VCC,
	cin => \VDU|Add20~21\,
	combout => \VDU|Add20~22_combout\,
	cout => \VDU|Add20~23\);

-- Location: LCCOMB_X22_Y6_N30
\VDU|Add20~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~24_combout\ = (\VDU|kbWriteTimer\(12) & (\VDU|Add20~23\ $ (GND))) # (!\VDU|kbWriteTimer\(12) & (!\VDU|Add20~23\ & VCC))
-- \VDU|Add20~25\ = CARRY((\VDU|kbWriteTimer\(12) & !\VDU|Add20~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(12),
	datad => VCC,
	cin => \VDU|Add20~23\,
	combout => \VDU|Add20~24_combout\,
	cout => \VDU|Add20~25\);

-- Location: LCCOMB_X22_Y5_N0
\VDU|Add20~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~26_combout\ = (\VDU|kbWriteTimer\(13) & (!\VDU|Add20~25\)) # (!\VDU|kbWriteTimer\(13) & ((\VDU|Add20~25\) # (GND)))
-- \VDU|Add20~27\ = CARRY((!\VDU|Add20~25\) # (!\VDU|kbWriteTimer\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(13),
	datad => VCC,
	cin => \VDU|Add20~25\,
	combout => \VDU|Add20~26_combout\,
	cout => \VDU|Add20~27\);

-- Location: LCCOMB_X22_Y5_N2
\VDU|Add20~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~28_combout\ = (\VDU|kbWriteTimer\(14) & (\VDU|Add20~27\ $ (GND))) # (!\VDU|kbWriteTimer\(14) & (!\VDU|Add20~27\ & VCC))
-- \VDU|Add20~29\ = CARRY((\VDU|kbWriteTimer\(14) & !\VDU|Add20~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(14),
	datad => VCC,
	cin => \VDU|Add20~27\,
	combout => \VDU|Add20~28_combout\,
	cout => \VDU|Add20~29\);

-- Location: LCCOMB_X22_Y5_N4
\VDU|Add20~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~30_combout\ = (\VDU|kbWriteTimer\(15) & (!\VDU|Add20~29\)) # (!\VDU|kbWriteTimer\(15) & ((\VDU|Add20~29\) # (GND)))
-- \VDU|Add20~31\ = CARRY((!\VDU|Add20~29\) # (!\VDU|kbWriteTimer\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(15),
	datad => VCC,
	cin => \VDU|Add20~29\,
	combout => \VDU|Add20~30_combout\,
	cout => \VDU|Add20~31\);

-- Location: LCCOMB_X22_Y5_N6
\VDU|Add20~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~32_combout\ = (\VDU|kbWriteTimer\(16) & (\VDU|Add20~31\ $ (GND))) # (!\VDU|kbWriteTimer\(16) & (!\VDU|Add20~31\ & VCC))
-- \VDU|Add20~33\ = CARRY((\VDU|kbWriteTimer\(16) & !\VDU|Add20~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(16),
	datad => VCC,
	cin => \VDU|Add20~31\,
	combout => \VDU|Add20~32_combout\,
	cout => \VDU|Add20~33\);

-- Location: LCCOMB_X22_Y5_N8
\VDU|Add20~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~34_combout\ = (\VDU|kbWriteTimer\(17) & (!\VDU|Add20~33\)) # (!\VDU|kbWriteTimer\(17) & ((\VDU|Add20~33\) # (GND)))
-- \VDU|Add20~35\ = CARRY((!\VDU|Add20~33\) # (!\VDU|kbWriteTimer\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(17),
	datad => VCC,
	cin => \VDU|Add20~33\,
	combout => \VDU|Add20~34_combout\,
	cout => \VDU|Add20~35\);

-- Location: LCCOMB_X22_Y5_N10
\VDU|Add20~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~36_combout\ = (\VDU|kbWriteTimer\(18) & (\VDU|Add20~35\ $ (GND))) # (!\VDU|kbWriteTimer\(18) & (!\VDU|Add20~35\ & VCC))
-- \VDU|Add20~37\ = CARRY((\VDU|kbWriteTimer\(18) & !\VDU|Add20~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(18),
	datad => VCC,
	cin => \VDU|Add20~35\,
	combout => \VDU|Add20~36_combout\,
	cout => \VDU|Add20~37\);

-- Location: LCCOMB_X22_Y5_N12
\VDU|Add20~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~38_combout\ = (\VDU|kbWriteTimer\(19) & (!\VDU|Add20~37\)) # (!\VDU|kbWriteTimer\(19) & ((\VDU|Add20~37\) # (GND)))
-- \VDU|Add20~39\ = CARRY((!\VDU|Add20~37\) # (!\VDU|kbWriteTimer\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(19),
	datad => VCC,
	cin => \VDU|Add20~37\,
	combout => \VDU|Add20~38_combout\,
	cout => \VDU|Add20~39\);

-- Location: LCCOMB_X22_Y5_N14
\VDU|Add20~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~40_combout\ = (\VDU|kbWriteTimer\(20) & (\VDU|Add20~39\ $ (GND))) # (!\VDU|kbWriteTimer\(20) & (!\VDU|Add20~39\ & VCC))
-- \VDU|Add20~41\ = CARRY((\VDU|kbWriteTimer\(20) & !\VDU|Add20~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(20),
	datad => VCC,
	cin => \VDU|Add20~39\,
	combout => \VDU|Add20~40_combout\,
	cout => \VDU|Add20~41\);

-- Location: LCCOMB_X22_Y5_N16
\VDU|Add20~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~42_combout\ = (\VDU|kbWriteTimer\(21) & (!\VDU|Add20~41\)) # (!\VDU|kbWriteTimer\(21) & ((\VDU|Add20~41\) # (GND)))
-- \VDU|Add20~43\ = CARRY((!\VDU|Add20~41\) # (!\VDU|kbWriteTimer\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(21),
	datad => VCC,
	cin => \VDU|Add20~41\,
	combout => \VDU|Add20~42_combout\,
	cout => \VDU|Add20~43\);

-- Location: LCCOMB_X22_Y5_N18
\VDU|Add20~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~44_combout\ = (\VDU|kbWriteTimer\(22) & (\VDU|Add20~43\ $ (GND))) # (!\VDU|kbWriteTimer\(22) & (!\VDU|Add20~43\ & VCC))
-- \VDU|Add20~45\ = CARRY((\VDU|kbWriteTimer\(22) & !\VDU|Add20~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(22),
	datad => VCC,
	cin => \VDU|Add20~43\,
	combout => \VDU|Add20~44_combout\,
	cout => \VDU|Add20~45\);

-- Location: LCCOMB_X22_Y5_N22
\VDU|Add20~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~48_combout\ = (\VDU|kbWriteTimer\(24) & (\VDU|Add20~47\ $ (GND))) # (!\VDU|kbWriteTimer\(24) & (!\VDU|Add20~47\ & VCC))
-- \VDU|Add20~49\ = CARRY((\VDU|kbWriteTimer\(24) & !\VDU|Add20~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(24),
	datad => VCC,
	cin => \VDU|Add20~47\,
	combout => \VDU|Add20~48_combout\,
	cout => \VDU|Add20~49\);

-- Location: LCCOMB_X25_Y11_N10
\UART|rxFilter[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[2]~11_combout\ = ((\UART|rxFilter\(2) $ (\UART|process_2~4_combout\ $ (\UART|rxFilter[1]~9\)))) # (GND)
-- \UART|rxFilter[2]~12\ = CARRY((\UART|rxFilter\(2) & ((!\UART|rxFilter[1]~9\) # (!\UART|process_2~4_combout\))) # (!\UART|rxFilter\(2) & (!\UART|process_2~4_combout\ & !\UART|rxFilter[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(2),
	datab => \UART|process_2~4_combout\,
	datad => VCC,
	cin => \UART|rxFilter[1]~9\,
	combout => \UART|rxFilter[2]~11_combout\,
	cout => \UART|rxFilter[2]~12\);

-- Location: LCCOMB_X25_Y11_N14
\UART|rxFilter[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[4]~15_combout\ = ((\UART|process_2~4_combout\ $ (\UART|rxFilter\(4) $ (\UART|rxFilter[3]~14\)))) # (GND)
-- \UART|rxFilter[4]~16\ = CARRY((\UART|process_2~4_combout\ & (\UART|rxFilter\(4) & !\UART|rxFilter[3]~14\)) # (!\UART|process_2~4_combout\ & ((\UART|rxFilter\(4)) # (!\UART|rxFilter[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|process_2~4_combout\,
	datab => \UART|rxFilter\(4),
	datad => VCC,
	cin => \UART|rxFilter[3]~14\,
	combout => \UART|rxFilter[4]~15_combout\,
	cout => \UART|rxFilter[4]~16\);

-- Location: LCCOMB_X25_Y11_N16
\UART|rxFilter[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[5]~17_combout\ = \UART|rxFilter\(5) $ (\UART|process_2~4_combout\ $ (!\UART|rxFilter[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(5),
	datab => \UART|process_2~4_combout\,
	cin => \UART|rxFilter[4]~16\,
	combout => \UART|rxFilter[5]~17_combout\);

-- Location: LCCOMB_X8_Y10_N4
\VDU|Add33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add33~0_combout\ = (\VDU|param4\(0) & (\VDU|param4\(2) $ (VCC))) # (!\VDU|param4\(0) & (\VDU|param4\(2) & VCC))
-- \VDU|Add33~1\ = CARRY((\VDU|param4\(0) & \VDU|param4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(0),
	datab => \VDU|param4\(2),
	datad => VCC,
	combout => \VDU|Add33~0_combout\,
	cout => \VDU|Add33~1\);

-- Location: LCCOMB_X8_Y10_N6
\VDU|Add33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add33~2_combout\ = (\VDU|param4\(1) & ((\VDU|param4\(3) & (\VDU|Add33~1\ & VCC)) # (!\VDU|param4\(3) & (!\VDU|Add33~1\)))) # (!\VDU|param4\(1) & ((\VDU|param4\(3) & (!\VDU|Add33~1\)) # (!\VDU|param4\(3) & ((\VDU|Add33~1\) # (GND)))))
-- \VDU|Add33~3\ = CARRY((\VDU|param4\(1) & (!\VDU|param4\(3) & !\VDU|Add33~1\)) # (!\VDU|param4\(1) & ((!\VDU|Add33~1\) # (!\VDU|param4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(1),
	datab => \VDU|param4\(3),
	datad => VCC,
	cin => \VDU|Add33~1\,
	combout => \VDU|Add33~2_combout\,
	cout => \VDU|Add33~3\);

-- Location: LCCOMB_X8_Y10_N8
\VDU|Add33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add33~4_combout\ = ((\VDU|param4\(4) $ (\VDU|param4\(2) $ (!\VDU|Add33~3\)))) # (GND)
-- \VDU|Add33~5\ = CARRY((\VDU|param4\(4) & ((\VDU|param4\(2)) # (!\VDU|Add33~3\))) # (!\VDU|param4\(4) & (\VDU|param4\(2) & !\VDU|Add33~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(4),
	datab => \VDU|param4\(2),
	datad => VCC,
	cin => \VDU|Add33~3\,
	combout => \VDU|Add33~4_combout\,
	cout => \VDU|Add33~5\);

-- Location: LCCOMB_X8_Y10_N10
\VDU|Add33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add33~6_combout\ = \VDU|param4\(5) $ (\VDU|Add33~5\ $ (\VDU|param4\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(5),
	datad => \VDU|param4\(3),
	cin => \VDU|Add33~5\,
	combout => \VDU|Add33~6_combout\);

-- Location: LCCOMB_X20_Y4_N22
\VDU|kbWatchdogTimer[8]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[8]~43_combout\ = (\VDU|kbWatchdogTimer\(8) & (\VDU|kbWatchdogTimer[7]~42\ $ (GND))) # (!\VDU|kbWatchdogTimer\(8) & (!\VDU|kbWatchdogTimer[7]~42\ & VCC))
-- \VDU|kbWatchdogTimer[8]~44\ = CARRY((\VDU|kbWatchdogTimer\(8) & !\VDU|kbWatchdogTimer[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(8),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[7]~42\,
	combout => \VDU|kbWatchdogTimer[8]~43_combout\,
	cout => \VDU|kbWatchdogTimer[8]~44\);

-- Location: LCCOMB_X20_Y3_N12
\VDU|kbWatchdogTimer[19]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[19]~65_combout\ = (\VDU|kbWatchdogTimer\(19) & (!\VDU|kbWatchdogTimer[18]~64\)) # (!\VDU|kbWatchdogTimer\(19) & ((\VDU|kbWatchdogTimer[18]~64\) # (GND)))
-- \VDU|kbWatchdogTimer[19]~66\ = CARRY((!\VDU|kbWatchdogTimer[18]~64\) # (!\VDU|kbWatchdogTimer\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(19),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[18]~64\,
	combout => \VDU|kbWatchdogTimer[19]~65_combout\,
	cout => \VDU|kbWatchdogTimer[19]~66\);

-- Location: LCCOMB_X24_Y4_N6
\VDU|ps2ClkFilter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[3]~13_combout\ = (\VDU|ps2ClkFilter\(3) & ((\VDU|kbd_filter~4_combout\ & (!\VDU|ps2ClkFilter[2]~12\)) # (!\VDU|kbd_filter~4_combout\ & (\VDU|ps2ClkFilter[2]~12\ & VCC)))) # (!\VDU|ps2ClkFilter\(3) & ((\VDU|kbd_filter~4_combout\ & 
-- ((\VDU|ps2ClkFilter[2]~12\) # (GND))) # (!\VDU|kbd_filter~4_combout\ & (!\VDU|ps2ClkFilter[2]~12\))))
-- \VDU|ps2ClkFilter[3]~14\ = CARRY((\VDU|ps2ClkFilter\(3) & (\VDU|kbd_filter~4_combout\ & !\VDU|ps2ClkFilter[2]~12\)) # (!\VDU|ps2ClkFilter\(3) & ((\VDU|kbd_filter~4_combout\) # (!\VDU|ps2ClkFilter[2]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFilter\(3),
	datab => \VDU|kbd_filter~4_combout\,
	datad => VCC,
	cin => \VDU|ps2ClkFilter[2]~12\,
	combout => \VDU|ps2ClkFilter[3]~13_combout\,
	cout => \VDU|ps2ClkFilter[3]~14\);

-- Location: LCFF_X15_Y4_N21
\DebounceResetSwitch|dig_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(3));

-- Location: LCFF_X15_Y4_N25
\DebounceResetSwitch|dig_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(5));

-- Location: LCFF_X15_Y3_N7
\DebounceResetSwitch|dig_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(12));

-- Location: LCFF_X15_Y3_N17
\DebounceResetSwitch|dig_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(17));

-- Location: LCCOMB_X15_Y4_N20
\DebounceResetSwitch|dig_counter[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[3]~21_combout\ = (\DebounceResetSwitch|dig_counter\(3) & (\DebounceResetSwitch|dig_counter[2]~20\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(3) & (!\DebounceResetSwitch|dig_counter[2]~20\ & VCC))
-- \DebounceResetSwitch|dig_counter[3]~22\ = CARRY((\DebounceResetSwitch|dig_counter\(3) & !\DebounceResetSwitch|dig_counter[2]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(3),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[2]~20\,
	combout => \DebounceResetSwitch|dig_counter[3]~21_combout\,
	cout => \DebounceResetSwitch|dig_counter[3]~22\);

-- Location: LCCOMB_X15_Y4_N24
\DebounceResetSwitch|dig_counter[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[5]~25_combout\ = (\DebounceResetSwitch|dig_counter\(5) & (\DebounceResetSwitch|dig_counter[4]~24\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(5) & (!\DebounceResetSwitch|dig_counter[4]~24\ & VCC))
-- \DebounceResetSwitch|dig_counter[5]~26\ = CARRY((\DebounceResetSwitch|dig_counter\(5) & !\DebounceResetSwitch|dig_counter[4]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(5),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[4]~24\,
	combout => \DebounceResetSwitch|dig_counter[5]~25_combout\,
	cout => \DebounceResetSwitch|dig_counter[5]~26\);

-- Location: LCCOMB_X15_Y3_N6
\DebounceResetSwitch|dig_counter[12]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[12]~39_combout\ = (\DebounceResetSwitch|dig_counter\(12) & (!\DebounceResetSwitch|dig_counter[11]~38\)) # (!\DebounceResetSwitch|dig_counter\(12) & ((\DebounceResetSwitch|dig_counter[11]~38\) # (GND)))
-- \DebounceResetSwitch|dig_counter[12]~40\ = CARRY((!\DebounceResetSwitch|dig_counter[11]~38\) # (!\DebounceResetSwitch|dig_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(12),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[11]~38\,
	combout => \DebounceResetSwitch|dig_counter[12]~39_combout\,
	cout => \DebounceResetSwitch|dig_counter[12]~40\);

-- Location: LCCOMB_X15_Y3_N14
\DebounceResetSwitch|dig_counter[16]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[16]~47_combout\ = (\DebounceResetSwitch|dig_counter\(16) & (!\DebounceResetSwitch|dig_counter[15]~46\)) # (!\DebounceResetSwitch|dig_counter\(16) & ((\DebounceResetSwitch|dig_counter[15]~46\) # (GND)))
-- \DebounceResetSwitch|dig_counter[16]~48\ = CARRY((!\DebounceResetSwitch|dig_counter[15]~46\) # (!\DebounceResetSwitch|dig_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(16),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[15]~46\,
	combout => \DebounceResetSwitch|dig_counter[16]~47_combout\,
	cout => \DebounceResetSwitch|dig_counter[16]~48\);

-- Location: LCCOMB_X15_Y3_N16
\DebounceResetSwitch|dig_counter[17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[17]~49_combout\ = \DebounceResetSwitch|dig_counter\(17) $ (!\DebounceResetSwitch|dig_counter[16]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(17),
	cin => \DebounceResetSwitch|dig_counter[16]~48\,
	combout => \DebounceResetSwitch|dig_counter[17]~49_combout\);

-- Location: LCFF_X13_Y7_N21
\CPU|BAL[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|BAL~9_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(0));

-- Location: LCCOMB_X15_Y10_N16
\CPU|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux61~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PC\(15),
	combout => \CPU|Mux61~0_combout\);

-- Location: LCFF_X14_Y12_N7
\CPU|BAH[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~18_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(7));

-- Location: LCFF_X14_Y6_N7
\CPU|DL[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(3));

-- Location: LCCOMB_X18_Y11_N20
\Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = (\CPU|Mux70~1_combout\ & (\CPU|Mux72~1_combout\ & (!\CPU|Mux73~1_combout\ & !\CPU|Mux71~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux70~1_combout\,
	datab => \CPU|Mux72~1_combout\,
	datac => \CPU|Mux73~1_combout\,
	datad => \CPU|Mux71~1_combout\,
	combout => \Equal3~1_combout\);

-- Location: LCCOMB_X13_Y11_N12
\CPU|Mux68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux68~0_combout\ = (\CPU|Set_Addr_To_r\(0)) # (\CPU|PC\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|PC\(8),
	combout => \CPU|Mux68~0_combout\);

-- Location: LCCOMB_X14_Y7_N16
\CPU|PCAdder[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(1) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(1))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux124~0_combout\,
	datac => \CPU|PC\(1),
	datad => \CPU|Add5~2_combout\,
	combout => \CPU|PCAdder\(1));

-- Location: LCFF_X18_Y11_N25
\FNKey1Toggle|loopback\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~combout\,
	datain => \FNKey1Toggle|loopback~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FNKey1Toggle|loopback~regout\);

-- Location: LCFF_X18_Y7_N7
\UART|txBuffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector33~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(0));

-- Location: LCFF_X17_Y10_N25
\UART|txBitCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txBitCount[1]~3_combout\,
	aclr => \UART|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBitCount\(1));

-- Location: LCCOMB_X20_Y11_N16
\UART|n_rts~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~4_combout\ = (\UART|Add2~0_combout\) # (\UART|n_rts~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART|Add2~0_combout\,
	datad => \UART|n_rts~regout\,
	combout => \UART|n_rts~4_combout\);

-- Location: LCCOMB_X14_Y2_N6
\VDU|videoR0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoR0~2_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	combout => \VDU|videoR0~2_combout\);

-- Location: LCCOMB_X15_Y2_N8
\VDU|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux0~2_combout\ = (\VDU|pixelCount\(1) & (((\VDU|pixelCount\(0))))) # (!\VDU|pixelCount\(1) & ((\VDU|pixelCount\(0) & ((\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6)))) # (!\VDU|pixelCount\(0) & 
-- (\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7),
	datab => \VDU|pixelCount\(1),
	datac => \VDU|pixelCount\(0),
	datad => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6),
	combout => \VDU|Mux0~2_combout\);

-- Location: LCCOMB_X15_Y2_N6
\VDU|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux0~3_combout\ = (\VDU|pixelCount\(1) & ((\VDU|Mux0~2_combout\ & (\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4))) # (!\VDU|Mux0~2_combout\ & 
-- ((\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5)))))) # (!\VDU|pixelCount\(1) & (((\VDU|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4),
	datab => \VDU|pixelCount\(1),
	datac => \VDU|Mux0~2_combout\,
	datad => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5),
	combout => \VDU|Mux0~3_combout\);

-- Location: LCFF_X14_Y1_N5
\VDU|vActive\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vActive~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vActive~regout\);

-- Location: LCCOMB_X5_Y4_N12
\VDU|screen_render~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~3_combout\ = (\VDU|cursorVert\(2) & (\VDU|charVert\(2) & (\VDU|cursorVert\(3) $ (!\VDU|charVert\(3))))) # (!\VDU|cursorVert\(2) & (!\VDU|charVert\(2) & (\VDU|cursorVert\(3) $ (!\VDU|charVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|cursorVert\(3),
	datac => \VDU|charVert\(2),
	datad => \VDU|charVert\(3),
	combout => \VDU|screen_render~3_combout\);

-- Location: LCCOMB_X3_Y3_N26
\VDU|screen_render~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~7_combout\ = (\VDU|cursorHoriz\(6) & (\VDU|charHoriz\(6) & (\VDU|cursorHoriz\(5) $ (!\VDU|charHoriz\(5))))) # (!\VDU|cursorHoriz\(6) & (!\VDU|charHoriz\(6) & (\VDU|cursorHoriz\(5) $ (!\VDU|charHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(6),
	datab => \VDU|cursorHoriz\(5),
	datac => \VDU|charHoriz\(5),
	datad => \VDU|charHoriz\(6),
	combout => \VDU|screen_render~7_combout\);

-- Location: LCCOMB_X14_Y2_N10
\VDU|videoG0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoG0~2_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	combout => \VDU|videoG0~2_combout\);

-- Location: LCCOMB_X14_Y2_N8
\VDU|videoB0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB0~3_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	combout => \VDU|videoB0~3_combout\);

-- Location: LCFF_X15_Y9_N17
\w_cpuClkCt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \w_cpuClkCt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => w_cpuClkCt(1));

-- Location: LCCOMB_X21_Y6_N0
\CPU|AD[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD[0]~1_combout\ = (\CPU|IR\(4) & (!\CPU|IR\(0) & (\CPU|IR\(1) & \CPU|mcode|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux37~0_combout\,
	combout => \CPU|AD[0]~1_combout\);

-- Location: LCCOMB_X21_Y6_N10
\CPU|AD[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD[0]~2_combout\ = (\CPU|AD[0]~0_combout\ & (!\CPU|mcode|Mux105~2_combout\ & (\CPU|mcode|Mux37~1_combout\))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|AD[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~0_combout\,
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|mcode|Mux37~1_combout\,
	datad => \CPU|AD[0]~1_combout\,
	combout => \CPU|AD[0]~2_combout\);

-- Location: LCCOMB_X15_Y12_N10
\CPU|AD~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~4_combout\ = (\CPU|AD[0]~3_combout\ & (((\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & ((\CPU|AD[0]~0_combout\ & ((\CPU|Add6~0_combout\))) # (!\CPU|AD[0]~0_combout\ & (\CPU|Add11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add11~0_combout\,
	datab => \CPU|Add6~0_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~4_combout\);

-- Location: LCCOMB_X13_Y7_N18
\CPU|BAH[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[0]~3_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(0))) # (!\w_n_VDUCS~0_combout\ & ((\UART|dataOut\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dataOut\(0),
	datac => \UART|dataOut\(0),
	datad => \w_n_VDUCS~0_combout\,
	combout => \CPU|BAH[0]~3_combout\);

-- Location: LCCOMB_X13_Y7_N10
\CPU|BAH[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[0]~4_combout\ = (\w_cpuDataIn[7]~33_combout\ & ((\w_n_VDUCS~0_combout\ & (\CPU|BAH[0]~3_combout\)) # (!\w_n_VDUCS~0_combout\ & ((\ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) # (!\w_cpuDataIn[7]~33_combout\ & 
-- (\CPU|BAH[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuDataIn[7]~33_combout\,
	datab => \CPU|BAH[0]~3_combout\,
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \w_n_VDUCS~0_combout\,
	combout => \CPU|BAH[0]~4_combout\);

-- Location: LCCOMB_X17_Y5_N12
\CPU|mcode|Mux119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux119~0_combout\ = (\CPU|MCycle\(1) & (!\CPU|MCycle\(2) & (!\CPU|mcode|Mux105~2_combout\ & \CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|mcode|Mux105~2_combout\,
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux119~0_combout\);

-- Location: LCCOMB_X17_Y5_N2
\CPU|mcode|Mux120~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux120~1_combout\ = (\CPU|mcode|Mux120~0_combout\ & (\CPU|MCycle\(0) & (\CPU|MCycle\(2) $ (\CPU|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux120~0_combout\,
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux120~1_combout\);

-- Location: LCCOMB_X17_Y5_N24
\CPU|mcode|Mux120~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux120~2_combout\ = (\CPU|mcode|Mux120~1_combout\) # ((\CPU|IR\(3) & (!\CPU|mcode|Mux105~2_combout\ & \CPU|mcode|Mux37~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|Mux120~1_combout\,
	combout => \CPU|mcode|Mux120~2_combout\);

-- Location: LCCOMB_X14_Y4_N28
\CPU|mcode|Mux81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux81~0_combout\ = \CPU|MCycle\(2) $ (((\CPU|MCycle\(1)) # (!\CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datac => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux81~0_combout\);

-- Location: LCCOMB_X14_Y4_N18
\CPU|Set_Addr_To_r~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~2_combout\ = (!\CPU|MCycle\(2) & (\CPU|IR\(2) & (\CPU|MCycle\(0) $ (!\CPU|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(0),
	datab => \CPU|MCycle\(2),
	datac => \CPU|IR\(2),
	datad => \CPU|MCycle\(1),
	combout => \CPU|Set_Addr_To_r~2_combout\);

-- Location: LCCOMB_X14_Y4_N22
\CPU|Set_Addr_To_r~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~3_combout\ = (\CPU|mcode|Mux104~2_combout\ & (\CPU|mcode|Mux81~0_combout\)) # (!\CPU|mcode|Mux104~2_combout\ & ((\CPU|Set_Addr_To_r~2_combout\) # ((\CPU|mcode|Mux81~0_combout\ & \CPU|mcode|Mux118~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux104~2_combout\,
	datab => \CPU|mcode|Mux81~0_combout\,
	datac => \CPU|mcode|Mux118~5_combout\,
	datad => \CPU|Set_Addr_To_r~2_combout\,
	combout => \CPU|Set_Addr_To_r~3_combout\);

-- Location: LCCOMB_X14_Y4_N16
\CPU|Set_Addr_To_r~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~4_combout\ = (\CPU|IR\(4) & ((\CPU|IR\(3) & (\CPU|Set_Addr_To_r~7_combout\)) # (!\CPU|IR\(3) & ((\CPU|Set_Addr_To_r~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|Set_Addr_To_r~7_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|Set_Addr_To_r~3_combout\,
	combout => \CPU|Set_Addr_To_r~4_combout\);

-- Location: LCCOMB_X14_Y4_N0
\CPU|mcode|Set_Addr_To~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Set_Addr_To~0_combout\ = (\CPU|MCycle\(2) & (\CPU|mcode|process_0~0_combout\ & (\CPU|MCycle\(0) & !\CPU|MCycle\(1)))) # (!\CPU|MCycle\(2) & (\CPU|MCycle\(1) & ((\CPU|mcode|process_0~0_combout\) # (\CPU|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(2),
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Set_Addr_To~0_combout\);

-- Location: LCCOMB_X18_Y4_N0
\CPU|mcode|Mux118~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~8_combout\ = (\CPU|MCycle\(1) & (\CPU|MCycle\(2) & (\CPU|IR\(0)))) # (!\CPU|MCycle\(1) & (\CPU|MCycle\(2) $ (((\CPU|IR\(0) & \CPU|MCycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|IR\(0),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux118~8_combout\);

-- Location: LCCOMB_X19_Y4_N18
\CPU|mcode|Mux118~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~9_combout\ = (\CPU|mcode|Mux118~8_combout\ & ((\CPU|IR\(2) & (\CPU|IR\(0))) # (!\CPU|IR\(2) & (!\CPU|IR\(0) & !\CPU|Equal7~0_combout\)))) # (!\CPU|mcode|Mux118~8_combout\ & (((\CPU|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux118~8_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(0),
	datad => \CPU|Equal7~0_combout\,
	combout => \CPU|mcode|Mux118~9_combout\);

-- Location: LCCOMB_X18_Y4_N18
\CPU|mcode|Set_Addr_To~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Set_Addr_To~1_combout\ = (!\CPU|MCycle\(2) & ((\CPU|MCycle\(1) & (\CPU|mcode|process_0~0_combout\)) # (!\CPU|MCycle\(1) & ((!\CPU|MCycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|mcode|process_0~0_combout\,
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Set_Addr_To~1_combout\);

-- Location: LCCOMB_X18_Y4_N4
\CPU|mcode|Mux118~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~10_combout\ = (\CPU|IR\(2) & ((\CPU|mcode|Mux118~9_combout\ & ((\CPU|mcode|Set_Addr_To~1_combout\))) # (!\CPU|mcode|Mux118~9_combout\ & (\CPU|mcode|Mux37~1_combout\)))) # (!\CPU|IR\(2) & (((\CPU|mcode|Mux118~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~1_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Set_Addr_To~1_combout\,
	datad => \CPU|mcode|Mux118~9_combout\,
	combout => \CPU|mcode|Mux118~10_combout\);

-- Location: LCCOMB_X14_Y10_N12
\CPU|mcode|Mux97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux97~0_combout\ = (\CPU|IR\(3) & (((\CPU|IR\(1)) # (\CPU|mcode|Mux118~7_combout\)))) # (!\CPU|IR\(3) & (\CPU|mcode|Mux118~10_combout\ & (!\CPU|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux118~10_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux118~7_combout\,
	combout => \CPU|mcode|Mux97~0_combout\);

-- Location: LCFF_X10_Y8_N7
\CPU|BAL[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux28~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(8));

-- Location: LCCOMB_X12_Y7_N12
\CPU|Break~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Break~2_combout\ = (!\CPU|BAL\(8) & (\CPU|IR\(4) & ((!\CPU|mcode|Mux62~0_combout\) # (!\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux62~0_combout\,
	datac => \CPU|BAL\(8),
	datad => \CPU|IR\(4),
	combout => \CPU|Break~2_combout\);

-- Location: LCCOMB_X25_Y8_N10
\CPU|alu|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~7_combout\ = (\CPU|ALU_Op_r\(0) & (\CPU|ALU_Op_r\(1))) # (!\CPU|ALU_Op_r\(0) & ((\CPU|BusA_r\(0) & ((!\CPU|BusB\(0)) # (!\CPU|ALU_Op_r\(1)))) # (!\CPU|BusA_r\(0) & ((\CPU|BusB\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|BusA_r\(0),
	datac => \CPU|BusB\(0),
	datad => \CPU|ALU_Op_r\(0),
	combout => \CPU|alu|Mux7~7_combout\);

-- Location: LCCOMB_X12_Y9_N10
\CPU|S[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~7_combout\ = (!\CPU|IR\(3) & ((\CPU|IR\(1)) # ((!\CPU|mcode|Mux105~2_combout\) # (!\CPU|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux105~2_combout\,
	combout => \CPU|S[0]~7_combout\);

-- Location: LCCOMB_X19_Y4_N12
\CPU|mcode|Mux98~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~7_combout\ = (!\CPU|IR\(1) & (!\CPU|IR\(0) & !\CPU|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux98~7_combout\);

-- Location: LCCOMB_X25_Y6_N30
\CPU|mcode|Mux98~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~8_combout\ = (!\CPU|IR\(5) & ((\CPU|MCycle\(0) & ((\CPU|MCycle\(2)))) # (!\CPU|MCycle\(0) & (!\CPU|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(2),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux98~8_combout\);

-- Location: LCCOMB_X24_Y6_N22
\CPU|mcode|Mux98~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~9_combout\ = (!\CPU|IR\(3) & (!\CPU|MCycle\(1) & \CPU|mcode|Mux98~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|Mux98~8_combout\,
	combout => \CPU|mcode|Mux98~9_combout\);

-- Location: LCCOMB_X25_Y6_N24
\CPU|mcode|Mux98~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~10_combout\ = (\CPU|MCycle\(1) & (((\CPU|MCycle\(0) & \CPU|IR\(5))) # (!\CPU|IR\(3)))) # (!\CPU|MCycle\(1) & (!\CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux98~10_combout\);

-- Location: LCCOMB_X24_Y6_N8
\CPU|mcode|Mux98~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~11_combout\ = (\CPU|mcode|Mux98~7_combout\ & ((\CPU|mcode|Mux98~9_combout\) # ((\CPU|mcode|Mux98~10_combout\ & !\CPU|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux98~7_combout\,
	datab => \CPU|mcode|Mux98~10_combout\,
	datac => \CPU|MCycle\(2),
	datad => \CPU|mcode|Mux98~9_combout\,
	combout => \CPU|mcode|Mux98~11_combout\);

-- Location: LCCOMB_X19_Y6_N10
\CPU|mcode|Mux106~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~3_combout\ = (\CPU|IR\(6) & (!\CPU|IR\(1) & (\CPU|IR\(7)))) # (!\CPU|IR\(6) & (\CPU|IR\(5) & ((\CPU|IR\(7)) # (!\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux106~3_combout\);

-- Location: LCCOMB_X24_Y6_N10
\CPU|mcode|Mux106~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~4_combout\ = (\CPU|IR\(3) & (\CPU|MCycle\(1) & \CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux106~4_combout\);

-- Location: LCCOMB_X12_Y7_N8
\CPU|mcode|Mux123~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux123~2_combout\ = (!\CPU|MCycle\(0) & ((\CPU|MCycle\(1) & (!\CPU|MCycle\(2) & !\CPU|IR\(4))) # (!\CPU|MCycle\(1) & (\CPU|MCycle\(2) & \CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(0),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux123~2_combout\);

-- Location: LCCOMB_X12_Y7_N14
\CPU|mcode|Mux123~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux123~3_combout\ = (\CPU|IR\(3) & ((\CPU|IR\(4) & (\CPU|mcode|Mux123~2_combout\)) # (!\CPU|IR\(4) & ((\CPU|mcode|Mux37~3_combout\))))) # (!\CPU|IR\(3) & ((\CPU|IR\(4) & ((\CPU|mcode|Mux37~3_combout\))) # (!\CPU|IR\(4) & 
-- (\CPU|mcode|Mux123~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux123~2_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux37~3_combout\,
	combout => \CPU|mcode|Mux123~3_combout\);

-- Location: LCCOMB_X21_Y7_N18
\CPU|mcode|Mux124~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~6_combout\ = (\CPU|mcode|Mux105~2_combout\ & (!\CPU|MCycle\(1) & (\CPU|MCycle\(2) & \CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|MCycle\(1),
	datac => \CPU|MCycle\(2),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux124~6_combout\);

-- Location: LCCOMB_X21_Y7_N12
\CPU|mcode|Mux144~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~4_combout\ = (\CPU|IR\(6) & ((\CPU|mcode|Mux124~6_combout\) # ((\CPU|IR\(5))))) # (!\CPU|IR\(6) & (((\CPU|mcode|Mux124~4_combout\ & !\CPU|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|mcode|Mux124~6_combout\,
	datac => \CPU|mcode|Mux124~4_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux144~4_combout\);

-- Location: LCCOMB_X21_Y7_N6
\CPU|mcode|Mux144~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~5_combout\ = (\CPU|IR\(5) & ((\CPU|mcode|Mux144~4_combout\ & ((\CPU|mcode|Mux37~2_combout\))) # (!\CPU|mcode|Mux144~4_combout\ & (\CPU|mcode|Mux124~5_combout\)))) # (!\CPU|IR\(5) & (((\CPU|mcode|Mux144~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|mcode|Mux124~5_combout\,
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|Mux144~4_combout\,
	combout => \CPU|mcode|Mux144~5_combout\);

-- Location: LCCOMB_X21_Y7_N24
\CPU|mcode|Mux104~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~4_combout\ = (!\CPU|IR\(7) & (\CPU|mcode|Mux105~3_combout\ & \CPU|mcode|Mux144~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datac => \CPU|mcode|Mux105~3_combout\,
	datad => \CPU|mcode|Mux144~5_combout\,
	combout => \CPU|mcode|Mux104~4_combout\);

-- Location: LCCOMB_X24_Y6_N18
\CPU|mcode|Mux104~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~5_combout\ = (\CPU|mcode|process_0~1_combout\ & (\CPU|mcode|process_0~2_combout\ & ((\CPU|IR\(5)) # (!\CPU|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|MCycle\(1),
	datac => \CPU|mcode|process_0~1_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux104~5_combout\);

-- Location: LCCOMB_X24_Y6_N16
\CPU|mcode|Mux104~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~6_combout\ = (\CPU|mcode|Mux104~4_combout\) # ((!\CPU|MCycle\(0) & (!\CPU|MCycle\(2) & \CPU|mcode|Mux104~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux104~4_combout\,
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(2),
	datad => \CPU|mcode|Mux104~5_combout\,
	combout => \CPU|mcode|Mux104~6_combout\);

-- Location: LCCOMB_X21_Y6_N20
\CPU|mcode|Mux104~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~7_combout\ = (\CPU|IR\(4) & (((\CPU|IR\(1))) # (!\CPU|mcode|Mux104~10_combout\))) # (!\CPU|IR\(4) & (((!\CPU|IR\(1) & !\CPU|mcode|Mux104~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Mux104~10_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux104~6_combout\,
	combout => \CPU|mcode|Mux104~7_combout\);

-- Location: LCCOMB_X18_Y4_N10
\CPU|mcode|Mux96~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux96~2_combout\ = (\CPU|IR\(0) & ((\CPU|IR\(4)))) # (!\CPU|IR\(0) & (\CPU|mcode|Mux96~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux96~6_combout\,
	datab => \CPU|IR\(0),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux96~2_combout\);

-- Location: LCCOMB_X19_Y4_N6
\CPU|mcode|Mux96~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux96~3_combout\ = (\CPU|IR\(6) & ((\CPU|mcode|Mux98~7_combout\) # (!\CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|IR\(3),
	datad => \CPU|mcode|Mux98~7_combout\,
	combout => \CPU|mcode|Mux96~3_combout\);

-- Location: LCCOMB_X19_Y4_N16
\CPU|mcode|Mux96~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux96~4_combout\ = (\CPU|IR\(4) & (((!\CPU|IR\(3))))) # (!\CPU|IR\(4) & ((\CPU|mcode|Mux96~3_combout\ & (!\CPU|IR\(3) & !\CPU|IR\(2))) # (!\CPU|mcode|Mux96~3_combout\ & (\CPU|IR\(3) & \CPU|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux96~3_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux96~4_combout\);

-- Location: LCCOMB_X18_Y4_N24
\CPU|mcode|Mux96~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux96~5_combout\ = (\CPU|mcode|Mux96~4_combout\) # ((!\CPU|IR\(2) & !\CPU|mcode|Mux96~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux96~4_combout\,
	datab => \CPU|IR\(2),
	datad => \CPU|mcode|Mux96~2_combout\,
	combout => \CPU|mcode|Mux96~5_combout\);

-- Location: LCCOMB_X19_Y4_N10
\CPU|Equal9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal9~5_combout\ = (!\CPU|IR\(1) & !\CPU|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datac => \CPU|IR\(0),
	combout => \CPU|Equal9~5_combout\);

-- Location: LCFF_X12_Y8_N21
\UART|dataOut[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~4_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(3));

-- Location: LCCOMB_X24_Y6_N6
\CPU|mcode|Mux121~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux121~2_combout\ = (\CPU|IR\(5)) # (((!\CPU|mcode|process_0~2_combout\) # (!\CPU|mcode|process_0~1_combout\)) # (!\CPU|Equal9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|Equal9~5_combout\,
	datac => \CPU|mcode|process_0~1_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux121~2_combout\);

-- Location: LCCOMB_X13_Y8_N14
\CPU|BAL[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[1]~6_combout\ = ((\CPU|mcode|Mux119~1_combout\ & \CPU|Equal7~0_combout\)) # (!\CPU|mcode|Mux121~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux119~1_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|mcode|Mux121~4_combout\,
	combout => \CPU|BAL[1]~6_combout\);

-- Location: LCCOMB_X14_Y10_N20
\CPU|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal13~0_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|Set_Addr_To_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Equal13~0_combout\);

-- Location: LCCOMB_X13_Y8_N2
\CPU|BAL~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~8_combout\ = (\CPU|BAL[1]~7_combout\ & (((\CPU|BAL[1]~6_combout\) # (\CPU|Add7~0_combout\)))) # (!\CPU|BAL[1]~7_combout\ & (\CPU|Equal13~0_combout\ & (!\CPU|BAL[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal13~0_combout\,
	datab => \CPU|BAL[1]~7_combout\,
	datac => \CPU|BAL[1]~6_combout\,
	datad => \CPU|Add7~0_combout\,
	combout => \CPU|BAL~8_combout\);

-- Location: LCCOMB_X18_Y9_N28
\CPU|mcode|Mux110~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~22_combout\ = (\CPU|IR\(1) & (\CPU|mcode|Mux37~0_combout\ & (\CPU|mcode|Mux13~0_combout\ & !\CPU|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux37~0_combout\,
	datac => \CPU|mcode|Mux13~0_combout\,
	datad => \CPU|IR\(0),
	combout => \CPU|mcode|Mux110~22_combout\);

-- Location: LCCOMB_X18_Y9_N14
\CPU|mcode|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux8~1_combout\ = (\CPU|mcode|Mux8~0_combout\) # (!\CPU|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datad => \CPU|mcode|Mux8~0_combout\,
	combout => \CPU|mcode|Mux8~1_combout\);

-- Location: LCCOMB_X18_Y9_N12
\CPU|mcode|Mux110~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~23_combout\ = (\CPU|mcode|Mux110~2_combout\ & ((\CPU|mcode|Mux110~22_combout\) # ((!\CPU|mcode|Mux37~0_combout\ & \CPU|mcode|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datab => \CPU|mcode|Mux110~2_combout\,
	datac => \CPU|mcode|Mux8~1_combout\,
	datad => \CPU|mcode|Mux110~22_combout\,
	combout => \CPU|mcode|Mux110~23_combout\);

-- Location: LCCOMB_X18_Y10_N10
\CPU|mcode|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~3_combout\ = (!\CPU|IR\(0) & (\CPU|IR\(7) & !\CPU|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux55~3_combout\);

-- Location: LCCOMB_X18_Y10_N24
\CPU|mcode|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux7~0_combout\ = (\CPU|IR\(6) & ((!\CPU|IR\(1)))) # (!\CPU|IR\(6) & (!\CPU|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux7~0_combout\);

-- Location: LCCOMB_X13_Y7_N20
\CPU|BAL~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~9_combout\ = (\CPU|BAL[1]~6_combout\ & ((\CPU|BAL~8_combout\ & ((\CPU|Add8~0_combout\))) # (!\CPU|BAL~8_combout\ & (\CPU|BAH[0]~0_combout\)))) # (!\CPU|BAL[1]~6_combout\ & (((\CPU|BAL~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAH[0]~0_combout\,
	datab => \CPU|BAL[1]~6_combout\,
	datac => \CPU|Add8~0_combout\,
	datad => \CPU|BAL~8_combout\,
	combout => \CPU|BAL~9_combout\);

-- Location: LCCOMB_X17_Y4_N20
\CPU|mcode|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~3_combout\ = (!\CPU|IR\(0) & (!\CPU|IR\(5) & (!\CPU|MCycle\(0) & !\CPU|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(5),
	datac => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux48~3_combout\);

-- Location: LCCOMB_X17_Y5_N0
\CPU|mcode|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~5_combout\ = (!\CPU|MCycle\(1) & \CPU|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux37~5_combout\);

-- Location: LCCOMB_X17_Y5_N6
\CPU|mcode|Write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Write~2_combout\ = (\CPU|mcode|process_0~0_combout\ & (((\CPU|mcode|Mux37~5_combout\)))) # (!\CPU|mcode|process_0~0_combout\ & (\CPU|mcode|Mux62~1_combout\ & ((\CPU|mcode|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux62~1_combout\,
	datab => \CPU|mcode|Mux37~5_combout\,
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Write~2_combout\);

-- Location: LCCOMB_X14_Y12_N6
\CPU|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~18_combout\ = (\CPU|mcode|Mux122~2_combout\ & (((\CPU|Add9~16_combout\) # (!\CPU|Equal7~0_combout\)))) # (!\CPU|mcode|Mux122~2_combout\ & (\CPU|BAL[7]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL[7]~5_combout\,
	datab => \CPU|Add9~16_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|mcode|Mux122~2_combout\,
	combout => \CPU|Add9~18_combout\);

-- Location: LCCOMB_X26_Y8_N4
\CPU|alu|Q_t~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~1_combout\ = (\CPU|BusB\(2) & \CPU|BusA_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusB\(2),
	datac => \CPU|BusA_r\(2),
	combout => \CPU|alu|Q_t~1_combout\);

-- Location: LCCOMB_X26_Y8_N30
\CPU|alu|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~1_combout\ = (\CPU|ALU_Op_r\(3) & (((\CPU|alu|Add5~10_combout\) # (!\CPU|P\(3))))) # (!\CPU|ALU_Op_r\(3) & (\CPU|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|alu|Add5~10_combout\,
	datad => \CPU|P\(3),
	combout => \CPU|alu|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y8_N12
\CPU|alu|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~4_combout\ = (\CPU|alu|Mux6~1_combout\ & ((\CPU|alu|Add10~4_combout\) # ((\CPU|ALU_Op_r\(3))))) # (!\CPU|alu|Mux6~1_combout\ & (((!\CPU|ALU_Op_r\(3) & \CPU|alu|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux6~1_combout\,
	datab => \CPU|alu|Add10~4_combout\,
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Add9~4_combout\,
	combout => \CPU|alu|Mux5~4_combout\);

-- Location: LCCOMB_X26_Y8_N24
\CPU|alu|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~5_combout\ = (\CPU|ALU_Op_r\(3) & (\CPU|alu|Add5~6_combout\ $ (((\CPU|alu|Add5~4_combout\ & !\CPU|alu|Mux5~4_combout\))))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|alu|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add5~4_combout\,
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|alu|Mux5~4_combout\,
	datad => \CPU|alu|Add5~6_combout\,
	combout => \CPU|alu|Mux5~5_combout\);

-- Location: LCCOMB_X25_Y8_N18
\CPU|alu|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~6_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(2))) # (!\CPU|alu|Mux7~11_combout\ & ((\CPU|alu|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Mux7~11_combout\,
	datac => \CPU|BusA_r\(2),
	datad => \CPU|alu|Mux5~5_combout\,
	combout => \CPU|alu|Mux5~6_combout\);

-- Location: LCCOMB_X25_Y8_N24
\CPU|alu|Q_t~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~2_combout\ = (\CPU|BusA_r\(1) & \CPU|BusB\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(1),
	datad => \CPU|BusB\(1),
	combout => \CPU|alu|Q_t~2_combout\);

-- Location: LCCOMB_X26_Y8_N18
\CPU|alu|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~6_combout\ = (!\CPU|alu|Mux6~1_combout\ & ((\CPU|ALU_Op_r\(3) & (!\CPU|alu|Add5~4_combout\)) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Add9~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add5~4_combout\,
	datab => \CPU|alu|Mux6~1_combout\,
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Add9~2_combout\,
	combout => \CPU|alu|Mux6~6_combout\);

-- Location: LCCOMB_X27_Y8_N10
\CPU|alu|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~7_combout\ = (\CPU|alu|Mux6~1_combout\ & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Add5~4_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|alu|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux6~1_combout\,
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|alu|Add10~2_combout\,
	datad => \CPU|alu|Add5~4_combout\,
	combout => \CPU|alu|Mux6~7_combout\);

-- Location: LCCOMB_X26_Y8_N0
\CPU|alu|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~8_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(1))) # (!\CPU|alu|Mux7~11_combout\ & (((\CPU|alu|Mux6~7_combout\) # (\CPU|alu|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(1),
	datab => \CPU|alu|Mux7~11_combout\,
	datac => \CPU|alu|Mux6~7_combout\,
	datad => \CPU|alu|Mux6~6_combout\,
	combout => \CPU|alu|Mux6~8_combout\);

-- Location: LCFF_X15_Y8_N1
\CPU|X[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[1]~0_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(1));

-- Location: LCFF_X14_Y6_N21
\CPU|ABC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[2]~1_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(2));

-- Location: LCCOMB_X24_Y8_N2
\CPU|alu|AL[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|AL[5]~0_combout\ = \CPU|alu|Add0~8_combout\ $ (((\CPU|alu|Add0~6_combout\ & (\CPU|P\(3) & !\CPU|alu|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~6_combout\,
	datab => \CPU|P\(3),
	datac => \CPU|alu|Add0~8_combout\,
	datad => \CPU|alu|Mux11~0_combout\,
	combout => \CPU|alu|AL[5]~0_combout\);

-- Location: LCCOMB_X24_Y8_N20
\CPU|alu|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~0_combout\ = (\CPU|alu|Add0~2_combout\) # (\CPU|alu|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Add0~2_combout\,
	datad => \CPU|alu|Add0~4_combout\,
	combout => \CPU|alu|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y8_N22
\CPU|alu|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~1_combout\ = (\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Add0~6_combout\ $ (((\CPU|alu|Mux4~0_combout\ & \CPU|alu|Mux6~0_combout\))))) # (!\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux4~0_combout\,
	datab => \CPU|alu|Mux0~5_combout\,
	datac => \CPU|alu|Mux6~0_combout\,
	datad => \CPU|alu|Add0~6_combout\,
	combout => \CPU|alu|Mux4~1_combout\);

-- Location: LCCOMB_X25_Y8_N12
\CPU|alu|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~2_combout\ = (\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Mux4~1_combout\)))) # (!\CPU|alu|Mux0~5_combout\ & ((\CPU|BusA_r\(3) & ((!\CPU|alu|Mux4~1_combout\) # (!\CPU|BusB\(3)))) # (!\CPU|BusA_r\(3) & (\CPU|BusB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(3),
	datab => \CPU|BusB\(3),
	datac => \CPU|alu|Mux0~5_combout\,
	datad => \CPU|alu|Mux4~1_combout\,
	combout => \CPU|alu|Mux4~2_combout\);

-- Location: LCCOMB_X26_Y8_N22
\CPU|alu|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add7~0_combout\ = \CPU|alu|Add5~8_combout\ $ (((\CPU|alu|Add5~6_combout\ & \CPU|alu|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add5~6_combout\,
	datac => \CPU|alu|Add5~8_combout\,
	datad => \CPU|alu|Add5~4_combout\,
	combout => \CPU|alu|Add7~0_combout\);

-- Location: LCCOMB_X26_Y8_N20
\CPU|alu|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~5_combout\ = (\CPU|alu|Mux6~1_combout\ & (((!\CPU|ALU_Op_r\(3))))) # (!\CPU|alu|Mux6~1_combout\ & ((\CPU|ALU_Op_r\(3) & ((!\CPU|alu|Add7~0_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|alu|Add9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add9~6_combout\,
	datab => \CPU|alu|Mux6~1_combout\,
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Add7~0_combout\,
	combout => \CPU|alu|Mux4~5_combout\);

-- Location: LCCOMB_X26_Y8_N2
\CPU|alu|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~6_combout\ = (\CPU|alu|Mux4~5_combout\ & (((\CPU|alu|Add10~6_combout\)) # (!\CPU|alu|Mux6~1_combout\))) # (!\CPU|alu|Mux4~5_combout\ & (\CPU|alu|Mux6~1_combout\ & (\CPU|alu|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux4~5_combout\,
	datab => \CPU|alu|Mux6~1_combout\,
	datac => \CPU|alu|Add5~8_combout\,
	datad => \CPU|alu|Add10~6_combout\,
	combout => \CPU|alu|Mux4~6_combout\);

-- Location: LCCOMB_X26_Y8_N28
\CPU|alu|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~7_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(3))) # (!\CPU|alu|Mux7~11_combout\ & ((\CPU|alu|Mux4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Mux7~11_combout\,
	datac => \CPU|BusA_r\(3),
	datad => \CPU|alu|Mux4~6_combout\,
	combout => \CPU|alu|Mux4~7_combout\);

-- Location: LCCOMB_X14_Y6_N6
\CPU|DL~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~5_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|S[3]~2_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAL[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datac => \CPU|S[3]~2_combout\,
	datad => \CPU|BAL[3]~1_combout\,
	combout => \CPU|DL~5_combout\);

-- Location: LCFF_X15_Y8_N21
\CPU|Y[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|alu|Mux3~3_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(4));

-- Location: LCCOMB_X27_Y9_N28
\CPU|alu|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~9_combout\ = (\CPU|ALU_Op_r\(3) & (((\CPU|alu|Mux0~6_combout\)))) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux0~6_combout\ & (\CPU|alu|Add10~12_combout\)) # (!\CPU|alu|Mux0~6_combout\ & ((\CPU|alu|Add9~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|alu|Add10~12_combout\,
	datac => \CPU|alu|Mux0~6_combout\,
	datad => \CPU|alu|Add9~12_combout\,
	combout => \CPU|alu|Mux1~9_combout\);

-- Location: LCCOMB_X27_Y9_N26
\CPU|alu|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~10_combout\ = (\CPU|ALU_Op_r\(3) & (\CPU|alu|Add6~6_combout\ $ (((\CPU|alu|Add6~4_combout\ & !\CPU|alu|Mux1~9_combout\))))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|alu|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|alu|Add6~6_combout\,
	datac => \CPU|alu|Add6~4_combout\,
	datad => \CPU|alu|Mux1~9_combout\,
	combout => \CPU|alu|Mux1~10_combout\);

-- Location: LCCOMB_X27_Y9_N24
\CPU|alu|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~11_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(6))) # (!\CPU|alu|Mux7~11_combout\ & ((\CPU|alu|Mux1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(6),
	datac => \CPU|alu|Mux7~11_combout\,
	datad => \CPU|alu|Mux1~10_combout\,
	combout => \CPU|alu|Mux1~11_combout\);

-- Location: LCFF_X20_Y6_N21
\CPU|ABC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|ABC[6]~feeder_combout\,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(6));

-- Location: LCFF_X18_Y4_N11
\CPU|ABC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[5]~3_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(5));

-- Location: LCCOMB_X25_Y9_N0
\CPU|alu|Q_t~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~7_combout\ = \CPU|BusA_r\(7) $ (\CPU|BusB\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(7),
	datac => \CPU|BusB\(7),
	combout => \CPU|alu|Q_t~7_combout\);

-- Location: LCFF_X15_Y6_N11
\CPU|ABC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[7]~5_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(7));

-- Location: LCCOMB_X15_Y12_N4
\CPU|AD~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~19_combout\ = (\CPU|AD[0]~3_combout\ & (((\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & ((\CPU|AD[0]~0_combout\ & (\CPU|Add6~2_combout\)) # (!\CPU|AD[0]~0_combout\ & ((\CPU|Add11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add6~2_combout\,
	datab => \CPU|Add11~2_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~19_combout\);

-- Location: LCCOMB_X14_Y8_N18
\CPU|BAL~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~20_combout\ = (\CPU|BAL[1]~7_combout\ & (((\CPU|BAL[1]~6_combout\)))) # (!\CPU|BAL[1]~7_combout\ & ((\CPU|BAL[1]~6_combout\ & ((\CPU|BAH[1]~1_combout\))) # (!\CPU|BAL[1]~6_combout\ & (\CPU|RstCycle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|RstCycle~regout\,
	datab => \CPU|BAL[1]~7_combout\,
	datac => \CPU|BAH[1]~1_combout\,
	datad => \CPU|BAL[1]~6_combout\,
	combout => \CPU|BAL~20_combout\);

-- Location: LCFF_X12_Y9_N9
\FNKey1Toggle|FNDelta3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \FNKey1Toggle|FNDelta2~regout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FNKey1Toggle|FNDelta3~regout\);

-- Location: LCFF_X12_Y9_N29
\FNKey1Toggle|FNDelta2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \FNKey1Toggle|FNDelta2~feeder_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FNKey1Toggle|FNDelta2~regout\);

-- Location: LCCOMB_X18_Y11_N24
\FNKey1Toggle|loopback~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FNKey1Toggle|loopback~0_combout\ = \FNKey1Toggle|loopback~regout\ $ (((\FNKey1Toggle|FNDelta2~regout\ & !\FNKey1Toggle|FNDelta3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FNKey1Toggle|FNDelta2~regout\,
	datac => \FNKey1Toggle|loopback~regout\,
	datad => \FNKey1Toggle|FNDelta3~regout\,
	combout => \FNKey1Toggle|loopback~0_combout\);

-- Location: LCCOMB_X18_Y7_N12
\UART|txState.idle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txState.idle~0_combout\ = (\UART|txState.dataBit~regout\ & !\UART|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.dataBit~regout\,
	datac => \UART|Equal8~0_combout\,
	combout => \UART|txState.idle~0_combout\);

-- Location: LCFF_X18_Y7_N1
\UART|txBuffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector32~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(1));

-- Location: LCFF_X15_Y6_N1
\UART|txByteLatch[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \CPU|Mux84~4_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(0));

-- Location: LCCOMB_X18_Y7_N6
\UART|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector33~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(1))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txBuffer\(1),
	datac => \UART|txState.dataBit~regout\,
	datad => \UART|txByteLatch\(0),
	combout => \UART|Selector33~0_combout\);

-- Location: LCCOMB_X18_Y7_N16
\UART|txBuffer[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBuffer[0]~0_combout\ = (\UART|txd~0_combout\ & ((\UART|txByteSent~0_combout\) # ((\UART|Selector25~0_combout\ & !\UART|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txd~0_combout\,
	datab => \UART|Selector25~0_combout\,
	datac => \UART|Equal8~0_combout\,
	datad => \UART|txByteSent~0_combout\,
	combout => \UART|txBuffer[0]~0_combout\);

-- Location: LCCOMB_X17_Y10_N16
\UART|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add9~0_combout\ = \UART|txBitCount\(3) $ (((\UART|txBitCount\(1) & (\UART|txBitCount\(0) & \UART|txBitCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBitCount\(1),
	datab => \UART|txBitCount\(0),
	datac => \UART|txBitCount\(3),
	datad => \UART|txBitCount\(2),
	combout => \UART|Add9~0_combout\);

-- Location: LCCOMB_X17_Y10_N24
\UART|txBitCount[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBitCount[1]~3_combout\ = (\UART|txBitCount[0]~0_combout\ & (\UART|txState.dataBit~regout\ & (\UART|txBitCount\(0) $ (\UART|txBitCount\(1))))) # (!\UART|txBitCount[0]~0_combout\ & (((\UART|txBitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBitCount\(0),
	datab => \UART|txState.dataBit~regout\,
	datac => \UART|txBitCount\(1),
	datad => \UART|txBitCount[0]~0_combout\,
	combout => \UART|txBitCount[1]~3_combout\);

-- Location: LCCOMB_X17_Y10_N20
\UART|Add9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add9~1_combout\ = \UART|txBitCount\(2) $ (((\UART|txBitCount\(0) & \UART|txBitCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBitCount\(2),
	datab => \UART|txBitCount\(0),
	datac => \UART|txBitCount\(1),
	combout => \UART|Add9~1_combout\);

-- Location: LCFF_X27_Y7_N21
\BaudRateGen|w_serialCount[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(13));

-- Location: LCFF_X27_Y7_N17
\BaudRateGen|w_serialCount[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(11));

-- Location: LCFF_X27_Y7_N13
\BaudRateGen|w_serialCount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(9));

-- Location: LCFF_X27_Y7_N11
\BaudRateGen|w_serialCount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(8));

-- Location: LCFF_X27_Y7_N7
\BaudRateGen|w_serialCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(6));

-- Location: LCCOMB_X2_Y4_N6
\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\);

-- Location: LCCOMB_X2_Y4_N10
\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\);

-- Location: LCCOMB_X2_Y4_N12
\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~12_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\);

-- Location: LCCOMB_X3_Y4_N26
\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\);

-- Location: LCCOMB_X3_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~8_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\);

-- Location: LCCOMB_X1_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\ = (\VDU|Add2~6_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~6_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\);

-- Location: LCCOMB_X1_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\);

-- Location: LCCOMB_X4_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\ = (\VDU|Add2~2_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~2_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\);

-- Location: LCCOMB_X6_Y4_N10
\VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\);

-- Location: LCCOMB_X3_Y4_N22
\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\);

-- Location: LCCOMB_X6_Y4_N8
\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\);

-- Location: LCCOMB_X6_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\ = (\VDU|Add2~0_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\);

-- Location: LCCOMB_X6_Y4_N22
\VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\ = (\VDU|Add2~0_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\);

-- Location: LCCOMB_X6_Y11_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ = (\VDU|Add5~16_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\);

-- Location: LCCOMB_X6_Y11_N24
\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\ = (\VDU|Add5~14_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~14_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\);

-- Location: LCCOMB_X6_Y11_N28
\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\);

-- Location: LCCOMB_X5_Y11_N12
\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\);

-- Location: LCCOMB_X5_Y11_N10
\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ = (\VDU|Add5~8_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~8_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\);

-- Location: LCCOMB_X5_Y11_N2
\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\);

-- Location: LCCOMB_X5_Y11_N8
\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ = (\VDU|Add5~4_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~4_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\);

-- Location: LCCOMB_X5_Y11_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\ = (\VDU|Add5~2_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~2_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\);

-- Location: LCCOMB_X7_Y11_N0
\VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\);

-- Location: LCCOMB_X7_Y11_N26
\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\);

-- Location: LCCOMB_X7_Y11_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\);

-- Location: LCCOMB_X7_Y8_N14
\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Add5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Add5~2_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\);

-- Location: LCCOMB_X12_Y3_N16
\VDU|dispAttWRData~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~5_combout\ = (\VDU|Equal51~1_combout\ & (((\VDU|dispAttWRData\(4))))) # (!\VDU|Equal51~1_combout\ & (((\VDU|Equal47~5_combout\)) # (!\VDU|dispAttWRData\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(0),
	datab => \VDU|Equal51~1_combout\,
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|dispAttWRData\(4),
	combout => \VDU|dispAttWRData~5_combout\);

-- Location: LCCOMB_X12_Y3_N24
\VDU|dispAttWRData~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~7_combout\ = (\VDU|Equal50~0_combout\ & (((\VDU|dispAttWRData\(4))))) # (!\VDU|Equal50~0_combout\ & ((\VDU|Equal47~5_combout\) # ((!\VDU|dispAttWRData\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal50~0_combout\,
	datab => \VDU|Equal47~5_combout\,
	datac => \VDU|dispAttWRData\(0),
	datad => \VDU|dispAttWRData\(4),
	combout => \VDU|dispAttWRData~7_combout\);

-- Location: LCCOMB_X9_Y6_N0
\VDU|Equal44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal44~0_combout\ = (!\VDU|paramCount\(2) & (!\VDU|paramCount\(1) & \VDU|paramCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(2),
	datab => \VDU|paramCount\(1),
	datad => \VDU|paramCount\(0),
	combout => \VDU|Equal44~0_combout\);

-- Location: LCCOMB_X10_Y7_N28
\VDU|display_store~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~27_combout\ = (\VDU|Equal44~0_combout\ & (!\VDU|param1\(0) & (!\VDU|param1\(4) & !\VDU|param1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|param1\(0),
	datac => \VDU|param1\(4),
	datad => \VDU|param1\(2),
	combout => \VDU|display_store~27_combout\);

-- Location: LCCOMB_X15_Y1_N4
\VDU|screen_render~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~10_combout\ = (\VDU|vertLineCount\(3) & ((\VDU|vertLineCount\(2)) # ((\VDU|vertLineCount\(1) & \VDU|vertLineCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(1),
	datab => \VDU|vertLineCount\(3),
	datac => \VDU|vertLineCount\(0),
	datad => \VDU|vertLineCount\(2),
	combout => \VDU|screen_render~10_combout\);

-- Location: LCCOMB_X14_Y1_N20
\VDU|screen_render~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~11_combout\ = (\VDU|vertLineCount\(7) & (\VDU|vertLineCount\(4) & \VDU|screen_render~10_combout\)) # (!\VDU|vertLineCount\(7) & ((\VDU|vertLineCount\(4)) # (\VDU|screen_render~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(7),
	datac => \VDU|vertLineCount\(4),
	datad => \VDU|screen_render~10_combout\,
	combout => \VDU|screen_render~11_combout\);

-- Location: LCCOMB_X14_Y1_N10
\VDU|screen_render~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~12_combout\ = (\VDU|vertLineCount\(6) & ((\VDU|screen_render~11_combout\) # (\VDU|vertLineCount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(6),
	datac => \VDU|screen_render~11_combout\,
	datad => \VDU|vertLineCount\(5),
	combout => \VDU|screen_render~12_combout\);

-- Location: LCCOMB_X14_Y1_N4
\VDU|vActive~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vActive~0_combout\ = (\VDU|LessThan0~1_combout\ & ((\VDU|LessThan3~1_combout\ & ((\VDU|vActive~regout\))) # (!\VDU|LessThan3~1_combout\ & (!\VDU|screen_render~13_combout\)))) # (!\VDU|LessThan0~1_combout\ & (((\VDU|vActive~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|screen_render~13_combout\,
	datab => \VDU|LessThan0~1_combout\,
	datac => \VDU|vActive~regout\,
	datad => \VDU|LessThan3~1_combout\,
	combout => \VDU|vActive~0_combout\);

-- Location: LCCOMB_X15_Y1_N6
\VDU|charScanLine[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[3]~4_combout\ = (\VDU|vertLineCount\(6) & (\VDU|vertLineCount\(3) & (\VDU|vertLineCount\(0) & \VDU|vertLineCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(6),
	datab => \VDU|vertLineCount\(3),
	datac => \VDU|vertLineCount\(0),
	datad => \VDU|vertLineCount\(1),
	combout => \VDU|charScanLine[3]~4_combout\);

-- Location: LCCOMB_X14_Y1_N24
\VDU|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add8~0_combout\ = \VDU|charScanLine\(2) $ (((\VDU|charScanLine\(0) & \VDU|charScanLine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charScanLine\(0),
	datac => \VDU|charScanLine\(1),
	datad => \VDU|charScanLine\(2),
	combout => \VDU|Add8~0_combout\);

-- Location: LCCOMB_X7_Y5_N20
\VDU|LessThan53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan53~0_combout\ = (\VDU|cursorHoriz\(1) & (\VDU|cursorHoriz\(0) & (\VDU|cursorHoriz\(2) & \VDU|cursorHoriz\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(1),
	datab => \VDU|cursorHoriz\(0),
	datac => \VDU|cursorHoriz\(2),
	datad => \VDU|cursorHoriz\(3),
	combout => \VDU|LessThan53~0_combout\);

-- Location: LCFF_X9_Y4_N21
\VDU|cursorVertRestore[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector23~0_combout\,
	ena => \VDU|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVertRestore\(1));

-- Location: LCCOMB_X9_Y4_N6
\VDU|Equal62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal62~0_combout\ = (\VDU|Add50~0_combout\ & (\VDU|cursorVert\(1) & (\VDU|cursorVert\(0) $ (\VDU|cursorVertRestore\(0))))) # (!\VDU|Add50~0_combout\ & (!\VDU|cursorVert\(1) & (\VDU|cursorVert\(0) $ (\VDU|cursorVertRestore\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add50~0_combout\,
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(1),
	datad => \VDU|cursorVertRestore\(0),
	combout => \VDU|Equal62~0_combout\);

-- Location: LCFF_X9_Y8_N21
\VDU|dispState.clearC2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispState.clearC2~feeder_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearC2~regout\);

-- Location: LCCOMB_X10_Y9_N12
\VDU|display_store~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~33_combout\ = (\VDU|Equal56~0_combout\ & (!\VDU|dispCharWRData\(0) & (!\VDU|dispCharWRData\(1) & !\VDU|dispCharWRData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal56~0_combout\,
	datab => \VDU|dispCharWRData\(0),
	datac => \VDU|dispCharWRData\(1),
	datad => \VDU|dispCharWRData\(2),
	combout => \VDU|display_store~33_combout\);

-- Location: LCCOMB_X8_Y7_N10
\VDU|cursorHoriz[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~7_combout\ = (\VDU|dispState.clearS2~regout\ & ((!\VDU|cursorVert\(3)) # (!\VDU|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearS2~regout\,
	datab => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert\(3),
	combout => \VDU|cursorHoriz[3]~7_combout\);

-- Location: LCCOMB_X8_Y6_N6
\VDU|cursorVert~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~15_combout\ = (\VDU|cursorVert\(0) & (((!\VDU|cursorVert~10_combout\ & !\VDU|display_store~39_combout\)) # (!\VDU|cursorVert~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~11_combout\,
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert~10_combout\,
	datad => \VDU|display_store~39_combout\,
	combout => \VDU|cursorVert~15_combout\);

-- Location: LCCOMB_X12_Y4_N26
\VDU|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~5_combout\ = (\VDU|dispState.del3~regout\) # ((\VDU|dispState.ins3~regout\ & !\VDU|Equal62~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.ins3~regout\,
	datac => \VDU|Equal62~3_combout\,
	datad => \VDU|dispState.del3~regout\,
	combout => \VDU|Selector11~5_combout\);

-- Location: LCCOMB_X12_Y4_N8
\VDU|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~6_combout\ = (\VDU|cursorVert\(1) & (\VDU|cursorHoriz[3]~7_combout\ & (!\VDU|cursorVert\(0)))) # (!\VDU|cursorVert\(1) & ((\VDU|Selector11~5_combout\) # ((\VDU|cursorHoriz[3]~7_combout\ & \VDU|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~7_combout\,
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(1),
	datad => \VDU|Selector11~5_combout\,
	combout => \VDU|Selector11~6_combout\);

-- Location: LCCOMB_X12_Y4_N2
\VDU|Selector11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~7_combout\ = (\VDU|LessThan53~1_combout\ & ((\VDU|Selector11~6_combout\) # ((\VDU|cursorVertRestore\(1) & \VDU|Selector12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVertRestore\(1),
	datab => \VDU|Selector11~6_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|Selector12~1_combout\,
	combout => \VDU|Selector11~7_combout\);

-- Location: LCCOMB_X12_Y4_N14
\VDU|Selector11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~8_combout\ = ((\VDU|cursorHoriz[3]~8_combout\) # ((\VDU|cursorVert~77_combout\ & \VDU|dispState.dispNextLoc~regout\))) # (!\VDU|cursorVert[3]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~77_combout\,
	datab => \VDU|dispState.dispNextLoc~regout\,
	datac => \VDU|cursorVert[3]~28_combout\,
	datad => \VDU|cursorHoriz[3]~8_combout\,
	combout => \VDU|Selector11~8_combout\);

-- Location: LCCOMB_X12_Y4_N4
\VDU|Selector11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~9_combout\ = (\VDU|dispState.deleteLine~regout\) # ((\VDU|Selector12~8_combout\) # ((\VDU|dispState.ins3~regout\ & !\VDU|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.deleteLine~regout\,
	datab => \VDU|dispState.ins3~regout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|Selector12~8_combout\,
	combout => \VDU|Selector11~9_combout\);

-- Location: LCCOMB_X12_Y4_N6
\VDU|Add41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add41~0_combout\ = \VDU|cursorVert\(0) $ (\VDU|cursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(0),
	datad => \VDU|cursorVert\(1),
	combout => \VDU|Add41~0_combout\);

-- Location: LCCOMB_X12_Y4_N0
\VDU|Selector11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~10_combout\ = (\VDU|Selector11~7_combout\) # ((\VDU|Add41~0_combout\ & ((\VDU|Selector11~8_combout\))) # (!\VDU|Add41~0_combout\ & (\VDU|Selector11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add41~0_combout\,
	datab => \VDU|Selector11~9_combout\,
	datac => \VDU|Selector11~8_combout\,
	datad => \VDU|Selector11~7_combout\,
	combout => \VDU|Selector11~10_combout\);

-- Location: LCCOMB_X9_Y3_N20
\VDU|cursorVert~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~31_combout\ = (\VDU|display_store~51_combout\ & (!\VDU|Add41~0_combout\)) # (!\VDU|display_store~51_combout\ & (((\VDU|Add40~2_combout\ & \VDU|cursorVert[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add41~0_combout\,
	datab => \VDU|Add40~2_combout\,
	datac => \VDU|cursorVert[3]~17_combout\,
	datad => \VDU|display_store~51_combout\,
	combout => \VDU|cursorVert~31_combout\);

-- Location: LCCOMB_X8_Y7_N0
\VDU|cursorVert[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~46_combout\ = (\VDU|cursorHoriz[3]~7_combout\) # ((\VDU|dispState.dispNextLoc~regout\) # ((\VDU|dispState.dispWrite~regout\ & !\VDU|Equal57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datab => \VDU|cursorHoriz[3]~7_combout\,
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|cursorVert[3]~46_combout\);

-- Location: LCCOMB_X7_Y7_N12
\VDU|cursorVert[2]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~54_combout\ = (\VDU|dispState.del3~regout\ & ((\VDU|cursorVert[3]~51_combout\) # (\VDU|cursorVert\(1) $ (\VDU|cursorVert\(2))))) # (!\VDU|dispState.del3~regout\ & (\VDU|cursorVert[3]~51_combout\ & (\VDU|cursorVert\(1) $ 
-- (!\VDU|cursorVert\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.del3~regout\,
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert[3]~51_combout\,
	combout => \VDU|cursorVert[2]~54_combout\);

-- Location: LCCOMB_X7_Y7_N18
\VDU|cursorVert[3]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~55_combout\ = ((\VDU|LessThan53~1_combout\ & (\VDU|Equal62~3_combout\ & \VDU|dispState.ins3~regout\))) # (!\VDU|cursorVert[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~12_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|Equal62~3_combout\,
	datad => \VDU|dispState.ins3~regout\,
	combout => \VDU|cursorVert[3]~55_combout\);

-- Location: LCCOMB_X7_Y7_N24
\VDU|cursorVert[2]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~56_combout\ = (\VDU|cursorVertRestore\(2) & ((\VDU|cursorVert[3]~55_combout\) # ((\VDU|LessThan53~1_combout\ & \VDU|cursorVert[2]~54_combout\)))) # (!\VDU|cursorVertRestore\(2) & (((\VDU|LessThan53~1_combout\ & 
-- \VDU|cursorVert[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVertRestore\(2),
	datab => \VDU|cursorVert[3]~55_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert[2]~54_combout\,
	combout => \VDU|cursorVert[2]~56_combout\);

-- Location: LCCOMB_X10_Y5_N16
\VDU|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~4_combout\ = (!\VDU|display_store~28_combout\ & ((\VDU|display_store~50_combout\) # ((\VDU|cursorVert[3]~17_combout\ & \VDU|Add40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~17_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|Add40~4_combout\,
	datad => \VDU|display_store~50_combout\,
	combout => \VDU|Selector10~4_combout\);

-- Location: LCCOMB_X10_Y4_N30
\VDU|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~5_combout\ = (\VDU|Add42~4_combout\ & (!\VDU|Add42~14_combout\ & \VDU|LessThan44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add42~4_combout\,
	datab => \VDU|Add42~14_combout\,
	datad => \VDU|LessThan44~0_combout\,
	combout => \VDU|Selector10~5_combout\);

-- Location: LCCOMB_X10_Y5_N30
\VDU|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~6_combout\ = (\VDU|cursorVert[3]~58_combout\ & (((\VDU|Selector10~5_combout\) # (\VDU|cursorVert[3]~57_combout\)))) # (!\VDU|cursorVert[3]~58_combout\ & (\VDU|Selector10~8_combout\ & ((!\VDU|cursorVert[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector10~8_combout\,
	datab => \VDU|Selector10~5_combout\,
	datac => \VDU|cursorVert[3]~58_combout\,
	datad => \VDU|cursorVert[3]~57_combout\,
	combout => \VDU|Selector10~6_combout\);

-- Location: LCFF_X9_Y5_N9
\VDU|savedCursorVert[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorVert\(2),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorVert\(2));

-- Location: LCCOMB_X10_Y5_N24
\VDU|Selector10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~7_combout\ = (\VDU|cursorVert[3]~57_combout\ & ((\VDU|Selector10~6_combout\ & (\VDU|savedCursorVert\(2))) # (!\VDU|Selector10~6_combout\ & ((\VDU|Selector10~4_combout\))))) # (!\VDU|cursorVert[3]~57_combout\ & 
-- (((\VDU|Selector10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|savedCursorVert\(2),
	datab => \VDU|cursorVert[3]~57_combout\,
	datac => \VDU|Selector10~4_combout\,
	datad => \VDU|Selector10~6_combout\,
	combout => \VDU|Selector10~7_combout\);

-- Location: LCCOMB_X9_Y6_N4
\VDU|cursorVert[2]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~59_combout\ = (!\VDU|dispState.idle~regout\ & (((!\VDU|Equal33~2_combout\) # (!\VDU|Equal47~5_combout\)) # (!\VDU|Equal44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|Equal47~5_combout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|Equal33~2_combout\,
	combout => \VDU|cursorVert[2]~59_combout\);

-- Location: LCCOMB_X10_Y5_N28
\VDU|cursorVert[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~61_combout\ = (\VDU|cursorVert[2]~56_combout\) # ((\VDU|Selector10~7_combout\ & \VDU|cursorVert[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert[2]~56_combout\,
	datac => \VDU|Selector10~7_combout\,
	datad => \VDU|cursorVert[2]~60_combout\,
	combout => \VDU|cursorVert[2]~61_combout\);

-- Location: LCCOMB_X7_Y3_N20
\VDU|Add41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add41~1_combout\ = \VDU|cursorVert\(3) $ (((\VDU|cursorVert\(2) & (\VDU|cursorVert\(0) & \VDU|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert\(1),
	combout => \VDU|Add41~1_combout\);

-- Location: LCCOMB_X7_Y7_N30
\VDU|cursorVert[3]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~64_combout\ = (\VDU|cursorVert[3]~51_combout\ & (\VDU|cursorVert\(3) $ (((!\VDU|cursorVert\(1) & !\VDU|cursorVert\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(3),
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert[3]~51_combout\,
	combout => \VDU|cursorVert[3]~64_combout\);

-- Location: LCCOMB_X7_Y7_N0
\VDU|cursorVert[3]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~65_combout\ = (\VDU|cursorVert[3]~64_combout\) # ((\VDU|dispState.del3~regout\ & (\VDU|Add52~0_combout\ $ (\VDU|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.del3~regout\,
	datab => \VDU|Add52~0_combout\,
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert[3]~64_combout\,
	combout => \VDU|cursorVert[3]~65_combout\);

-- Location: LCCOMB_X7_Y7_N26
\VDU|cursorVert[3]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~66_combout\ = (\VDU|cursorVertRestore\(3) & ((\VDU|cursorVert[3]~55_combout\) # ((\VDU|LessThan53~1_combout\ & \VDU|cursorVert[3]~65_combout\)))) # (!\VDU|cursorVertRestore\(3) & (((\VDU|LessThan53~1_combout\ & 
-- \VDU|cursorVert[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVertRestore\(3),
	datab => \VDU|cursorVert[3]~55_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert[3]~65_combout\,
	combout => \VDU|cursorVert[3]~66_combout\);

-- Location: LCCOMB_X10_Y4_N24
\VDU|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector9~0_combout\ = (\VDU|Add42~14_combout\) # ((\VDU|Add42~6_combout\) # (!\VDU|LessThan44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add42~14_combout\,
	datac => \VDU|Add42~6_combout\,
	datad => \VDU|LessThan44~0_combout\,
	combout => \VDU|Selector9~0_combout\);

-- Location: LCCOMB_X10_Y2_N12
\VDU|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector9~2_combout\ = ((\VDU|Add47~6_combout\ & (!\VDU|Equal47~4_combout\)) # (!\VDU|Add47~6_combout\ & ((\VDU|Selector8~0_combout\)))) # (!\VDU|Equal47~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~4_combout\,
	datab => \VDU|Selector8~0_combout\,
	datac => \VDU|Add47~6_combout\,
	datad => \VDU|Equal47~3_combout\,
	combout => \VDU|Selector9~2_combout\);

-- Location: LCCOMB_X9_Y3_N6
\VDU|Add39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add39~1_combout\ = (\VDU|cursorVert\(0)) # ((\VDU|cursorVert\(1)) # ((\VDU|cursorVert\(2)) # (\VDU|cursorVert\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert\(3),
	combout => \VDU|Add39~1_combout\);

-- Location: LCCOMB_X7_Y7_N20
\VDU|cursorVert[4]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~71_combout\ = (\VDU|dispState.del3~regout\ & (\VDU|cursorVert\(4) $ (((\VDU|cursorVert\(3) & \VDU|Add52~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.del3~regout\,
	datab => \VDU|cursorVert\(3),
	datac => \VDU|cursorVert\(4),
	datad => \VDU|Add52~0_combout\,
	combout => \VDU|cursorVert[4]~71_combout\);

-- Location: LCCOMB_X7_Y7_N10
\VDU|cursorVert[4]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~72_combout\ = (\VDU|cursorVert[4]~71_combout\) # ((\VDU|cursorVert[3]~51_combout\ & (\VDU|LessThan41~0_combout\ $ (\VDU|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[4]~71_combout\,
	datab => \VDU|LessThan41~0_combout\,
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert[3]~51_combout\,
	combout => \VDU|cursorVert[4]~72_combout\);

-- Location: LCCOMB_X7_Y7_N16
\VDU|cursorVert[4]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~73_combout\ = (\VDU|cursorVert[4]~72_combout\ & ((\VDU|LessThan53~1_combout\) # ((\VDU|cursorVertRestore\(4) & \VDU|cursorVert[3]~55_combout\)))) # (!\VDU|cursorVert[4]~72_combout\ & (((\VDU|cursorVertRestore\(4) & 
-- \VDU|cursorVert[3]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[4]~72_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|cursorVertRestore\(4),
	datad => \VDU|cursorVert[3]~55_combout\,
	combout => \VDU|cursorVert[4]~73_combout\);

-- Location: LCCOMB_X10_Y5_N20
\VDU|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~1_combout\ = (!\VDU|display_store~28_combout\ & ((\VDU|display_store~50_combout\) # ((\VDU|cursorVert[3]~17_combout\ & \VDU|Add40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~17_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|Add40~8_combout\,
	datad => \VDU|display_store~50_combout\,
	combout => \VDU|Selector8~1_combout\);

-- Location: LCCOMB_X10_Y4_N26
\VDU|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~2_combout\ = (\VDU|Add42~14_combout\) # ((\VDU|Add42~8_combout\) # (!\VDU|LessThan44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add42~14_combout\,
	datac => \VDU|Add42~8_combout\,
	datad => \VDU|LessThan44~0_combout\,
	combout => \VDU|Selector8~2_combout\);

-- Location: LCCOMB_X10_Y2_N10
\VDU|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~3_combout\ = ((\VDU|Add47~8_combout\ & ((!\VDU|Equal47~4_combout\))) # (!\VDU|Add47~8_combout\ & (\VDU|Selector8~0_combout\))) # (!\VDU|Equal47~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~3_combout\,
	datab => \VDU|Selector8~0_combout\,
	datac => \VDU|Equal47~4_combout\,
	datad => \VDU|Add47~8_combout\,
	combout => \VDU|Selector8~3_combout\);

-- Location: LCCOMB_X10_Y5_N10
\VDU|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~4_combout\ = (\VDU|cursorVert[3]~58_combout\ & ((\VDU|Selector8~2_combout\) # ((\VDU|cursorVert[3]~57_combout\)))) # (!\VDU|cursorVert[3]~58_combout\ & (((\VDU|Selector8~3_combout\ & !\VDU|cursorVert[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector8~2_combout\,
	datab => \VDU|Selector8~3_combout\,
	datac => \VDU|cursorVert[3]~58_combout\,
	datad => \VDU|cursorVert[3]~57_combout\,
	combout => \VDU|Selector8~4_combout\);

-- Location: LCFF_X10_Y5_N9
\VDU|savedCursorVert[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorVert\(4),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorVert\(4));

-- Location: LCCOMB_X10_Y5_N8
\VDU|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~5_combout\ = (\VDU|cursorVert[3]~57_combout\ & ((\VDU|Selector8~4_combout\ & ((\VDU|savedCursorVert\(4)))) # (!\VDU|Selector8~4_combout\ & (\VDU|Selector8~1_combout\)))) # (!\VDU|cursorVert[3]~57_combout\ & (((\VDU|Selector8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector8~1_combout\,
	datab => \VDU|cursorVert[3]~57_combout\,
	datac => \VDU|savedCursorVert\(4),
	datad => \VDU|Selector8~4_combout\,
	combout => \VDU|Selector8~5_combout\);

-- Location: LCCOMB_X10_Y5_N22
\VDU|cursorVert[4]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~74_combout\ = (\VDU|cursorVert[4]~73_combout\) # ((\VDU|Selector8~5_combout\ & \VDU|cursorVert[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[4]~73_combout\,
	datac => \VDU|Selector8~5_combout\,
	datad => \VDU|cursorVert[2]~60_combout\,
	combout => \VDU|cursorVert[4]~74_combout\);

-- Location: LCCOMB_X12_Y4_N18
\VDU|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr3~1_combout\ = (!\VDU|dispState.dispNextLoc~regout\ & (!\VDU|dispState.ins3~regout\ & !\VDU|dispState.del3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.dispNextLoc~regout\,
	datac => \VDU|dispState.ins3~regout\,
	datad => \VDU|dispState.del3~regout\,
	combout => \VDU|WideOr3~1_combout\);

-- Location: LCFF_X7_Y5_N25
\VDU|cursorHorizRestore[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector31~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(0));

-- Location: LCCOMB_X7_Y10_N24
\VDU|cursorHoriz[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~18_combout\ = (!\VDU|param2\(3) & (!\VDU|param2\(1) & (!\VDU|param2\(0) & !\VDU|param2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(3),
	datab => \VDU|param2\(1),
	datac => \VDU|param2\(0),
	datad => \VDU|param2\(2),
	combout => \VDU|cursorHoriz[3]~18_combout\);

-- Location: LCCOMB_X7_Y10_N26
\VDU|cursorHoriz[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~19_combout\ = ((!\VDU|param2\(5) & ((\VDU|cursorHoriz[3]~18_combout\) # (!\VDU|param2\(4))))) # (!\VDU|param2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~18_combout\,
	datab => \VDU|param2\(5),
	datac => \VDU|param2\(6),
	datad => \VDU|param2\(4),
	combout => \VDU|cursorHoriz[3]~19_combout\);

-- Location: LCFF_X7_Y5_N15
\VDU|cursorHorizRestore[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector30~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(1));

-- Location: LCFF_X7_Y5_N13
\VDU|savedCursorHoriz[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(1),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(1));

-- Location: LCCOMB_X7_Y6_N2
\VDU|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~1_combout\ = (\VDU|cursorHoriz[3]~21_combout\ & (\VDU|Add44~4_combout\)) # (!\VDU|cursorHoriz[3]~21_combout\ & (((!\VDU|display_store~28_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~4_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector17~1_combout\);

-- Location: LCFF_X7_Y5_N19
\VDU|cursorHorizRestore[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector27~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(4));

-- Location: LCFF_X7_Y5_N1
\VDU|cursorHorizRestore[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector26~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(5));

-- Location: LCCOMB_X12_Y6_N6
\VDU|dispAttWRData~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~18_combout\ = (\VDU|display_store~9_combout\ & ((\VDU|display_store~8_combout\ & ((!\VDU|dispAttWRData~16_combout\))) # (!\VDU|display_store~8_combout\ & (!\VDU|Add35~0_combout\)))) # (!\VDU|display_store~9_combout\ & 
-- (((\VDU|Add35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~8_combout\,
	datab => \VDU|Add35~0_combout\,
	datac => \VDU|dispAttWRData~16_combout\,
	datad => \VDU|display_store~9_combout\,
	combout => \VDU|dispAttWRData~18_combout\);

-- Location: LCCOMB_X15_Y9_N16
\w_cpuClkCt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuClkCt~0_combout\ = (w_cpuClkCt(0) & (!\w_n_ramCS~0_combout\ & !w_cpuClkCt(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => w_cpuClkCt(0),
	datab => \w_n_ramCS~0_combout\,
	datac => w_cpuClkCt(1),
	combout => \w_cpuClkCt~0_combout\);

-- Location: LCCOMB_X19_Y4_N24
\CPU|mcode|Mux114~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux114~2_combout\ = (\CPU|IR\(7) & (!\CPU|IR\(4) & \CPU|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(6),
	combout => \CPU|mcode|Mux114~2_combout\);

-- Location: LCFF_X21_Y5_N21
\VDU|kbBuffer~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~25_regout\);

-- Location: LCFF_X20_Y5_N9
\VDU|kbBuffer~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~18_regout\);

-- Location: LCFF_X15_Y5_N17
\VDU|kbBuffer~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~46_regout\);

-- Location: LCFF_X15_Y5_N19
\VDU|kbBuffer~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~53_regout\);

-- Location: LCFF_X20_Y5_N23
\VDU|kbBuffer~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~39_regout\);

-- Location: LCCOMB_X15_Y5_N18
\VDU|kbBuffer~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~73_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~53_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~39_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(1),
	datab => \VDU|kbBuffer~39_regout\,
	datac => \VDU|kbBuffer~53_regout\,
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~73_combout\);

-- Location: LCFF_X17_Y5_N23
\VDU|kbBuffer~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~60_regout\);

-- Location: LCCOMB_X15_Y5_N16
\VDU|kbBuffer~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~74_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~73_combout\ & (\VDU|kbBuffer~60_regout\)) # (!\VDU|kbBuffer~73_combout\ & ((\VDU|kbBuffer~46_regout\))))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~60_regout\,
	datab => \VDU|kbReadPointer\(0),
	datac => \VDU|kbBuffer~46_regout\,
	datad => \VDU|kbBuffer~73_combout\,
	combout => \VDU|kbBuffer~74_combout\);

-- Location: LCFF_X19_Y10_N11
\UART|rxBuffer~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~77_regout\);

-- Location: LCFF_X21_Y7_N27
\UART|rxBuffer~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~53feeder_combout\,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~53_regout\);

-- Location: LCFF_X21_Y8_N29
\UART|rxBuffer~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~61_regout\);

-- Location: LCFF_X21_Y10_N23
\UART|rxBuffer~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~29feeder_combout\,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~29_regout\);

-- Location: LCFF_X21_Y10_N21
\UART|rxBuffer~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~21feeder_combout\,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~21_regout\);

-- Location: LCFF_X19_Y9_N25
\UART|rxBuffer~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~125_regout\);

-- Location: LCFF_X21_Y9_N5
\UART|rxBuffer~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~133_regout\);

-- Location: LCCOMB_X10_Y8_N12
\CPU|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux28~0_combout\ = (\CPU|mcode|Mux120~4_combout\ & ((\CPU|mcode|Mux119~1_combout\ & (\CPU|BAL\(8))) # (!\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add7~16_combout\))))) # (!\CPU|mcode|Mux120~4_combout\ & ((\CPU|BAL\(8)) # 
-- ((\CPU|mcode|Mux119~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(8),
	datab => \CPU|Add7~16_combout\,
	datac => \CPU|mcode|Mux120~4_combout\,
	datad => \CPU|mcode|Mux119~1_combout\,
	combout => \CPU|Mux28~0_combout\);

-- Location: LCCOMB_X13_Y8_N6
\CPU|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux28~1_combout\ = (\CPU|mcode|Mux120~4_combout\) # (!\CPU|mcode|Mux119~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux120~4_combout\,
	datad => \CPU|mcode|Mux119~1_combout\,
	combout => \CPU|Mux28~1_combout\);

-- Location: LCCOMB_X10_Y8_N6
\CPU|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux28~2_combout\ = ((\CPU|Mux28~0_combout\ & ((\CPU|Add8~16_combout\) # (\CPU|Mux28~1_combout\)))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux28~0_combout\,
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|Add8~16_combout\,
	datad => \CPU|Mux28~1_combout\,
	combout => \CPU|Mux28~2_combout\);

-- Location: LCCOMB_X19_Y4_N26
\CPU|mcode|Mux112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux112~1_combout\ = (\CPU|IR\(7) & (\CPU|mcode|Mux62~0_combout\ & (\CPU|IR\(1) $ (\CPU|IR\(4))))) # (!\CPU|IR\(7) & (\CPU|IR\(1) & (!\CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux62~0_combout\,
	combout => \CPU|mcode|Mux112~1_combout\);

-- Location: LCCOMB_X18_Y4_N12
\CPU|mcode|Mux112~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux112~3_combout\ = (\CPU|mcode|Mux110~18_combout\ & (\CPU|mcode|Mux110~2_combout\ & ((\CPU|IR\(6)) # (!\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux110~18_combout\,
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux110~2_combout\,
	combout => \CPU|mcode|Mux112~3_combout\);

-- Location: LCCOMB_X17_Y4_N4
\CPU|mcode|Mux115~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux115~2_combout\ = (\CPU|IR\(7) & (\CPU|IR\(6) & (\CPU|MCycle\(0) $ (\CPU|IR\(4))))) # (!\CPU|IR\(7) & ((\CPU|MCycle\(0) $ (\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(6),
	datac => \CPU|MCycle\(0),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux115~2_combout\);

-- Location: LCCOMB_X17_Y4_N10
\CPU|mcode|Mux115~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux115~3_combout\ = (\CPU|IR\(1) & (\CPU|mcode|Mux115~2_combout\ & (\CPU|MCycle\(2) & \CPU|mcode|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux115~2_combout\,
	datac => \CPU|MCycle\(2),
	datad => \CPU|mcode|process_0~1_combout\,
	combout => \CPU|mcode|Mux115~3_combout\);

-- Location: LCCOMB_X12_Y9_N2
\CPU|mcode|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux61~0_combout\ = (\CPU|IR\(4) & (((!\CPU|IR\(6))) # (!\CPU|IR\(1)))) # (!\CPU|IR\(4) & ((\CPU|IR\(1)) # ((\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux61~0_combout\);

-- Location: LCCOMB_X17_Y4_N0
\CPU|mcode|Mux115~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux115~4_combout\ = (\CPU|mcode|Mux115~3_combout\) # ((\CPU|mcode|Mux115~6_combout\ & (!\CPU|MCycle\(2) & \CPU|S[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux115~3_combout\,
	datab => \CPU|mcode|Mux115~6_combout\,
	datac => \CPU|MCycle\(2),
	datad => \CPU|S[0]~9_combout\,
	combout => \CPU|mcode|Mux115~4_combout\);

-- Location: LCCOMB_X24_Y9_N30
\CPU|alu|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~12_combout\ = (\CPU|P\(3) & (\CPU|alu|Add3~6_combout\ & ((\CPU|alu|Add3~2_combout\) # (\CPU|alu|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~2_combout\,
	datab => \CPU|P\(3),
	datac => \CPU|alu|Add3~6_combout\,
	datad => \CPU|alu|Add3~4_combout\,
	combout => \CPU|alu|Mux7~12_combout\);

-- Location: LCCOMB_X25_Y9_N24
\CPU|alu|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~13_combout\ = (\CPU|ALU_Op_r\(0) & ((\CPU|alu|Add3~8_combout\) # ((\CPU|alu|Mux7~12_combout\)))) # (!\CPU|ALU_Op_r\(0) & (((\CPU|P\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|alu|Add3~8_combout\,
	datac => \CPU|alu|Mux7~12_combout\,
	datad => \CPU|P\(0),
	combout => \CPU|alu|Mux7~13_combout\);

-- Location: LCCOMB_X26_Y7_N6
\CPU|alu|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux9~0_combout\ = (\CPU|ALU_Op_r\(3) & (\CPU|P\(0) & (!\CPU|ALU_Op_r\(1)))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|ALU_Op_r\(1)) # (\CPU|BusA_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(0),
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|BusA_r\(7),
	combout => \CPU|alu|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y7_N26
\CPU|alu|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux9~1_combout\ = (\CPU|alu|Mux9~0_combout\ & ((\CPU|BusA_r\(0)) # ((!\CPU|ALU_Op_r\(1))))) # (!\CPU|alu|Mux9~0_combout\ & (((\CPU|alu|Mux7~13_combout\ & \CPU|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux9~0_combout\,
	datab => \CPU|BusA_r\(0),
	datac => \CPU|alu|Mux7~13_combout\,
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y7_N28
\CPU|P~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~8_combout\ = (\CPU|ALU_Op_r\(3) & ((\CPU|ALU_Op_r\(1) & (\CPU|alu|Add6~10_combout\)) # (!\CPU|ALU_Op_r\(1) & ((\CPU|P\(0)))))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|P\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~10_combout\,
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|P\(0),
	combout => \CPU|P~8_combout\);

-- Location: LCCOMB_X25_Y7_N12
\CPU|P~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~9_combout\ = (!\CPU|P~6_combout\ & ((\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux9~1_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|P~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(2),
	datab => \CPU|P~8_combout\,
	datac => \CPU|P~6_combout\,
	datad => \CPU|alu|Mux9~1_combout\,
	combout => \CPU|P~9_combout\);

-- Location: LCFF_X19_Y10_N29
\UART|rxBuffer~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~97_regout\);

-- Location: LCFF_X20_Y10_N29
\UART|rxBuffer~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~89_regout\);

-- Location: LCFF_X19_Y10_N27
\UART|rxBuffer~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~81_regout\);

-- Location: LCCOMB_X19_Y10_N26
\UART|rxBuffer~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~151_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~89_regout\) # ((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~81_regout\ & !\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~89_regout\,
	datac => \UART|rxBuffer~81_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~151_combout\);

-- Location: LCFF_X20_Y9_N3
\UART|rxBuffer~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~105_regout\);

-- Location: LCCOMB_X19_Y10_N28
\UART|rxBuffer~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~152_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~151_combout\ & (\UART|rxBuffer~105_regout\)) # (!\UART|rxBuffer~151_combout\ & ((\UART|rxBuffer~97_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~105_regout\,
	datac => \UART|rxBuffer~97_regout\,
	datad => \UART|rxBuffer~151_combout\,
	combout => \UART|rxBuffer~152_combout\);

-- Location: LCFF_X22_Y8_N15
\UART|rxBuffer~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~73_regout\);

-- Location: LCFF_X20_Y9_N25
\UART|rxBuffer~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~17_regout\);

-- Location: LCFF_X21_Y9_N31
\UART|rxBuffer~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~137feeder_combout\,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~137_regout\);

-- Location: LCFF_X20_Y5_N17
\VDU|kbBuffer~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~43_regout\);

-- Location: LCCOMB_X26_Y9_N10
\CPU|alu|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~2_combout\ = (!\CPU|alu|Add6~8_combout\ & (!\CPU|alu|Add6~2_combout\ & (!\CPU|alu|Add6~4_combout\ & !\CPU|alu|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~8_combout\,
	datab => \CPU|alu|Add6~2_combout\,
	datac => \CPU|alu|Add6~4_combout\,
	datad => \CPU|alu|Add6~6_combout\,
	combout => \CPU|alu|Mux11~2_combout\);

-- Location: LCCOMB_X25_Y8_N22
\CPU|alu|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~10_combout\ = (!\CPU|alu|Q_t~2_combout\ & (!\CPU|alu|Q_t~3_combout\ & (!\CPU|alu|Q_t~0_combout\ & !\CPU|alu|Q_t~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Q_t~2_combout\,
	datab => \CPU|alu|Q_t~3_combout\,
	datac => \CPU|alu|Q_t~0_combout\,
	datad => \CPU|alu|Q_t~1_combout\,
	combout => \CPU|alu|Mux11~10_combout\);

-- Location: LCCOMB_X22_Y9_N30
\CPU|alu|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux8~0_combout\ = \CPU|BusA_r\(7) $ (((\CPU|ALU_Op_r\(2) & \CPU|alu|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|ALU_Op_r\(2),
	datac => \CPU|alu|Add3~6_combout\,
	datad => \CPU|BusA_r\(7),
	combout => \CPU|alu|Mux8~0_combout\);

-- Location: LCCOMB_X22_Y9_N8
\CPU|alu|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux8~1_combout\ = (\CPU|alu|Q_t~7_combout\ & (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux8~0_combout\ $ (\CPU|alu|Add6~8_combout\)))) # (!\CPU|alu|Q_t~7_combout\ & (\CPU|alu|Mux8~0_combout\ & (\CPU|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Q_t~7_combout\,
	datab => \CPU|alu|Mux8~0_combout\,
	datac => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Add6~8_combout\,
	combout => \CPU|alu|Mux8~1_combout\);

-- Location: LCCOMB_X22_Y9_N18
\CPU|alu|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux8~2_combout\ = (\CPU|ALU_Op_r\(0) & (((\CPU|P\(6))))) # (!\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & ((\CPU|P\(6)))) # (!\CPU|ALU_Op_r\(1) & (\CPU|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(6),
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|P\(6),
	combout => \CPU|alu|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y9_N0
\CPU|alu|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux8~3_combout\ = (\CPU|ALU_Op_r\(3) & (((\CPU|P\(6))))) # (!\CPU|ALU_Op_r\(3) & ((\CPU|ALU_Op_r\(2) & ((\CPU|P\(6)))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|alu|Mux8~2_combout\,
	datac => \CPU|ALU_Op_r\(2),
	datad => \CPU|P\(6),
	combout => \CPU|alu|Mux8~3_combout\);

-- Location: LCCOMB_X22_Y9_N26
\CPU|alu|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux8~4_combout\ = (\CPU|alu|Mux0~5_combout\ & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux8~1_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|alu|Mux8~3_combout\)))) # (!\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~5_combout\,
	datab => \CPU|alu|Mux8~3_combout\,
	datac => \CPU|alu|Mux8~1_combout\,
	datad => \CPU|ALU_Op_r\(3),
	combout => \CPU|alu|Mux8~4_combout\);

-- Location: LCCOMB_X22_Y9_N24
\CPU|P~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~11_combout\ = (\CPU|P~6_combout\ & (\CPU|P\(6))) # (!\CPU|P~6_combout\ & ((\CPU|alu|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|P\(6),
	datac => \CPU|P~6_combout\,
	datad => \CPU|alu|Mux8~4_combout\,
	combout => \CPU|P~11_combout\);

-- Location: LCCOMB_X22_Y9_N2
\CPU|alu|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~2_combout\ = (!\CPU|ALU_Op_r\(1) & ((\CPU|ALU_Op_r\(0) & ((\CPU|BusA_r\(7)))) # (!\CPU|ALU_Op_r\(0) & (\CPU|P\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(7),
	datab => \CPU|BusA_r\(7),
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux10~2_combout\);

-- Location: LCCOMB_X22_Y9_N12
\CPU|alu|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~3_combout\ = (\CPU|alu|Mux10~2_combout\) # ((\CPU|ALU_Op_r\(1) & \CPU|alu|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Mux10~2_combout\,
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|alu|Add6~8_combout\,
	combout => \CPU|alu|Mux10~3_combout\);

-- Location: LCFF_X20_Y10_N15
\UART|rxBuffer~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~118_regout\);

-- Location: LCFF_X19_Y9_N9
\UART|rxBuffer~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~126_regout\);

-- Location: LCFF_X22_Y7_N17
\UART|rxBuffer~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~78feeder_combout\,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~78_regout\);

-- Location: LCFF_X20_Y8_N9
\UART|rxBuffer~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~14_regout\);

-- Location: LCFF_X20_Y7_N31
\UART|rxBuffer~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~70_regout\);

-- Location: LCFF_X20_Y5_N13
\VDU|kbBuffer~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~40_regout\);

-- Location: LCFF_X13_Y10_N17
\UART|rxBuffer~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~64_regout\);

-- Location: LCFF_X19_Y10_N25
\UART|rxBuffer~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~96_regout\);

-- Location: LCFF_X21_Y10_N17
\UART|rxBuffer~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~32_regout\);

-- Location: LCCOMB_X19_Y10_N24
\UART|rxBuffer~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~171_combout\ = (\UART|rxReadPointer\(3) & (((\UART|rxBuffer~96_regout\) # (\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~32_regout\ & ((!\UART|rxReadPointer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~32_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~96_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~171_combout\);

-- Location: LCFF_X19_Y9_N11
\UART|rxBuffer~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~128_regout\);

-- Location: LCCOMB_X13_Y10_N16
\UART|rxBuffer~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~172_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~171_combout\ & (\UART|rxBuffer~128_regout\)) # (!\UART|rxBuffer~171_combout\ & ((\UART|rxBuffer~64_regout\))))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~128_regout\,
	datac => \UART|rxBuffer~64_regout\,
	datad => \UART|rxBuffer~171_combout\,
	combout => \UART|rxBuffer~172_combout\);

-- Location: LCFF_X20_Y10_N25
\UART|rxBuffer~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~88_regout\);

-- Location: LCFF_X22_Y10_N5
\UART|rxBuffer~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~56feeder_combout\,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~56_regout\);

-- Location: LCFF_X21_Y10_N31
\UART|rxBuffer~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~24_regout\);

-- Location: LCCOMB_X21_Y10_N30
\UART|rxBuffer~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~173_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~56_regout\) # ((\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~24_regout\ & !\UART|rxReadPointer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~56_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~24_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~173_combout\);

-- Location: LCFF_X20_Y10_N11
\UART|rxBuffer~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~120_regout\);

-- Location: LCCOMB_X20_Y10_N24
\UART|rxBuffer~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~174_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~173_combout\ & (\UART|rxBuffer~120_regout\)) # (!\UART|rxBuffer~173_combout\ & ((\UART|rxBuffer~88_regout\))))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~120_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~88_regout\,
	datad => \UART|rxBuffer~173_combout\,
	combout => \UART|rxBuffer~174_combout\);

-- Location: LCFF_X21_Y8_N1
\UART|rxBuffer~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~48feeder_combout\,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~48_regout\);

-- Location: LCFF_X19_Y10_N7
\UART|rxBuffer~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~80_regout\);

-- Location: LCFF_X20_Y9_N21
\UART|rxBuffer~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~16_regout\);

-- Location: LCCOMB_X20_Y9_N20
\UART|rxBuffer~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~175_combout\ = (\UART|rxReadPointer\(2) & (\UART|rxReadPointer\(3))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~80_regout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~16_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~16_regout\,
	datad => \UART|rxBuffer~80_regout\,
	combout => \UART|rxBuffer~175_combout\);

-- Location: LCFF_X19_Y9_N17
\UART|rxBuffer~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~112_regout\);

-- Location: LCCOMB_X19_Y9_N16
\UART|rxBuffer~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~176_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~175_combout\ & ((\UART|rxBuffer~112_regout\))) # (!\UART|rxBuffer~175_combout\ & (\UART|rxBuffer~48_regout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~48_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~112_regout\,
	datad => \UART|rxBuffer~175_combout\,
	combout => \UART|rxBuffer~176_combout\);

-- Location: LCCOMB_X12_Y8_N0
\UART|rxBuffer~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~177_combout\ = (\UART|rxReadPointer\(1) & (\UART|rxReadPointer\(0))) # (!\UART|rxReadPointer\(1) & ((\UART|rxReadPointer\(0) & ((\UART|rxBuffer~174_combout\))) # (!\UART|rxReadPointer\(0) & (\UART|rxBuffer~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~176_combout\,
	datad => \UART|rxBuffer~174_combout\,
	combout => \UART|rxBuffer~177_combout\);

-- Location: LCFF_X20_Y9_N19
\UART|rxBuffer~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~104_regout\);

-- Location: LCFF_X20_Y7_N5
\UART|rxBuffer~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~72_regout\);

-- Location: LCFF_X21_Y9_N29
\UART|rxBuffer~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~40feeder_combout\,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~40_regout\);

-- Location: LCCOMB_X20_Y7_N4
\UART|rxBuffer~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~178_combout\ = (\UART|rxReadPointer\(3) & (((\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2) & ((\UART|rxBuffer~72_regout\))) # (!\UART|rxReadPointer\(2) & (\UART|rxBuffer~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~40_regout\,
	datac => \UART|rxBuffer~72_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~178_combout\);

-- Location: LCFF_X21_Y9_N15
\UART|rxBuffer~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~136feeder_combout\,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~136_regout\);

-- Location: LCCOMB_X20_Y9_N18
\UART|rxBuffer~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~179_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~178_combout\ & (\UART|rxBuffer~136_regout\)) # (!\UART|rxBuffer~178_combout\ & ((\UART|rxBuffer~104_regout\))))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~136_regout\,
	datac => \UART|rxBuffer~104_regout\,
	datad => \UART|rxBuffer~178_combout\,
	combout => \UART|rxBuffer~179_combout\);

-- Location: LCCOMB_X12_Y8_N22
\UART|rxBuffer~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~180_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~177_combout\ & ((\UART|rxBuffer~179_combout\))) # (!\UART|rxBuffer~177_combout\ & (\UART|rxBuffer~172_combout\)))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~172_combout\,
	datac => \UART|rxBuffer~179_combout\,
	datad => \UART|rxBuffer~177_combout\,
	combout => \UART|rxBuffer~180_combout\);

-- Location: LCCOMB_X12_Y8_N20
\UART|dataOut~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~4_combout\ = (\CPU|Mux76~1_combout\ & \UART|rxBuffer~180_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~180_combout\,
	combout => \UART|dataOut~4_combout\);

-- Location: LCFF_X20_Y5_N3
\VDU|kbBuffer~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~42_regout\);

-- Location: LCFF_X21_Y5_N11
\VDU|kbBuffer~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~28feeder_combout\,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~28_regout\);

-- Location: LCFF_X18_Y5_N13
\VDU|kbBuffer~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~14feeder_combout\,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~14_regout\);

-- Location: LCFF_X21_Y8_N17
\UART|rxBuffer~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~47_regout\);

-- Location: LCFF_X21_Y11_N15
\UART|rxBuffer~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~103_regout\);

-- Location: LCFF_X20_Y9_N5
\UART|rxBuffer~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~15feeder_combout\,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~15_regout\);

-- Location: LCFF_X19_Y9_N1
\UART|rxBuffer~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~111_regout\);

-- Location: LCFF_X21_Y9_N7
\UART|rxBuffer~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~135feeder_combout\,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~135_regout\);

-- Location: LCFF_X20_Y5_N31
\VDU|kbBuffer~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~41_regout\);

-- Location: LCFF_X22_Y5_N31
\VDU|kbBuffer~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~27_regout\);

-- Location: LCFF_X19_Y10_N17
\UART|rxBuffer~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~98_regout\);

-- Location: LCFF_X21_Y9_N3
\UART|rxBuffer~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~138_regout\);

-- Location: LCFF_X20_Y5_N19
\VDU|kbBuffer~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~44feeder_combout\,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~44_regout\);

-- Location: LCFF_X17_Y5_N27
\VDU|kbBuffer~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~65_regout\);

-- Location: LCFF_X18_Y5_N23
\VDU|kbBuffer~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~37_regout\);

-- Location: LCFF_X21_Y8_N15
\UART|rxBuffer~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~67_regout\);

-- Location: LCFF_X22_Y8_N25
\UART|rxBuffer~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~59_regout\);

-- Location: LCFF_X21_Y8_N13
\UART|rxBuffer~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~51_regout\);

-- Location: LCCOMB_X21_Y8_N12
\UART|rxBuffer~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~201_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~59_regout\) # ((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~51_regout\ & !\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~59_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~51_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~201_combout\);

-- Location: LCFF_X20_Y7_N11
\UART|rxBuffer~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~75feeder_combout\,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~75_regout\);

-- Location: LCCOMB_X21_Y8_N14
\UART|rxBuffer~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~202_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~201_combout\ & (\UART|rxBuffer~75_regout\)) # (!\UART|rxBuffer~201_combout\ & ((\UART|rxBuffer~67_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~75_regout\,
	datac => \UART|rxBuffer~67_regout\,
	datad => \UART|rxBuffer~201_combout\,
	combout => \UART|rxBuffer~202_combout\);

-- Location: LCFF_X20_Y10_N17
\UART|rxBuffer~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~91feeder_combout\,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~91_regout\);

-- Location: LCFF_X21_Y10_N19
\UART|rxBuffer~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~27_regout\);

-- Location: LCFF_X21_Y10_N29
\UART|rxBuffer~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~35_regout\);

-- Location: LCFF_X20_Y10_N31
\UART|rxBuffer~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~123feeder_combout\,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~123_regout\);

-- Location: LCFF_X21_Y9_N25
\UART|rxBuffer~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~139_regout\);

-- Location: LCFF_X20_Y5_N11
\VDU|kbBuffer~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~45_regout\);

-- Location: LCFF_X18_Y5_N15
\VDU|kbBuffer~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~38_regout\);

-- Location: LCFF_X19_Y11_N25
\UART|rxBuffer~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~68_regout\);

-- Location: LCFF_X20_Y10_N13
\UART|rxBuffer~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~92_regout\);

-- Location: LCFF_X22_Y10_N3
\UART|rxBuffer~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~60_regout\);

-- Location: LCFF_X18_Y9_N15
\UART|rxBuffer~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~52_regout\);

-- Location: LCFF_X18_Y6_N21
\VDU|controlReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	datain => \VDU|controlReg[6]~feeder_combout\,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|controlReg\(6));

-- Location: LCFF_X12_Y9_N1
\FNKey1Toggle|FNDelta1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \FNKey1Toggle|FNDelta1~feeder_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FNKey1Toggle|FNDelta1~regout\);

-- Location: LCFF_X18_Y7_N5
\UART|txBuffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector31~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(2));

-- Location: LCFF_X18_Y6_N13
\UART|txByteLatch[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \UART|txByteLatch[1]~feeder_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(1));

-- Location: LCCOMB_X18_Y7_N0
\UART|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector32~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(2))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.dataBit~regout\,
	datac => \UART|txBuffer\(2),
	datad => \UART|txByteLatch\(1),
	combout => \UART|Selector32~0_combout\);

-- Location: LCCOMB_X19_Y6_N18
\CPU|mcode|Mux100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~0_combout\ = (!\CPU|IR\(5) & (\CPU|IR\(4) & (\CPU|IR\(6) & \CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux100~0_combout\);

-- Location: LCCOMB_X18_Y6_N30
\CPU|mcode|Mux100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~1_combout\ = (\CPU|IR\(1) & (\CPU|mcode|Mux37~1_combout\ & \CPU|mcode|Mux100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux37~1_combout\,
	datad => \CPU|mcode|Mux100~0_combout\,
	combout => \CPU|mcode|Mux100~1_combout\);

-- Location: LCCOMB_X15_Y11_N24
\UART|rxState.idle~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.idle~2_combout\ = (\UART|rxClockCount\(3)) # (((\UART|rxClockCount\(5)) # (!\UART|rxdFiltered~regout\)) # (!\UART|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(3),
	datab => \UART|Equal4~0_combout\,
	datac => \UART|rxClockCount\(5),
	datad => \UART|rxdFiltered~regout\,
	combout => \UART|rxState.idle~2_combout\);

-- Location: LCCOMB_X15_Y9_N18
comb : cycloneii_lcell_comb
-- Equation(s):
-- \comb~combout\ = LCELL((!\w_cpuClk~regout\ & (\w_n_aciaCS~0_combout\ & !\CPU|R_W_n_i~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_cpuClk~regout\,
	datac => \w_n_aciaCS~0_combout\,
	datad => \CPU|R_W_n_i~regout\,
	combout => \comb~combout\);

-- Location: LCCOMB_X9_Y8_N24
\VDU|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector65~0_combout\ = (\VDU|dispState.dispWrite~regout\) # ((\VDU|dispState.insertLine~regout\) # ((\VDU|dispState.deleteLine~regout\) # (!\VDU|dispState.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datab => \VDU|dispState.insertLine~regout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|dispState.deleteLine~regout\,
	combout => \VDU|Selector65~0_combout\);

-- Location: LCCOMB_X13_Y3_N20
\VDU|dispAttWRData~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~20_combout\ = (!\VDU|attBold~regout\ & !\VDU|dispAttWRData\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attBold~regout\,
	datad => \VDU|dispAttWRData\(3),
	combout => \VDU|dispAttWRData~20_combout\);

-- Location: LCCOMB_X13_Y3_N22
\VDU|dispAttWRData~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~21_combout\ = (\VDU|attInverse~0_combout\ & ((\VDU|display_store~8_combout\) # ((\VDU|display_store~48_combout\ & \VDU|dispAttWRData~9_combout\)))) # (!\VDU|attInverse~0_combout\ & (\VDU|display_store~48_combout\ & 
-- ((\VDU|dispAttWRData~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attInverse~0_combout\,
	datab => \VDU|display_store~48_combout\,
	datac => \VDU|display_store~8_combout\,
	datad => \VDU|dispAttWRData~9_combout\,
	combout => \VDU|dispAttWRData~21_combout\);

-- Location: LCCOMB_X13_Y3_N12
\VDU|dispAttWRData~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~22_combout\ = (!\VDU|Equal47~5_combout\ & (\VDU|dispAttWRData\(7) & ((\VDU|dispAttWRData~20_combout\) # (\VDU|dispAttWRData~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~20_combout\,
	datab => \VDU|dispAttWRData~21_combout\,
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|dispAttWRData\(7),
	combout => \VDU|dispAttWRData~22_combout\);

-- Location: LCCOMB_X13_Y6_N12
\VDU|dispAttWRData~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~33_combout\ = (\VDU|Equal50~0_combout\ & (!\VDU|dispAttWRData\(1))) # (!\VDU|Equal50~0_combout\ & (((\VDU|dispAttWRData\(5) & !\VDU|Equal47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal50~0_combout\,
	datab => \VDU|dispAttWRData\(1),
	datac => \VDU|dispAttWRData\(5),
	datad => \VDU|Equal47~5_combout\,
	combout => \VDU|dispAttWRData~33_combout\);

-- Location: LCCOMB_X12_Y6_N30
\VDU|dispAttWRData~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~37_combout\ = (\VDU|Equal50~0_combout\ & (((!\VDU|dispAttWRData\(2))))) # (!\VDU|Equal50~0_combout\ & (!\VDU|Equal47~5_combout\ & ((\VDU|dispAttWRData\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~5_combout\,
	datab => \VDU|dispAttWRData\(2),
	datac => \VDU|Equal50~0_combout\,
	datad => \VDU|dispAttWRData\(6),
	combout => \VDU|dispAttWRData~37_combout\);

-- Location: LCCOMB_X12_Y6_N16
\VDU|dispAttWRData~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~38_combout\ = (\VDU|display_store~49_combout\ & (!\VDU|param1\(2))) # (!\VDU|display_store~49_combout\ & ((\VDU|display_store~48_combout\ & ((\VDU|dispAttWRData~37_combout\))) # (!\VDU|display_store~48_combout\ & (\VDU|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|display_store~48_combout\,
	datac => \VDU|display_store~49_combout\,
	datad => \VDU|dispAttWRData~37_combout\,
	combout => \VDU|dispAttWRData~38_combout\);

-- Location: LCCOMB_X12_Y5_N4
\VDU|Equal49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal49~1_combout\ = (\VDU|param1\(2) & (!\VDU|param1\(0) & (\VDU|Equal49~0_combout\ & \VDU|param1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(0),
	datac => \VDU|Equal49~0_combout\,
	datad => \VDU|param1\(4),
	combout => \VDU|Equal49~1_combout\);

-- Location: LCCOMB_X13_Y3_N10
\VDU|Selector50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~4_combout\ = (\VDU|display_store~48_combout\ & ((\VDU|Equal51~1_combout\ & ((\VDU|dispAttWRData\(7)))) # (!\VDU|Equal51~1_combout\ & (\VDU|dispAttWRData~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~48_combout\,
	datab => \VDU|dispAttWRData~41_combout\,
	datac => \VDU|Equal51~1_combout\,
	datad => \VDU|dispAttWRData\(7),
	combout => \VDU|Selector50~4_combout\);

-- Location: LCCOMB_X8_Y5_N18
\VDU|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~2_combout\ = (\VDU|dispState.dispWrite~regout\ & ((\VDU|Equal56~2_combout\) # ((\VDU|LessThan43~0_combout\ & !\VDU|Equal57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal56~2_combout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|LessThan43~0_combout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|Selector32~2_combout\);

-- Location: LCCOMB_X8_Y5_N16
\VDU|Selector32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~3_combout\ = (\VDU|dispState.clearC2~regout\) # ((\VDU|dispState.dispNextLoc~regout\ & ((\VDU|LessThan43~0_combout\) # (!\VDU|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~1_combout\,
	datab => \VDU|LessThan43~0_combout\,
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|dispState.clearC2~regout\,
	combout => \VDU|Selector32~3_combout\);

-- Location: LCCOMB_X8_Y5_N6
\VDU|Selector32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~4_combout\ = (\VDU|Selector32~3_combout\) # ((\VDU|Selector32~2_combout\) # ((\VDU|LessThan53~1_combout\ & !\VDU|cursorVert[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector32~3_combout\,
	datab => \VDU|Selector32~2_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert[3]~12_combout\,
	combout => \VDU|Selector32~4_combout\);

-- Location: LCCOMB_X9_Y7_N0
\VDU|paramCount[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[2]~2_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & (\VDU|dispState~34_combout\ & (!\VDU|Equal30~2_combout\ & \VDU|display_store~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|o_PinOut~regout\,
	datab => \VDU|dispState~34_combout\,
	datac => \VDU|Equal30~2_combout\,
	datad => \VDU|display_store~16_combout\,
	combout => \VDU|paramCount[2]~2_combout\);

-- Location: LCCOMB_X9_Y10_N12
\VDU|Add25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add25~0_combout\ = \VDU|paramCount\(1) $ (\VDU|paramCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(0),
	combout => \VDU|Add25~0_combout\);

-- Location: LCCOMB_X8_Y7_N20
\VDU|cursorVert[3]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~76_combout\ = (\VDU|dispState.dispWrite~regout\ & \VDU|Equal57~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|cursorVert[3]~76_combout\);

-- Location: LCCOMB_X9_Y4_N20
\VDU|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector23~0_combout\ = (\VDU|cursorVert\(1) & !\VDU|cursorVertRestore[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(1),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector23~0_combout\);

-- Location: LCCOMB_X7_Y7_N2
\VDU|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector34~1_combout\ = (\VDU|Equal63~0_combout\ & (\VDU|Equal62~3_combout\ & ((\VDU|dispState.ins3~regout\)))) # (!\VDU|Equal63~0_combout\ & ((\VDU|dispState.del3~regout\) # ((\VDU|Equal62~3_combout\ & \VDU|dispState.ins3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal63~0_combout\,
	datab => \VDU|Equal62~3_combout\,
	datac => \VDU|dispState.del3~regout\,
	datad => \VDU|dispState.ins3~regout\,
	combout => \VDU|Selector34~1_combout\);

-- Location: LCCOMB_X10_Y7_N30
\VDU|Equal58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal58~0_combout\ = ((\VDU|dispCharWRData\(1)) # ((\VDU|dispCharWRData\(0)) # (!\VDU|Equal56~1_combout\))) # (!\VDU|dispCharWRData\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(2),
	datab => \VDU|dispCharWRData\(1),
	datac => \VDU|dispCharWRData\(0),
	datad => \VDU|Equal56~1_combout\,
	combout => \VDU|Equal58~0_combout\);

-- Location: LCCOMB_X12_Y6_N26
\VDU|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector40~0_combout\ = (!\VDU|dispState.idle~regout\ & (\VDU|LessThan43~0_combout\ & ((\VDU|escState.processingAdditionalParams~regout\) # (!\VDU|display_store~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|escState.processingAdditionalParams~regout\,
	datac => \VDU|LessThan43~0_combout\,
	datad => \VDU|display_store~47_combout\,
	combout => \VDU|Selector40~0_combout\);

-- Location: LCCOMB_X7_Y5_N24
\VDU|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector31~0_combout\ = (!\VDU|dispState.dispNextLoc~regout\ & (\VDU|cursorHoriz\(0) & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.dispNextLoc~regout\,
	datac => \VDU|cursorHoriz\(0),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector31~0_combout\);

-- Location: LCCOMB_X8_Y5_N10
\VDU|cursorHorizRestore[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHorizRestore[6]~0_combout\ = (\VDU|dispState.dispWrite~regout\ & ((\VDU|Equal57~0_combout\ & (!\VDU|Equal58~0_combout\)) # (!\VDU|Equal57~0_combout\ & ((!\VDU|LessThan43~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal58~0_combout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|LessThan43~0_combout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|cursorHorizRestore[6]~0_combout\);

-- Location: LCCOMB_X8_Y5_N4
\VDU|cursorHorizRestore[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHorizRestore[6]~1_combout\ = (\VDU|cursorHorizRestore[6]~0_combout\) # ((\VDU|LessThan53~1_combout\ & (!\VDU|LessThan43~0_combout\ & \VDU|dispState.dispNextLoc~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~1_combout\,
	datab => \VDU|LessThan43~0_combout\,
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorHorizRestore[6]~0_combout\,
	combout => \VDU|cursorHorizRestore[6]~1_combout\);

-- Location: LCCOMB_X7_Y5_N16
\VDU|cursorHorizRestore[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHorizRestore[6]~2_combout\ = (\VDU|dispState.dispWrite~regout\ & (!\VDU|LessThan43~0_combout\)) # (!\VDU|dispState.dispWrite~regout\ & (((\VDU|display_store~30_combout\) # (!\VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|display_store~30_combout\,
	combout => \VDU|cursorHorizRestore[6]~2_combout\);

-- Location: LCCOMB_X7_Y5_N14
\VDU|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector30~0_combout\ = (\VDU|cursorHoriz\(1) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(1),
	datab => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector30~0_combout\);

-- Location: LCCOMB_X7_Y5_N18
\VDU|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector27~0_combout\ = (\VDU|cursorHoriz\(4) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(4),
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector27~0_combout\);

-- Location: LCCOMB_X7_Y5_N0
\VDU|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector26~0_combout\ = (\VDU|cursorHoriz\(5) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(5),
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector26~0_combout\);

-- Location: LCCOMB_X15_Y9_N4
\comb~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \comb~8\ = LCELL((\w_n_VDUCS~0_combout\ & !\CPU|R_W_n_i~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \w_n_VDUCS~0_combout\,
	datad => \CPU|R_W_n_i~regout\,
	combout => \comb~8\);

-- Location: LCFF_X18_Y2_N31
\VDU|ps2PreviousByte[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(1),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(1));

-- Location: LCFF_X18_Y2_N11
\VDU|ps2PreviousByte[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(6),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(6));

-- Location: LCCOMB_X20_Y2_N12
\VDU|Equal17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal17~0_combout\ = (!\VDU|ps2Byte\(3) & \VDU|ps2Byte\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Equal17~0_combout\);

-- Location: LCCOMB_X19_Y5_N30
\VDU|kbBuffer~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~107_combout\ = (!\VDU|kbInPointer\(0) & (!\VDU|kbInPointer\(1) & (\VDU|kbInPointer\(2) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~107_combout\);

-- Location: LCCOMB_X19_Y11_N16
\UART|rxBuffer~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~221_combout\ = (!\UART|rxInPointer\(2) & (!\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~221_combout\);

-- Location: LCCOMB_X20_Y7_N0
\UART|rxBuffer~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~229_combout\ = (\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & (\UART|rxInPointer\(2) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~229_combout\);

-- Location: LCFF_X19_Y2_N7
\VDU|FNkeysSig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|FNkeysSig[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|FNkeysSig\(1));

-- Location: LCCOMB_X22_Y4_N8
\VDU|LessThan15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan15~1_combout\ = (!\VDU|kbWriteTimer\(7) & (((!\VDU|kbWriteTimer\(4) & !\VDU|kbWriteTimer\(5))) # (!\VDU|kbWriteTimer\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(6),
	datab => \VDU|kbWriteTimer\(7),
	datac => \VDU|kbWriteTimer\(4),
	datad => \VDU|kbWriteTimer\(5),
	combout => \VDU|LessThan15~1_combout\);

-- Location: LCCOMB_X22_Y3_N16
\VDU|Equal11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~5_combout\ = (!\VDU|kbWriteTimer\(14) & !\VDU|kbWriteTimer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|kbWriteTimer\(14),
	datad => \VDU|kbWriteTimer\(15),
	combout => \VDU|Equal11~5_combout\);

-- Location: LCCOMB_X21_Y1_N6
\VDU|ps2ClkOut~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkOut~0_combout\ = (\VDU|n_kbWR~regout\ & (!\VDU|LessThan16~2_combout\ & \VDU|Equal11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|LessThan16~2_combout\,
	datad => \VDU|Equal11~8_combout\,
	combout => \VDU|ps2ClkOut~0_combout\);

-- Location: LCFF_X21_Y3_N17
\VDU|ps2WriteByte[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte~3_combout\,
	ena => \VDU|ps2WriteByte[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte\(4));

-- Location: LCFF_X21_Y3_N3
\VDU|ps2WriteByte[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte~9_combout\,
	ena => \VDU|ps2WriteByte[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte\(2));

-- Location: LCFF_X21_Y3_N13
\VDU|ps2WriteByte[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte~10_combout\,
	ena => \VDU|ps2WriteByte[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte\(0));

-- Location: LCCOMB_X20_Y1_N16
\VDU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux16~1_combout\ = (\VDU|ps2WriteClkCount\(1) & (((\VDU|ps2WriteClkCount\(0)) # (!\VDU|ps2WriteByte\(2))))) # (!\VDU|ps2WriteClkCount\(1) & (!\VDU|ps2WriteByte\(0) & ((!\VDU|ps2WriteClkCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte\(0),
	datab => \VDU|ps2WriteByte\(2),
	datac => \VDU|ps2WriteClkCount\(1),
	datad => \VDU|ps2WriteClkCount\(0),
	combout => \VDU|Mux16~1_combout\);

-- Location: LCCOMB_X20_Y1_N12
\VDU|ps2DataOut~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~4_combout\ = (!\VDU|ps2WriteClkCount\(4) & (((!\VDU|ps2WriteClkCount\(1) & !\VDU|ps2WriteClkCount\(2))) # (!\VDU|ps2WriteClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(4),
	datab => \VDU|ps2WriteClkCount\(3),
	datac => \VDU|ps2WriteClkCount\(1),
	datad => \VDU|ps2WriteClkCount\(2),
	combout => \VDU|ps2DataOut~4_combout\);

-- Location: LCCOMB_X21_Y1_N16
\VDU|ps2DataOut~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~6_combout\ = (!\VDU|LessThan17~3_combout\ & (\VDU|n_kbWR~regout\ & (\VDU|kbd_ctl~10_combout\ & !\VDU|Equal11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan17~3_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|kbd_ctl~10_combout\,
	datad => \VDU|Equal11~8_combout\,
	combout => \VDU|ps2DataOut~6_combout\);

-- Location: LCFF_X18_Y7_N21
\UART|txBuffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector30~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(3));

-- Location: LCFF_X15_Y6_N31
\UART|txByteLatch[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \CPU|Mux82~4_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(2));

-- Location: LCCOMB_X18_Y7_N4
\UART|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector31~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(3))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.dataBit~regout\,
	datac => \UART|txBuffer\(3),
	datad => \UART|txByteLatch\(2),
	combout => \UART|Selector31~0_combout\);

-- Location: LCCOMB_X8_Y9_N18
\VDU|param3[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[6]~7_combout\ = (\VDU|paramCount\(0) & (\VDU|paramCount\(1) & (!\VDU|paramCount\(2) & !\VDU|display_store~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(0),
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(2),
	datad => \VDU|display_store~16_combout\,
	combout => \VDU|param3[6]~7_combout\);

-- Location: LCCOMB_X21_Y2_N22
\VDU|LessThan19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan19~0_combout\ = ((!\VDU|ps2Byte\(2) & \VDU|Mux3~1_combout\)) # (!\VDU|ps2Byte\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datac => \VDU|Mux3~1_combout\,
	datad => \VDU|ps2Byte\(7),
	combout => \VDU|LessThan19~0_combout\);

-- Location: LCCOMB_X22_Y2_N10
\VDU|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~7_combout\ = (\VDU|ps2Byte\(5)) # ((\VDU|ps2Byte\(0) & \VDU|ps2Byte\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux7~7_combout\);

-- Location: LCCOMB_X26_Y2_N12
\VDU|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~5_combout\ = (\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(1) & ((!\VDU|ps2Shift~regout\) # (!\VDU|ps2Byte\(3))))) # (!\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~5_combout\);

-- Location: LCCOMB_X26_Y2_N6
\VDU|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~8_combout\ = (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(3) & !\VDU|ps2Byte\(6))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(3) & \VDU|ps2Byte\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~8_combout\);

-- Location: LCCOMB_X18_Y2_N16
\VDU|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~3_combout\ = (\VDU|ps2Byte\(4) & (!\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(1) & \VDU|ps2Byte\(5)))) # (!\VDU|ps2Byte\(4) & (!\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(3) $ (\VDU|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux4~3_combout\);

-- Location: LCCOMB_X17_Y2_N14
\VDU|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~5_combout\ = (\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(3) & ((!\VDU|ps2Byte\(4)))) # (!\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(1))))) # (!\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(4) & ((!\VDU|ps2Byte\(1)) # (!\VDU|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux4~5_combout\);

-- Location: LCCOMB_X18_Y2_N8
\VDU|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~9_combout\ = (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(5)) # (\VDU|ps2Shift~regout\)))) # (!\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(4)) # ((!\VDU|ps2Byte\(5) & \VDU|ps2Shift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Shift~regout\,
	combout => \VDU|Mux4~9_combout\);

-- Location: LCCOMB_X24_Y1_N10
\VDU|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~17_combout\ = (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(0) $ (\VDU|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~17_combout\);

-- Location: LCCOMB_X20_Y4_N2
\VDU|LessThan28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~1_combout\ = (\VDU|kbWatchdogTimer\(7) & (\VDU|kbWatchdogTimer\(9) & \VDU|kbWatchdogTimer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(7),
	datac => \VDU|kbWatchdogTimer\(9),
	datad => \VDU|kbWatchdogTimer\(8),
	combout => \VDU|LessThan28~1_combout\);

-- Location: LCCOMB_X20_Y3_N26
\VDU|LessThan28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~5_combout\ = (\VDU|kbWatchdogTimer\(14) & (\VDU|kbWatchdogTimer\(15) & \VDU|kbWatchdogTimer\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(14),
	datac => \VDU|kbWatchdogTimer\(15),
	datad => \VDU|kbWatchdogTimer\(16),
	combout => \VDU|LessThan28~5_combout\);

-- Location: LCCOMB_X21_Y3_N10
\VDU|Equal23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal23~0_combout\ = (!\VDU|ps2WriteByte\(0) & (!\VDU|ps2WriteByte\(3) & (!\VDU|ps2WriteByte\(1) & !\VDU|ps2WriteByte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte\(0),
	datab => \VDU|ps2WriteByte\(3),
	datac => \VDU|ps2WriteByte\(1),
	datad => \VDU|ps2WriteByte\(2),
	combout => \VDU|Equal23~0_combout\);

-- Location: LCCOMB_X20_Y2_N20
\VDU|n_kbWR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~1_combout\ = ((!\VDU|ps2WriteByte\(4) & \VDU|Equal23~0_combout\)) # (!\VDU|Equal22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2WriteByte\(4),
	datac => \VDU|Equal23~0_combout\,
	datad => \VDU|Equal22~0_combout\,
	combout => \VDU|n_kbWR~1_combout\);

-- Location: LCCOMB_X21_Y2_N6
\VDU|kbWriteTimer[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~1_combout\ = (\VDU|kbd_ctl~6_combout\ & ((\VDU|ps2Byte\(2)) # ((!\VDU|Equal17~1_combout\) # (!\VDU|kbd_ctl~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|kbd_ctl~7_combout\,
	datac => \VDU|kbd_ctl~6_combout\,
	datad => \VDU|Equal17~1_combout\,
	combout => \VDU|kbWriteTimer[12]~1_combout\);

-- Location: LCCOMB_X22_Y1_N6
\VDU|n_kbWR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~4_combout\ = (\VDU|kbd_ctl~9_combout\ & (\VDU|ps2PreviousByte[0]~0_combout\ & (\VDU|kbWriteTimer[12]~1_combout\ & !\VDU|Equal17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~9_combout\,
	datab => \VDU|ps2PreviousByte[0]~0_combout\,
	datac => \VDU|kbWriteTimer[12]~1_combout\,
	datad => \VDU|Equal17~3_combout\,
	combout => \VDU|n_kbWR~4_combout\);

-- Location: LCCOMB_X24_Y2_N10
\VDU|FNkeysSig[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|FNkeysSig[1]~2_combout\ = (!\VDU|ps2ConvertedByte\(1) & (!\VDU|ps2ConvertedByte\(2) & (!\VDU|ps2ConvertedByte\(3) & \VDU|ps2ConvertedByte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(1),
	datab => \VDU|ps2ConvertedByte\(2),
	datac => \VDU|ps2ConvertedByte\(3),
	datad => \VDU|ps2ConvertedByte\(0),
	combout => \VDU|FNkeysSig[1]~2_combout\);

-- Location: LCCOMB_X19_Y2_N16
\VDU|FNkeysSig[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|FNkeysSig[1]~3_combout\ = (!\VDU|kbd_ctl~6_combout\ & (\VDU|ps2PreviousByte[0]~0_combout\ & (\VDU|kbd_ctl~9_combout\ & \VDU|FNkeysSig[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~6_combout\,
	datab => \VDU|ps2PreviousByte[0]~0_combout\,
	datac => \VDU|kbd_ctl~9_combout\,
	datad => \VDU|FNkeysSig[1]~2_combout\,
	combout => \VDU|FNkeysSig[1]~3_combout\);

-- Location: LCCOMB_X20_Y1_N24
\VDU|ps2WriteClkCount[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~8_combout\ = (\VDU|ps2WriteClkCount\(3) & ((\VDU|ps2WriteClkCount\(2)) # ((\VDU|ps2WriteClkCount\(1) & \VDU|ps2WriteClkCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(2),
	datab => \VDU|ps2WriteClkCount\(3),
	datac => \VDU|ps2WriteClkCount\(1),
	datad => \VDU|ps2WriteClkCount\(0),
	combout => \VDU|ps2WriteClkCount[0]~8_combout\);

-- Location: LCCOMB_X21_Y3_N16
\VDU|ps2WriteByte~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte~3_combout\ = (\VDU|ps2PrevClk~regout\) # (((\VDU|ps2WriteByte2\(3)) # (!\VDU|ps2ClkFiltered~regout\)) # (!\VDU|n_kbWR~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|ps2ClkFiltered~regout\,
	datad => \VDU|ps2WriteByte2\(3),
	combout => \VDU|ps2WriteByte~3_combout\);

-- Location: LCFF_X19_Y3_N23
\VDU|ps2WriteByte2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte2~16_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte2\(2));

-- Location: LCCOMB_X21_Y3_N2
\VDU|ps2WriteByte~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte~9_combout\ = (!\VDU|ps2PrevClk~regout\ & (\VDU|ps2ClkFiltered~regout\ & (\VDU|n_kbWR~regout\ & \VDU|ps2WriteByte2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|ps2ClkFiltered~regout\,
	datac => \VDU|n_kbWR~regout\,
	datad => \VDU|ps2WriteByte2\(2),
	combout => \VDU|ps2WriteByte~9_combout\);

-- Location: LCFF_X19_Y1_N19
\VDU|ps2WriteByte2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte2~24_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte2\(0));

-- Location: LCCOMB_X21_Y3_N12
\VDU|ps2WriteByte~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte~10_combout\ = (!\VDU|ps2PrevClk~regout\ & (\VDU|n_kbWR~regout\ & (\VDU|ps2ClkFiltered~regout\ & \VDU|ps2WriteByte2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|ps2ClkFiltered~regout\,
	datad => \VDU|ps2WriteByte2\(0),
	combout => \VDU|ps2WriteByte~10_combout\);

-- Location: LCFF_X18_Y7_N3
\UART|txBuffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector29~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(4));

-- Location: LCFF_X15_Y6_N29
\UART|txByteLatch[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \CPU|Mux81~4_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(3));

-- Location: LCCOMB_X18_Y7_N20
\UART|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector30~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(4))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txBuffer\(4),
	datac => \UART|txState.dataBit~regout\,
	datad => \UART|txByteLatch\(3),
	combout => \UART|Selector30~0_combout\);

-- Location: LCCOMB_X9_Y10_N4
\VDU|param4[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[6]~6_combout\ = (\VDU|paramCount\(2) & (!\VDU|paramCount\(1) & !\VDU|paramCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(2),
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(0),
	combout => \VDU|param4[6]~6_combout\);

-- Location: LCCOMB_X15_Y4_N0
\DebounceResetSwitch|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~1_combout\ = (!\DebounceResetSwitch|dig_counter\(7) & (!\DebounceResetSwitch|dig_counter\(6) & (!\DebounceResetSwitch|dig_counter\(5) & !\DebounceResetSwitch|dig_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(7),
	datab => \DebounceResetSwitch|dig_counter\(6),
	datac => \DebounceResetSwitch|dig_counter\(5),
	datad => \DebounceResetSwitch|dig_counter\(4),
	combout => \DebounceResetSwitch|Equal0~1_combout\);

-- Location: LCFF_X19_Y3_N17
\VDU|ps2Num\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Num~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Num~regout\);

-- Location: LCCOMB_X19_Y2_N2
\VDU|ps2WriteByte2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~7_combout\ = (!\VDU|ps2Num~regout\ & (\VDU|Equal20~1_combout\ & ((!\VDU|ps2PreviousByte\(4)) # (!\VDU|kbd_ctl~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~1_combout\,
	datab => \VDU|ps2Num~regout\,
	datac => \VDU|Equal20~1_combout\,
	datad => \VDU|ps2PreviousByte\(4),
	combout => \VDU|ps2WriteByte2~7_combout\);

-- Location: LCCOMB_X19_Y3_N8
\VDU|ps2WriteByte2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~8_combout\ = (\VDU|Equal18~2_combout\) # ((\VDU|Equal14~0_combout\ & ((\VDU|Equal21~0_combout\) # (\VDU|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal18~2_combout\,
	datac => \VDU|Equal21~0_combout\,
	datad => \VDU|Equal19~0_combout\,
	combout => \VDU|ps2WriteByte2~8_combout\);

-- Location: LCCOMB_X19_Y3_N10
\VDU|ps2WriteByte2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~9_combout\ = (\VDU|n_kbWR~0_combout\ & ((\VDU|ps2WriteByte2~7_combout\) # ((\VDU|ps2Num~regout\ & \VDU|ps2WriteByte2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Num~regout\,
	datab => \VDU|ps2WriteByte2~8_combout\,
	datac => \VDU|ps2WriteByte2~7_combout\,
	datad => \VDU|n_kbWR~0_combout\,
	combout => \VDU|ps2WriteByte2~9_combout\);

-- Location: LCCOMB_X19_Y3_N26
\VDU|ps2WriteByte2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~12_combout\ = (\VDU|kbd_ctl~10_combout\ & (((\VDU|ps2WriteByte2\(2))))) # (!\VDU|kbd_ctl~10_combout\ & ((\VDU|kbWriteTimer[12]~2_combout\ & (\VDU|ps2Caps~regout\)) # (!\VDU|kbWriteTimer[12]~2_combout\ & ((\VDU|ps2WriteByte2\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Caps~regout\,
	datab => \VDU|ps2WriteByte2\(2),
	datac => \VDU|kbd_ctl~10_combout\,
	datad => \VDU|kbWriteTimer[12]~2_combout\,
	combout => \VDU|ps2WriteByte2~12_combout\);

-- Location: LCCOMB_X19_Y3_N0
\VDU|ps2WriteByte2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~13_combout\ = (\VDU|Equal18~2_combout\) # ((\VDU|Equal14~0_combout\ & ((\VDU|Equal20~1_combout\) # (\VDU|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal20~1_combout\,
	datab => \VDU|Equal19~0_combout\,
	datac => \VDU|Equal18~2_combout\,
	datad => \VDU|Equal14~0_combout\,
	combout => \VDU|ps2WriteByte2~13_combout\);

-- Location: LCCOMB_X19_Y3_N30
\VDU|ps2WriteByte2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~14_combout\ = (\VDU|ps2Caps~regout\ & (((\VDU|Equal21~0_combout\ & \VDU|Equal14~0_combout\)))) # (!\VDU|ps2Caps~regout\ & (\VDU|ps2WriteByte2~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Caps~regout\,
	datab => \VDU|ps2WriteByte2~13_combout\,
	datac => \VDU|Equal21~0_combout\,
	datad => \VDU|Equal14~0_combout\,
	combout => \VDU|ps2WriteByte2~14_combout\);

-- Location: LCCOMB_X19_Y3_N28
\VDU|ps2WriteByte2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~15_combout\ = (\VDU|n_kbWR~0_combout\ & ((\VDU|ps2WriteByte2~14_combout\ & ((\VDU|ps2WriteByte2~12_combout\))) # (!\VDU|ps2WriteByte2~14_combout\ & (!\VDU|ps2WriteByte[2]~4_combout\ & !\VDU|ps2WriteByte2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~0_combout\,
	datab => \VDU|ps2WriteByte2~14_combout\,
	datac => \VDU|ps2WriteByte[2]~4_combout\,
	datad => \VDU|ps2WriteByte2~12_combout\,
	combout => \VDU|ps2WriteByte2~15_combout\);

-- Location: LCCOMB_X19_Y3_N22
\VDU|ps2WriteByte2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~16_combout\ = (\VDU|kbd_ctl~10_combout\ & (!\VDU|ps2WriteByte2~1_combout\ & (\VDU|ps2WriteByte2~12_combout\ $ (\VDU|ps2WriteByte2~15_combout\)))) # (!\VDU|kbd_ctl~10_combout\ & (\VDU|ps2WriteByte2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~10_combout\,
	datab => \VDU|ps2WriteByte2~12_combout\,
	datac => \VDU|ps2WriteByte2~1_combout\,
	datad => \VDU|ps2WriteByte2~15_combout\,
	combout => \VDU|ps2WriteByte2~16_combout\);

-- Location: LCFF_X19_Y1_N9
\VDU|ps2Scroll\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Scroll~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Scroll~regout\);

-- Location: LCCOMB_X19_Y1_N26
\VDU|ps2WriteByte2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~17_combout\ = (\VDU|kbWriteTimer[12]~2_combout\ & ((\VDU|ps2Scroll~regout\))) # (!\VDU|kbWriteTimer[12]~2_combout\ & (!\VDU|ps2WriteByte2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2WriteByte2\(0),
	datac => \VDU|ps2Scroll~regout\,
	datad => \VDU|kbWriteTimer[12]~2_combout\,
	combout => \VDU|ps2WriteByte2~17_combout\);

-- Location: LCCOMB_X19_Y1_N12
\VDU|ps2WriteByte2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~18_combout\ = (\VDU|Equal18~2_combout\) # ((\VDU|Equal14~0_combout\ & (!\VDU|ps2WriteByte2~0_combout\ & !\VDU|Equal19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal18~2_combout\,
	datac => \VDU|ps2WriteByte2~0_combout\,
	datad => \VDU|Equal19~0_combout\,
	combout => \VDU|ps2WriteByte2~18_combout\);

-- Location: LCCOMB_X19_Y1_N6
\VDU|ps2WriteByte2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~19_combout\ = (\VDU|ps2Scroll~regout\ & (((\VDU|ps2WriteByte2~18_combout\)))) # (!\VDU|ps2Scroll~regout\ & (\VDU|Equal14~0_combout\ & (\VDU|Equal19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal19~0_combout\,
	datac => \VDU|ps2Scroll~regout\,
	datad => \VDU|ps2WriteByte2~18_combout\,
	combout => \VDU|ps2WriteByte2~19_combout\);

-- Location: LCCOMB_X19_Y1_N4
\VDU|ps2WriteByte2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~20_combout\ = (!\VDU|kbd_ctl~8_combout\ & (!\VDU|Equal17~3_combout\ & (!\VDU|Equal12~1_combout\ & \VDU|ps2Scroll~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~8_combout\,
	datab => \VDU|Equal17~3_combout\,
	datac => \VDU|Equal12~1_combout\,
	datad => \VDU|ps2Scroll~0_combout\,
	combout => \VDU|ps2WriteByte2~20_combout\);

-- Location: LCCOMB_X19_Y1_N30
\VDU|ps2WriteByte2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~21_combout\ = (!\VDU|Equal18~2_combout\ & (((!\VDU|ps2Scroll~regout\ & \VDU|ps2WriteByte2~0_combout\)) # (!\VDU|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|ps2Scroll~regout\,
	datac => \VDU|ps2WriteByte2~0_combout\,
	datad => \VDU|Equal18~2_combout\,
	combout => \VDU|ps2WriteByte2~21_combout\);

-- Location: LCCOMB_X19_Y1_N24
\VDU|ps2WriteByte2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~22_combout\ = ((\VDU|ps2WriteByte2~21_combout\) # ((!\VDU|Equal19~0_combout\ & \VDU|ps2Scroll~regout\))) # (!\VDU|ps2WriteByte2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal19~0_combout\,
	datab => \VDU|ps2Scroll~regout\,
	datac => \VDU|ps2WriteByte2~20_combout\,
	datad => \VDU|ps2WriteByte2~21_combout\,
	combout => \VDU|ps2WriteByte2~22_combout\);

-- Location: LCCOMB_X19_Y1_N10
\VDU|ps2WriteByte2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~23_combout\ = (\VDU|ps2WriteByte2~22_combout\ & (((\VDU|ps2WriteByte2~20_combout\ & \VDU|ps2WriteByte2~19_combout\)) # (!\VDU|ps2WriteByte2\(0)))) # (!\VDU|ps2WriteByte2~22_combout\ & (((\VDU|ps2WriteByte2~20_combout\ & 
-- \VDU|ps2WriteByte2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte2~22_combout\,
	datab => \VDU|ps2WriteByte2\(0),
	datac => \VDU|ps2WriteByte2~20_combout\,
	datad => \VDU|ps2WriteByte2~19_combout\,
	combout => \VDU|ps2WriteByte2~23_combout\);

-- Location: LCCOMB_X19_Y1_N18
\VDU|ps2WriteByte2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~24_combout\ = (\VDU|kbd_ctl~10_combout\ & (((!\VDU|ps2WriteByte2~1_combout\ & !\VDU|ps2WriteByte2~23_combout\)))) # (!\VDU|kbd_ctl~10_combout\ & (!\VDU|ps2WriteByte2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~10_combout\,
	datab => \VDU|ps2WriteByte2~17_combout\,
	datac => \VDU|ps2WriteByte2~1_combout\,
	datad => \VDU|ps2WriteByte2~23_combout\,
	combout => \VDU|ps2WriteByte2~24_combout\);

-- Location: LCFF_X18_Y7_N19
\UART|txBuffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector28~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(5));

-- Location: LCFF_X15_Y6_N17
\UART|txByteLatch[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \CPU|Mux80~4_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(4));

-- Location: LCCOMB_X18_Y7_N2
\UART|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector29~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(5))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txBuffer\(5),
	datac => \UART|txState.dataBit~regout\,
	datad => \UART|txByteLatch\(4),
	combout => \UART|Selector29~0_combout\);

-- Location: LCCOMB_X19_Y3_N16
\VDU|ps2Num~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Num~0_combout\ = \VDU|ps2Num~regout\ $ (((\VDU|Equal20~1_combout\ & (\VDU|ps2Scroll~0_combout\ & \VDU|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal20~1_combout\,
	datab => \VDU|ps2Scroll~0_combout\,
	datac => \VDU|ps2Num~regout\,
	datad => \VDU|Equal14~0_combout\,
	combout => \VDU|ps2Num~0_combout\);

-- Location: LCCOMB_X19_Y1_N8
\VDU|ps2Scroll~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Scroll~1_combout\ = \VDU|ps2Scroll~regout\ $ (((\VDU|Equal19~0_combout\ & (\VDU|ps2Scroll~0_combout\ & \VDU|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal19~0_combout\,
	datab => \VDU|ps2Scroll~0_combout\,
	datac => \VDU|ps2Scroll~regout\,
	datad => \VDU|Equal14~0_combout\,
	combout => \VDU|ps2Scroll~1_combout\);

-- Location: LCFF_X18_Y7_N23
\UART|txBuffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector27~0_combout\,
	ena => \UART|txBuffer[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(6));

-- Location: LCFF_X18_Y6_N17
\UART|txByteLatch[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	sdata => \CPU|Mux79~4_combout\,
	sload => VCC,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(5));

-- Location: LCCOMB_X18_Y7_N18
\UART|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector28~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(6))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.dataBit~regout\,
	datab => \UART|txBuffer\(6),
	datac => \UART|txByteLatch\(5),
	combout => \UART|Selector28~0_combout\);

-- Location: LCFF_X19_Y7_N17
\UART|txBuffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txBuffer[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBuffer\(7));

-- Location: LCFF_X17_Y7_N23
\UART|txByteLatch[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \UART|txByteLatch[6]~feeder_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(6));

-- Location: LCCOMB_X18_Y7_N22
\UART|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector27~0_combout\ = (\UART|txState.dataBit~regout\ & (\UART|txBuffer\(7))) # (!\UART|txState.dataBit~regout\ & ((\UART|txByteLatch\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.dataBit~regout\,
	datac => \UART|txBuffer\(7),
	datad => \UART|txByteLatch\(6),
	combout => \UART|Selector27~0_combout\);

-- Location: LCFF_X17_Y7_N21
\UART|txByteLatch[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	sdata => \CPU|Mux77~4_combout\,
	sload => VCC,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteLatch\(7));

-- Location: LCCOMB_X18_Y7_N28
\UART|txBuffer[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBuffer[7]~1_combout\ = (\UART|txByteLatch\(7) & !\UART|txState.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART|txByteLatch\(7),
	datad => \UART|txState.idle~regout\,
	combout => \UART|txBuffer[7]~1_combout\);

-- Location: LCCOMB_X18_Y7_N14
\UART|txBuffer[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBuffer[7]~2_combout\ = (\UART|txByteSent~0_combout\) # ((\UART|txState.idle~regout\ & (\UART|Selector25~0_combout\ & !\UART|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.idle~regout\,
	datab => \UART|Selector25~0_combout\,
	datac => \UART|Equal8~0_combout\,
	datad => \UART|txByteSent~0_combout\,
	combout => \UART|txBuffer[7]~2_combout\);

-- Location: LCCOMB_X19_Y7_N16
\UART|txBuffer[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBuffer[7]~3_combout\ = (\UART|txBuffer[7]~2_combout\ & ((\UART|txd~0_combout\ & ((\UART|txBuffer[7]~1_combout\))) # (!\UART|txd~0_combout\ & (\UART|txBuffer\(7))))) # (!\UART|txBuffer[7]~2_combout\ & (((\UART|txBuffer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBuffer[7]~2_combout\,
	datab => \UART|txd~0_combout\,
	datac => \UART|txBuffer\(7),
	datad => \UART|txBuffer[7]~1_combout\,
	combout => \UART|txBuffer[7]~3_combout\);

-- Location: LCCOMB_X14_Y4_N8
\CPU|Set_Addr_To_r~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~7_combout\ = (\CPU|IR\(2) & (((\CPU|mcode|Mux74~0_combout\) # (\CPU|mcode|Write~0_combout\)))) # (!\CPU|IR\(2) & (\CPU|IR\(0) & (\CPU|mcode|Mux74~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Mux74~0_combout\,
	datad => \CPU|mcode|Write~0_combout\,
	combout => \CPU|Set_Addr_To_r~7_combout\);

-- Location: LCCOMB_X21_Y6_N2
\CPU|mcode|Mux104~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~10_combout\ = (!\CPU|IR\(2) & (!\CPU|IR\(0) & (\CPU|mcode|Mux37~1_combout\ & !\CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(2),
	datab => \CPU|IR\(0),
	datac => \CPU|mcode|Mux37~1_combout\,
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux104~10_combout\);

-- Location: LCCOMB_X19_Y4_N2
\CPU|mcode|Mux96~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux96~6_combout\ = (!\CPU|IR\(5) & (!\CPU|IR\(4) & (!\CPU|IR\(1) & !\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux96~6_combout\);

-- Location: LCCOMB_X19_Y8_N28
\w_cpuDataIn[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[2]~37_combout\ = (\io_extSRamData[2]~2\) # ((\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[2]~2\,
	datab => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_cpuDataIn[2]~37_combout\);

-- Location: LCCOMB_X24_Y6_N26
\CPU|mcode|Mux121~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux121~5_combout\ = (\CPU|IR\(2) & (((\CPU|IR\(4)) # (\CPU|mcode|Mux121~2_combout\)))) # (!\CPU|IR\(2) & (\CPU|IR\(0) & (\CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux121~2_combout\,
	combout => \CPU|mcode|Mux121~5_combout\);

-- Location: LCCOMB_X12_Y8_N28
\w_cpuDataIn[5]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[5]~38_combout\ = (\io_extSRamData[5]~5\) # ((\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[5]~5\,
	datab => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_cpuDataIn[5]~38_combout\);

-- Location: LCCOMB_X12_Y4_N24
\VDU|cursorVert~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~77_combout\ = (\VDU|LessThan53~1_combout\ & ((!\VDU|cursorVert\(3)) # (!\VDU|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert\(3),
	combout => \VDU|cursorVert~77_combout\);

-- Location: LCCOMB_X9_Y3_N4
\VDU|cursorVert~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~78_combout\ = (!\VDU|cursorVert\(0) & (\VDU|Equal47~5_combout\ & ((!\VDU|cursorVert\(4)) # (!\VDU|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(3),
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(4),
	datad => \VDU|Equal47~5_combout\,
	combout => \VDU|cursorVert~78_combout\);

-- Location: LCCOMB_X10_Y2_N30
\VDU|Selector10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~8_combout\ = (!\VDU|param1\(5) & (\VDU|Add47~4_combout\ & (!\VDU|param1\(6) & \VDU|Selector10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(5),
	datab => \VDU|Add47~4_combout\,
	datac => \VDU|param1\(6),
	datad => \VDU|Selector10~3_combout\,
	combout => \VDU|Selector10~8_combout\);

-- Location: LCCOMB_X9_Y7_N16
\VDU|cursorHoriz[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~35_combout\ = (\VDU|LessThan53~1_combout\ & ((\VDU|dispState.del3~regout\) # ((\VDU|dispState.ins3~regout\) # (\VDU|dispState.dispNextLoc~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.del3~regout\,
	datab => \VDU|dispState.ins3~regout\,
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|LessThan53~1_combout\,
	combout => \VDU|cursorHoriz[3]~35_combout\);

-- Location: LCCOMB_X12_Y9_N16
\CPU|mcode|Mux115~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux115~6_combout\ = (\CPU|IR\(2) & (((\CPU|process_0~2_combout\)))) # (!\CPU|IR\(2) & (\CPU|IR\(3) & ((!\CPU|mcode|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|process_0~2_combout\,
	datac => \CPU|mcode|Mux61~0_combout\,
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux115~6_combout\);

-- Location: LCCOMB_X19_Y2_N6
\VDU|FNkeysSig[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|FNkeysSig[1]~4_combout\ = (\VDU|FNkeysSig[1]~3_combout\ & (((!\VDU|ps2PreviousByte\(4))) # (!\VDU|kbd_ctl~1_combout\))) # (!\VDU|FNkeysSig[1]~3_combout\ & (((\VDU|FNkeysSig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~1_combout\,
	datab => \VDU|FNkeysSig[1]~3_combout\,
	datac => \VDU|FNkeysSig\(1),
	datad => \VDU|ps2PreviousByte\(4),
	combout => \VDU|FNkeysSig[1]~4_combout\);

-- Location: LCCOMB_X8_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\VDU|Add2~16_combout\))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \VDU|Add2~16_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\);

-- Location: LCCOMB_X6_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add2~12_combout\)) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \VDU|Add2~12_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\);

-- Location: LCCOMB_X6_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add2~8_combout\)) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~8_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\);

-- Location: LCCOMB_X7_Y8_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~16_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~16_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105_combout\);

-- Location: LCCOMB_X7_Y8_N10
\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~10_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~10_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\);

-- Location: LCCOMB_X7_Y8_N20
\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~8_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~8_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\);

-- Location: LCCOMB_X7_Y11_N28
\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~6_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~6_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\);

-- Location: LCCOMB_X14_Y11_N12
\CPU|Mux70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux70~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (((\CPU|Set_Addr_To_r\(0))))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & ((\CPU|S\(6)))) # (!\CPU|Set_Addr_To_r\(0) & (\CPU|PCAdder\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PCAdder\(6),
	datab => \CPU|S\(6),
	datac => \CPU|Set_Addr_To_r\(1),
	datad => \CPU|Set_Addr_To_r\(0),
	combout => \CPU|Mux70~0_combout\);

-- Location: LCCOMB_X14_Y7_N20
\CPU|Mux73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux73~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (((\CPU|Set_Addr_To_r\(0))))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & ((\CPU|S\(3)))) # (!\CPU|Set_Addr_To_r\(0) & (\CPU|PCAdder\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|PCAdder\(3),
	datac => \CPU|S\(3),
	datad => \CPU|Set_Addr_To_r\(0),
	combout => \CPU|Mux73~0_combout\);

-- Location: LCCOMB_X14_Y11_N8
\CPU|Mux75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux75~0_combout\ = (\CPU|Set_Addr_To_r\(0) & (((\CPU|Set_Addr_To_r\(1)) # (\CPU|S\(1))))) # (!\CPU|Set_Addr_To_r\(0) & (\CPU|PCAdder\(1) & (!\CPU|Set_Addr_To_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PCAdder\(1),
	datab => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|Set_Addr_To_r\(1),
	datad => \CPU|S\(1),
	combout => \CPU|Mux75~0_combout\);

-- Location: LCCOMB_X19_Y6_N12
\CPU|mcode|Mux106~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~8_combout\ = (!\CPU|IR\(3) & ((\CPU|IR\(4) & (!\CPU|IR\(1))) # (!\CPU|IR\(4) & ((\CPU|mcode|Mux106~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(3),
	datad => \CPU|mcode|Mux106~3_combout\,
	combout => \CPU|mcode|Mux106~8_combout\);

-- Location: CLKCTRL_G4
\comb~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comb~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comb~clkctrl_outclk\);

-- Location: CLKCTRL_G5
\comb~7clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comb~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comb~7clkctrl_outclk\);

-- Location: CLKCTRL_G0
\w_cpuClk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \w_cpuClk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \w_cpuClk~clkctrl_outclk\);

-- Location: CLKCTRL_G6
\comb~8clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comb~8clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comb~8clkctrl_outclk\);

-- Location: CLKCTRL_G7
\comb~9clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comb~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comb~9clkctrl_outclk\);

-- Location: LCCOMB_X20_Y6_N20
\CPU|ABC[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|ABC[6]~feeder_combout\ = \CPU|S[6]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|S[6]~4_combout\,
	combout => \CPU|ABC[6]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N12
\UART|txByteLatch[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txByteLatch[1]~feeder_combout\ = \CPU|Mux83~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|Mux83~4_combout\,
	combout => \UART|txByteLatch[1]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N20
\VDU|dispState.clearC2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState.clearC2~feeder_combout\ = \VDU|dispState.clearChar~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispState.clearChar~regout\,
	combout => \VDU|dispState.clearC2~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N28
\FNKey1Toggle|FNDelta2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \FNKey1Toggle|FNDelta2~feeder_combout\ = \FNKey1Toggle|FNDelta1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FNKey1Toggle|FNDelta1~regout\,
	combout => \FNKey1Toggle|FNDelta2~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N22
\UART|txByteLatch[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txByteLatch[6]~feeder_combout\ = \CPU|Mux78~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|Mux78~4_combout\,
	combout => \UART|txByteLatch[6]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N20
\VDU|controlReg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|controlReg[6]~feeder_combout\ = \CPU|Mux78~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|Mux78~4_combout\,
	combout => \VDU|controlReg[6]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N22
\UART|rxBuffer~29feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~29feeder_combout\ = \UART|rxCurrentByteBuffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(0),
	combout => \UART|rxBuffer~29feeder_combout\);

-- Location: LCCOMB_X21_Y10_N20
\UART|rxBuffer~21feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~21feeder_combout\ = \UART|rxCurrentByteBuffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(0),
	combout => \UART|rxBuffer~21feeder_combout\);

-- Location: LCCOMB_X21_Y7_N26
\UART|rxBuffer~53feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~53feeder_combout\ = \UART|rxCurrentByteBuffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(0),
	combout => \UART|rxBuffer~53feeder_combout\);

-- Location: LCCOMB_X21_Y9_N30
\UART|rxBuffer~137feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~137feeder_combout\ = \UART|rxCurrentByteBuffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(4),
	combout => \UART|rxBuffer~137feeder_combout\);

-- Location: LCCOMB_X22_Y7_N16
\UART|rxBuffer~78feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~78feeder_combout\ = \UART|rxCurrentByteBuffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(1),
	combout => \UART|rxBuffer~78feeder_combout\);

-- Location: LCCOMB_X22_Y10_N4
\UART|rxBuffer~56feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~56feeder_combout\ = \UART|rxCurrentByteBuffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(3),
	combout => \UART|rxBuffer~56feeder_combout\);

-- Location: LCCOMB_X21_Y9_N14
\UART|rxBuffer~136feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~136feeder_combout\ = \UART|rxCurrentByteBuffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(3),
	combout => \UART|rxBuffer~136feeder_combout\);

-- Location: LCCOMB_X21_Y9_N28
\UART|rxBuffer~40feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~40feeder_combout\ = \UART|rxCurrentByteBuffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(3),
	combout => \UART|rxBuffer~40feeder_combout\);

-- Location: LCCOMB_X21_Y8_N0
\UART|rxBuffer~48feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~48feeder_combout\ = \UART|rxCurrentByteBuffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(3),
	combout => \UART|rxBuffer~48feeder_combout\);

-- Location: LCCOMB_X18_Y5_N12
\VDU|kbBuffer~14feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~14feeder_combout\ = \VDU|kbBuffer~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~110_combout\,
	combout => \VDU|kbBuffer~14feeder_combout\);

-- Location: LCCOMB_X21_Y5_N10
\VDU|kbBuffer~28feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~28feeder_combout\ = \VDU|kbBuffer~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~110_combout\,
	combout => \VDU|kbBuffer~28feeder_combout\);

-- Location: LCCOMB_X21_Y9_N6
\UART|rxBuffer~135feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~135feeder_combout\ = \UART|rxCurrentByteBuffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(2),
	combout => \UART|rxBuffer~135feeder_combout\);

-- Location: LCCOMB_X20_Y9_N4
\UART|rxBuffer~15feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~15feeder_combout\ = \UART|rxCurrentByteBuffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(2),
	combout => \UART|rxBuffer~15feeder_combout\);

-- Location: LCCOMB_X20_Y5_N18
\VDU|kbBuffer~44feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~44feeder_combout\ = \VDU|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~114_combout\,
	combout => \VDU|kbBuffer~44feeder_combout\);

-- Location: LCCOMB_X20_Y7_N10
\UART|rxBuffer~75feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~75feeder_combout\ = \UART|rxCurrentByteBuffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(6),
	combout => \UART|rxBuffer~75feeder_combout\);

-- Location: LCCOMB_X20_Y10_N16
\UART|rxBuffer~91feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~91feeder_combout\ = \UART|rxCurrentByteBuffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(6),
	combout => \UART|rxBuffer~91feeder_combout\);

-- Location: LCCOMB_X20_Y10_N30
\UART|rxBuffer~123feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~123feeder_combout\ = \UART|rxCurrentByteBuffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(6),
	combout => \UART|rxBuffer~123feeder_combout\);

-- Location: LCCOMB_X12_Y9_N0
\FNKey1Toggle|FNDelta1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \FNKey1Toggle|FNDelta1~feeder_combout\ = \VDU|FNkeysSig\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|FNkeysSig\(1),
	combout => \FNKey1Toggle|FNDelta1~feeder_combout\);

-- Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_ps2Clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|ALT_INV_ps2ClkOut~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_ps2Clk,
	combout => \io_ps2Clk~0\);

-- Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_ps2Data~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|ALT_INV_ps2DataOut~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_ps2Data,
	combout => \io_ps2Data~0\);

-- Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux84~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(0),
	combout => \io_extSRamData[0]~0\);

-- Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux83~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(1),
	combout => \io_extSRamData[1]~1\);

-- Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux82~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(2),
	combout => \io_extSRamData[2]~2\);

-- Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux81~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(3),
	combout => \io_extSRamData[3]~3\);

-- Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux80~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(4),
	combout => \io_extSRamData[4]~4\);

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux79~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(5),
	combout => \io_extSRamData[5]~5\);

-- Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux78~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(6),
	combout => \io_extSRamData[6]~6\);

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_extSRamData[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux77~4_combout\,
	oe => \io_extSRamData~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => io_extSRamData(7),
	combout => \io_extSRamData[7]~7\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_clk_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_clk_50,
	combout => \i_clk_50~combout\);

-- Location: CLKCTRL_G2
\i_clk_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_clk_50~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y4_N0
\VDU|ps2ClkFilter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[0]~6_combout\ = \VDU|ps2ClkFilter\(0) $ (VCC)
-- \VDU|ps2ClkFilter[0]~7\ = CARRY(\VDU|ps2ClkFilter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2ClkFilter\(0),
	datad => VCC,
	combout => \VDU|ps2ClkFilter[0]~6_combout\,
	cout => \VDU|ps2ClkFilter[0]~7\);

-- Location: LCCOMB_X24_Y4_N2
\VDU|ps2ClkFilter[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[1]~8_combout\ = (\VDU|kbd_filter~4_combout\ & ((\VDU|ps2ClkFilter\(1) & (!\VDU|ps2ClkFilter[0]~7\)) # (!\VDU|ps2ClkFilter\(1) & ((\VDU|ps2ClkFilter[0]~7\) # (GND))))) # (!\VDU|kbd_filter~4_combout\ & ((\VDU|ps2ClkFilter\(1) & 
-- (\VDU|ps2ClkFilter[0]~7\ & VCC)) # (!\VDU|ps2ClkFilter\(1) & (!\VDU|ps2ClkFilter[0]~7\))))
-- \VDU|ps2ClkFilter[1]~9\ = CARRY((\VDU|kbd_filter~4_combout\ & ((!\VDU|ps2ClkFilter[0]~7\) # (!\VDU|ps2ClkFilter\(1)))) # (!\VDU|kbd_filter~4_combout\ & (!\VDU|ps2ClkFilter\(1) & !\VDU|ps2ClkFilter[0]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_filter~4_combout\,
	datab => \VDU|ps2ClkFilter\(1),
	datad => VCC,
	cin => \VDU|ps2ClkFilter[0]~7\,
	combout => \VDU|ps2ClkFilter[1]~8_combout\,
	cout => \VDU|ps2ClkFilter[1]~9\);

-- Location: LCCOMB_X24_Y4_N4
\VDU|ps2ClkFilter[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[2]~11_combout\ = ((\VDU|kbd_filter~4_combout\ $ (\VDU|ps2ClkFilter\(2) $ (\VDU|ps2ClkFilter[1]~9\)))) # (GND)
-- \VDU|ps2ClkFilter[2]~12\ = CARRY((\VDU|kbd_filter~4_combout\ & (\VDU|ps2ClkFilter\(2) & !\VDU|ps2ClkFilter[1]~9\)) # (!\VDU|kbd_filter~4_combout\ & ((\VDU|ps2ClkFilter\(2)) # (!\VDU|ps2ClkFilter[1]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_filter~4_combout\,
	datab => \VDU|ps2ClkFilter\(2),
	datad => VCC,
	cin => \VDU|ps2ClkFilter[1]~9\,
	combout => \VDU|ps2ClkFilter[2]~11_combout\,
	cout => \VDU|ps2ClkFilter[2]~12\);

-- Location: LCFF_X24_Y4_N5
\VDU|ps2ClkFilter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[2]~11_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(2));

-- Location: LCCOMB_X24_Y4_N30
\VDU|kbd_filter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_filter~0_combout\ = (!\VDU|ps2ClkFilter\(3) & (!\VDU|ps2ClkFilter\(2) & (\io_ps2Clk~0\ & !\VDU|ps2ClkFilter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFilter\(3),
	datab => \VDU|ps2ClkFilter\(2),
	datac => \io_ps2Clk~0\,
	datad => \VDU|ps2ClkFilter\(0),
	combout => \VDU|kbd_filter~0_combout\);

-- Location: LCCOMB_X24_Y4_N12
\VDU|kbd_filter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_filter~1_combout\ = (\VDU|ps2ClkFilter\(5) & (\VDU|kbd_filter~0_combout\ & (\VDU|ps2ClkFilter\(4) & \VDU|ps2ClkFilter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFilter\(5),
	datab => \VDU|kbd_filter~0_combout\,
	datac => \VDU|ps2ClkFilter\(4),
	datad => \VDU|ps2ClkFilter\(1),
	combout => \VDU|kbd_filter~1_combout\);

-- Location: LCCOMB_X24_Y4_N24
\VDU|ps2ClkFilter[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[5]~10_combout\ = (!\VDU|kbd_filter~1_combout\ & ((\io_ps2Clk~0\) # (!\VDU|kbd_filter~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbd_filter~3_combout\,
	datac => \io_ps2Clk~0\,
	datad => \VDU|kbd_filter~1_combout\,
	combout => \VDU|ps2ClkFilter[5]~10_combout\);

-- Location: LCFF_X24_Y4_N1
\VDU|ps2ClkFilter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[0]~6_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(0));

-- Location: LCFF_X24_Y4_N3
\VDU|ps2ClkFilter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[1]~8_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(1));

-- Location: LCCOMB_X24_Y4_N26
\VDU|kbd_filter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_filter~2_combout\ = (!\VDU|ps2ClkFilter\(3) & (!\VDU|ps2ClkFilter\(1) & (!\VDU|ps2ClkFilter\(2) & !\VDU|ps2ClkFilter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFilter\(3),
	datab => \VDU|ps2ClkFilter\(1),
	datac => \VDU|ps2ClkFilter\(2),
	datad => \VDU|ps2ClkFilter\(0),
	combout => \VDU|kbd_filter~2_combout\);

-- Location: LCCOMB_X24_Y4_N8
\VDU|ps2ClkFilter[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[4]~15_combout\ = ((\VDU|kbd_filter~4_combout\ $ (\VDU|ps2ClkFilter\(4) $ (\VDU|ps2ClkFilter[3]~14\)))) # (GND)
-- \VDU|ps2ClkFilter[4]~16\ = CARRY((\VDU|kbd_filter~4_combout\ & (\VDU|ps2ClkFilter\(4) & !\VDU|ps2ClkFilter[3]~14\)) # (!\VDU|kbd_filter~4_combout\ & ((\VDU|ps2ClkFilter\(4)) # (!\VDU|ps2ClkFilter[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_filter~4_combout\,
	datab => \VDU|ps2ClkFilter\(4),
	datad => VCC,
	cin => \VDU|ps2ClkFilter[3]~14\,
	combout => \VDU|ps2ClkFilter[4]~15_combout\,
	cout => \VDU|ps2ClkFilter[4]~16\);

-- Location: LCCOMB_X24_Y4_N10
\VDU|ps2ClkFilter[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFilter[5]~17_combout\ = \VDU|kbd_filter~4_combout\ $ (\VDU|ps2ClkFilter[4]~16\ $ (!\VDU|ps2ClkFilter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbd_filter~4_combout\,
	datad => \VDU|ps2ClkFilter\(5),
	cin => \VDU|ps2ClkFilter[4]~16\,
	combout => \VDU|ps2ClkFilter[5]~17_combout\);

-- Location: LCFF_X24_Y4_N11
\VDU|ps2ClkFilter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[5]~17_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(5));

-- Location: LCCOMB_X24_Y4_N22
\VDU|kbd_filter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_filter~4_combout\ = (\io_ps2Clk~0\) # ((\VDU|kbd_filter~2_combout\ & (!\VDU|ps2ClkFilter\(4) & !\VDU|ps2ClkFilter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_ps2Clk~0\,
	datab => \VDU|kbd_filter~2_combout\,
	datac => \VDU|ps2ClkFilter\(4),
	datad => \VDU|ps2ClkFilter\(5),
	combout => \VDU|kbd_filter~4_combout\);

-- Location: LCFF_X24_Y4_N9
\VDU|ps2ClkFilter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFilter[4]~15_combout\,
	ena => \VDU|ps2ClkFilter[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFilter\(4));

-- Location: LCCOMB_X24_Y4_N28
\VDU|kbd_filter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_filter~3_combout\ = (!\VDU|ps2ClkFilter\(5) & (!\VDU|ps2ClkFilter\(4) & \VDU|kbd_filter~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFilter\(5),
	datac => \VDU|ps2ClkFilter\(4),
	datad => \VDU|kbd_filter~2_combout\,
	combout => \VDU|kbd_filter~3_combout\);

-- Location: LCCOMB_X24_Y4_N16
\VDU|ps2ClkFiltered~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkFiltered~0_combout\ = (\io_ps2Clk~0\ & (((\VDU|ps2ClkFiltered~regout\ & !\VDU|kbd_filter~1_combout\)))) # (!\io_ps2Clk~0\ & ((\VDU|kbd_filter~3_combout\) # ((\VDU|ps2ClkFiltered~regout\ & !\VDU|kbd_filter~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_ps2Clk~0\,
	datab => \VDU|kbd_filter~3_combout\,
	datac => \VDU|ps2ClkFiltered~regout\,
	datad => \VDU|kbd_filter~1_combout\,
	combout => \VDU|ps2ClkFiltered~0_combout\);

-- Location: LCFF_X24_Y4_N17
\VDU|ps2ClkFiltered\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkFiltered~regout\);

-- Location: LCFF_X22_Y1_N15
\VDU|ps2PrevClk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2ClkFiltered~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PrevClk~regout\);

-- Location: LCCOMB_X22_Y1_N14
\VDU|kbd_ctl~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~14_combout\ = (\VDU|ps2ClkFiltered~regout\ & (!\VDU|ps2PrevClk~regout\ & \VDU|n_kbWR~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFiltered~regout\,
	datac => \VDU|ps2PrevClk~regout\,
	datad => \VDU|n_kbWR~regout\,
	combout => \VDU|kbd_ctl~14_combout\);

-- Location: LCCOMB_X22_Y2_N28
\VDU|kbd_ctl~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~9_combout\ = (!\VDU|n_kbWR~regout\ & (!\VDU|ps2PrevClk~regout\ & \VDU|ps2ClkFiltered~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~regout\,
	datab => \VDU|ps2PrevClk~regout\,
	datac => \VDU|ps2ClkFiltered~regout\,
	combout => \VDU|kbd_ctl~9_combout\);

-- Location: LCCOMB_X22_Y1_N28
\VDU|ps2ClkCount[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount[0]~2_combout\ = (\VDU|kbd_ctl~9_combout\ & (((!\VDU|ps2ClkCount\(2) & !\VDU|ps2ClkCount\(1))) # (!\VDU|ps2ClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(2),
	datab => \VDU|ps2ClkCount\(3),
	datac => \VDU|kbd_ctl~9_combout\,
	datad => \VDU|ps2ClkCount\(1),
	combout => \VDU|ps2ClkCount[0]~2_combout\);

-- Location: LCCOMB_X22_Y1_N10
\VDU|ps2ClkCount~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount~3_combout\ = (\VDU|ps2ClkCount[0]~2_combout\ & (\VDU|ps2ClkCount\(0) $ (\VDU|ps2ClkCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(0),
	datac => \VDU|ps2ClkCount\(1),
	datad => \VDU|ps2ClkCount[0]~2_combout\,
	combout => \VDU|ps2ClkCount~3_combout\);

-- Location: LCCOMB_X22_Y1_N0
\VDU|kbd_ctl~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~10_combout\ = (!\VDU|ps2PrevClk~regout\ & \VDU|ps2ClkFiltered~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2PrevClk~regout\,
	datad => \VDU|ps2ClkFiltered~regout\,
	combout => \VDU|kbd_ctl~10_combout\);

-- Location: LCCOMB_X20_Y4_N6
\VDU|kbWatchdogTimer[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[0]~27_combout\ = \VDU|kbWatchdogTimer\(0) $ (VCC)
-- \VDU|kbWatchdogTimer[0]~28\ = CARRY(\VDU|kbWatchdogTimer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(0),
	datad => VCC,
	combout => \VDU|kbWatchdogTimer[0]~27_combout\,
	cout => \VDU|kbWatchdogTimer[0]~28\);

-- Location: LCCOMB_X20_Y3_N16
\VDU|kbWatchdogTimer[21]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[21]~70_combout\ = (\VDU|kbWatchdogTimer\(21) & (!\VDU|kbWatchdogTimer[20]~68\)) # (!\VDU|kbWatchdogTimer\(21) & ((\VDU|kbWatchdogTimer[20]~68\) # (GND)))
-- \VDU|kbWatchdogTimer[21]~71\ = CARRY((!\VDU|kbWatchdogTimer[20]~68\) # (!\VDU|kbWatchdogTimer\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(21),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[20]~68\,
	combout => \VDU|kbWatchdogTimer[21]~70_combout\,
	cout => \VDU|kbWatchdogTimer[21]~71\);

-- Location: LCCOMB_X21_Y4_N8
\VDU|kbWriteTimer[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[16]~28_combout\ = (\VDU|Add20~32_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(16))))) # (!\VDU|Add20~32_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~32_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(16),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[16]~28_combout\);

-- Location: LCFF_X21_Y4_N9
\VDU|kbWriteTimer[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(16));

-- Location: LCCOMB_X21_Y5_N8
\VDU|kbWriteTimer[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[22]~12_combout\ = (\VDU|Add20~44_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(22))))) # (!\VDU|Add20~44_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~44_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(22),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[22]~12_combout\);

-- Location: LCFF_X21_Y5_N9
\VDU|kbWriteTimer[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[22]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(22));

-- Location: LCCOMB_X21_Y5_N18
\VDU|kbWriteTimer[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[21]~11_combout\ = (\VDU|Add20~42_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(21))))) # (!\VDU|Add20~42_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~42_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(21),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[21]~11_combout\);

-- Location: LCFF_X21_Y5_N19
\VDU|kbWriteTimer[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(21));

-- Location: LCCOMB_X21_Y5_N4
\VDU|kbWriteTimer[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[19]~9_combout\ = (\VDU|Add20~38_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(19))))) # (!\VDU|Add20~38_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~38_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(19),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[19]~9_combout\);

-- Location: LCFF_X21_Y5_N5
\VDU|kbWriteTimer[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(19));

-- Location: LCCOMB_X22_Y3_N6
\VDU|kbWriteTimer[15]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[15]~27_combout\ = (\VDU|Add20~30_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(15))))) # (!\VDU|Add20~30_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~30_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(15),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[15]~27_combout\);

-- Location: LCFF_X22_Y3_N7
\VDU|kbWriteTimer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[15]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(15));

-- Location: LCCOMB_X22_Y3_N20
\VDU|kbWriteTimer[13]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[13]~16_combout\ = (\VDU|Add20~26_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(13))))) # (!\VDU|Add20~26_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~26_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(13),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[13]~16_combout\);

-- Location: LCFF_X22_Y3_N21
\VDU|kbWriteTimer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[13]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(13));

-- Location: LCCOMB_X22_Y4_N26
\VDU|kbWriteTimer[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[10]~17_combout\ = (\VDU|Add20~20_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(10))))) # (!\VDU|Add20~20_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~20_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(10),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[10]~17_combout\);

-- Location: LCFF_X22_Y4_N27
\VDU|kbWriteTimer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(10));

-- Location: LCCOMB_X22_Y4_N22
\VDU|kbWriteTimer[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[8]~24_combout\ = (\VDU|Add20~16_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(8))))) # (!\VDU|Add20~16_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~16_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(8),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[8]~24_combout\);

-- Location: LCFF_X22_Y4_N23
\VDU|kbWriteTimer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(8));

-- Location: LCCOMB_X22_Y6_N12
\VDU|Add20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~6_combout\ = (\VDU|kbWriteTimer\(3) & (!\VDU|Add20~5\)) # (!\VDU|kbWriteTimer\(3) & ((\VDU|Add20~5\) # (GND)))
-- \VDU|Add20~7\ = CARRY((!\VDU|Add20~5\) # (!\VDU|kbWriteTimer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(3),
	datad => VCC,
	cin => \VDU|Add20~5\,
	combout => \VDU|Add20~6_combout\,
	cout => \VDU|Add20~7\);

-- Location: LCCOMB_X22_Y6_N14
\VDU|Add20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~8_combout\ = (\VDU|kbWriteTimer\(4) & (\VDU|Add20~7\ $ (GND))) # (!\VDU|kbWriteTimer\(4) & (!\VDU|Add20~7\ & VCC))
-- \VDU|Add20~9\ = CARRY((\VDU|kbWriteTimer\(4) & !\VDU|Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(4),
	datad => VCC,
	cin => \VDU|Add20~7\,
	combout => \VDU|Add20~8_combout\,
	cout => \VDU|Add20~9\);

-- Location: LCCOMB_X22_Y6_N16
\VDU|Add20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~10_combout\ = (\VDU|kbWriteTimer\(5) & (!\VDU|Add20~9\)) # (!\VDU|kbWriteTimer\(5) & ((\VDU|Add20~9\) # (GND)))
-- \VDU|Add20~11\ = CARRY((!\VDU|Add20~9\) # (!\VDU|kbWriteTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(5),
	datad => VCC,
	cin => \VDU|Add20~9\,
	combout => \VDU|Add20~10_combout\,
	cout => \VDU|Add20~11\);

-- Location: LCCOMB_X22_Y4_N14
\VDU|kbWriteTimer[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[5]~21_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(5)) # ((\VDU|Add20~10_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~10_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~10_combout\,
	datac => \VDU|kbWriteTimer\(5),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[5]~21_combout\);

-- Location: LCFF_X22_Y4_N15
\VDU|kbWriteTimer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(5));

-- Location: LCCOMB_X22_Y6_N18
\VDU|Add20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~12_combout\ = (\VDU|kbWriteTimer\(6) & (\VDU|Add20~11\ $ (GND))) # (!\VDU|kbWriteTimer\(6) & (!\VDU|Add20~11\ & VCC))
-- \VDU|Add20~13\ = CARRY((\VDU|kbWriteTimer\(6) & !\VDU|Add20~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(6),
	datad => VCC,
	cin => \VDU|Add20~11\,
	combout => \VDU|Add20~12_combout\,
	cout => \VDU|Add20~13\);

-- Location: LCCOMB_X22_Y4_N24
\VDU|kbWriteTimer[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[6]~22_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(6)) # ((\VDU|Add20~12_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~12_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~12_combout\,
	datac => \VDU|kbWriteTimer\(6),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[6]~22_combout\);

-- Location: LCFF_X22_Y4_N25
\VDU|kbWriteTimer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(6));

-- Location: LCCOMB_X22_Y5_N20
\VDU|Add20~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~46_combout\ = (\VDU|kbWriteTimer\(23) & (!\VDU|Add20~45\)) # (!\VDU|kbWriteTimer\(23) & ((\VDU|Add20~45\) # (GND)))
-- \VDU|Add20~47\ = CARRY((!\VDU|Add20~45\) # (!\VDU|kbWriteTimer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(23),
	datad => VCC,
	cin => \VDU|Add20~45\,
	combout => \VDU|Add20~46_combout\,
	cout => \VDU|Add20~47\);

-- Location: LCCOMB_X21_Y5_N22
\VDU|kbWriteTimer[23]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[23]~13_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(23)) # ((\VDU|Add20~46_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~46_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~46_combout\,
	datac => \VDU|kbWriteTimer\(23),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[23]~13_combout\);

-- Location: LCFF_X21_Y5_N23
\VDU|kbWriteTimer[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[23]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(23));

-- Location: LCCOMB_X21_Y5_N26
\VDU|Equal11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~1_combout\ = (!\VDU|kbWriteTimer\(24) & (!\VDU|kbWriteTimer\(23) & (!\VDU|kbWriteTimer\(22) & !\VDU|kbWriteTimer\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(24),
	datab => \VDU|kbWriteTimer\(23),
	datac => \VDU|kbWriteTimer\(22),
	datad => \VDU|kbWriteTimer\(21),
	combout => \VDU|Equal11~1_combout\);

-- Location: LCCOMB_X21_Y5_N30
\VDU|kbWriteTimer[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[17]~7_combout\ = (\VDU|Add20~34_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(17))))) # (!\VDU|Add20~34_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~34_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(17),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[17]~7_combout\);

-- Location: LCFF_X21_Y5_N31
\VDU|kbWriteTimer[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(17));

-- Location: LCCOMB_X21_Y5_N14
\VDU|kbWriteTimer[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[20]~10_combout\ = (\VDU|Add20~40_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(20))))) # (!\VDU|Add20~40_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~40_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(20),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[20]~10_combout\);

-- Location: LCFF_X21_Y5_N15
\VDU|kbWriteTimer[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(20));

-- Location: LCCOMB_X21_Y4_N24
\VDU|kbWriteTimer[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[18]~8_combout\ = (\VDU|Add20~36_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(18))))) # (!\VDU|Add20~36_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~36_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(18),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[18]~8_combout\);

-- Location: LCFF_X21_Y4_N25
\VDU|kbWriteTimer[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(18));

-- Location: LCCOMB_X21_Y5_N28
\VDU|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~0_combout\ = (!\VDU|kbWriteTimer\(19) & (!\VDU|kbWriteTimer\(17) & (!\VDU|kbWriteTimer\(20) & !\VDU|kbWriteTimer\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(19),
	datab => \VDU|kbWriteTimer\(17),
	datac => \VDU|kbWriteTimer\(20),
	datad => \VDU|kbWriteTimer\(18),
	combout => \VDU|Equal11~0_combout\);

-- Location: LCCOMB_X21_Y5_N16
\VDU|Equal11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~2_combout\ = (!\VDU|kbWriteTimer\(25) & (\VDU|Equal11~1_combout\ & \VDU|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(25),
	datab => \VDU|Equal11~1_combout\,
	datad => \VDU|Equal11~0_combout\,
	combout => \VDU|Equal11~2_combout\);

-- Location: LCCOMB_X22_Y3_N2
\VDU|kbWriteTimer[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~19_combout\ = (\VDU|Add20~24_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(12))))) # (!\VDU|Add20~24_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~24_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(12),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[12]~19_combout\);

-- Location: LCFF_X22_Y3_N3
\VDU|kbWriteTimer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[12]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(12));

-- Location: LCCOMB_X22_Y4_N2
\VDU|kbWriteTimer[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[7]~23_combout\ = (\VDU|Add20~14_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(7))))) # (!\VDU|Add20~14_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~14_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(7),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[7]~23_combout\);

-- Location: LCFF_X22_Y4_N3
\VDU|kbWriteTimer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(7));

-- Location: LCCOMB_X22_Y4_N10
\VDU|LessThan17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan17~0_combout\ = (\VDU|kbWriteTimer\(5) & (\VDU|kbWriteTimer\(6) & \VDU|kbWriteTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(5),
	datac => \VDU|kbWriteTimer\(6),
	datad => \VDU|kbWriteTimer\(7),
	combout => \VDU|LessThan17~0_combout\);

-- Location: LCCOMB_X22_Y4_N6
\VDU|LessThan17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan17~1_combout\ = (!\VDU|kbWriteTimer\(9) & (!\VDU|kbWriteTimer\(10) & (!\VDU|kbWriteTimer\(8) & !\VDU|LessThan17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(9),
	datab => \VDU|kbWriteTimer\(10),
	datac => \VDU|kbWriteTimer\(8),
	datad => \VDU|LessThan17~0_combout\,
	combout => \VDU|LessThan17~1_combout\);

-- Location: LCCOMB_X21_Y4_N18
\VDU|LessThan17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan17~2_combout\ = ((!\VDU|kbWriteTimer\(12) & ((\VDU|LessThan17~1_combout\) # (!\VDU|kbWriteTimer\(11))))) # (!\VDU|kbWriteTimer\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(11),
	datab => \VDU|kbWriteTimer\(12),
	datac => \VDU|kbWriteTimer\(13),
	datad => \VDU|LessThan17~1_combout\,
	combout => \VDU|LessThan17~2_combout\);

-- Location: LCCOMB_X21_Y4_N20
\VDU|LessThan17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan17~3_combout\ = (\VDU|Equal11~2_combout\ & (((\VDU|Equal11~5_combout\ & \VDU|LessThan17~2_combout\)) # (!\VDU|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal11~5_combout\,
	datab => \VDU|kbWriteTimer\(16),
	datac => \VDU|Equal11~2_combout\,
	datad => \VDU|LessThan17~2_combout\,
	combout => \VDU|LessThan17~3_combout\);

-- Location: LCCOMB_X21_Y3_N6
\VDU|ps2DataOut~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~9_combout\ = (!\VDU|LessThan17~3_combout\ & !\VDU|Equal11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|LessThan17~3_combout\,
	datad => \VDU|Equal11~8_combout\,
	combout => \VDU|ps2DataOut~9_combout\);

-- Location: LCCOMB_X21_Y4_N2
\VDU|kbWriteTimer[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[2]~6_combout\ = (\VDU|n_kbWR~regout\ & (!\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|LessThan16~2_combout\) # (!\VDU|ps2DataOut~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan16~2_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|kbWriteTimer[12]~5_combout\,
	datad => \VDU|ps2DataOut~9_combout\,
	combout => \VDU|kbWriteTimer[2]~6_combout\);

-- Location: LCCOMB_X22_Y5_N26
\VDU|kbWriteTimer[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[2]~30_combout\ = (\VDU|Add20~4_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(2))))) # (!\VDU|Add20~4_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~4_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(2),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[2]~30_combout\);

-- Location: LCFF_X22_Y5_N27
\VDU|kbWriteTimer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(2));

-- Location: LCCOMB_X22_Y3_N4
\VDU|kbWriteTimer[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[1]~32_combout\ = (\VDU|Add20~2_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(1))))) # (!\VDU|Add20~2_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~2_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(1),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[1]~32_combout\);

-- Location: LCFF_X22_Y3_N5
\VDU|kbWriteTimer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(1));

-- Location: LCCOMB_X22_Y4_N18
\VDU|kbWriteTimer[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[0]~31_combout\ = (\VDU|Add20~0_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(0))))) # (!\VDU|Add20~0_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~0_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(0),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[0]~31_combout\);

-- Location: LCFF_X22_Y4_N19
\VDU|kbWriteTimer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(0));

-- Location: LCCOMB_X22_Y4_N30
\VDU|kbWriteTimer[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[3]~29_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(3)) # ((\VDU|Add20~6_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~6_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~6_combout\,
	datac => \VDU|kbWriteTimer\(3),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[3]~29_combout\);

-- Location: LCFF_X22_Y4_N31
\VDU|kbWriteTimer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(3));

-- Location: LCCOMB_X22_Y4_N4
\VDU|kbWriteTimer[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[4]~20_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(4)) # ((\VDU|Add20~8_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~8_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~8_combout\,
	datac => \VDU|kbWriteTimer\(4),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[4]~20_combout\);

-- Location: LCFF_X22_Y4_N5
\VDU|kbWriteTimer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(4));

-- Location: LCCOMB_X22_Y4_N28
\VDU|Equal11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~3_combout\ = (\VDU|kbWriteTimer\(3) & (\VDU|kbWriteTimer\(4) & \VDU|LessThan17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWriteTimer\(3),
	datac => \VDU|kbWriteTimer\(4),
	datad => \VDU|LessThan17~0_combout\,
	combout => \VDU|Equal11~3_combout\);

-- Location: LCCOMB_X22_Y4_N12
\VDU|kbWriteTimer[9]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[9]~25_combout\ = (\VDU|Add20~18_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(9))))) # (!\VDU|Add20~18_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~18_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(9),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[9]~25_combout\);

-- Location: LCFF_X22_Y4_N13
\VDU|kbWriteTimer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(9));

-- Location: LCCOMB_X22_Y3_N26
\VDU|Equal11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~4_combout\ = (!\VDU|kbWriteTimer\(11) & (!\VDU|kbWriteTimer\(12) & (!\VDU|kbWriteTimer\(8) & !\VDU|kbWriteTimer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(11),
	datab => \VDU|kbWriteTimer\(12),
	datac => \VDU|kbWriteTimer\(8),
	datad => \VDU|kbWriteTimer\(9),
	combout => \VDU|Equal11~4_combout\);

-- Location: LCCOMB_X22_Y3_N18
\VDU|Equal11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~6_combout\ = (\VDU|kbWriteTimer\(13) & (\VDU|kbWriteTimer\(10) & (!\VDU|kbWriteTimer\(2) & \VDU|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(13),
	datab => \VDU|kbWriteTimer\(10),
	datac => \VDU|kbWriteTimer\(2),
	datad => \VDU|kbWriteTimer\(16),
	combout => \VDU|Equal11~6_combout\);

-- Location: LCCOMB_X22_Y3_N30
\VDU|Equal11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~7_combout\ = (\VDU|Equal11~5_combout\ & (!\VDU|kbWriteTimer\(0) & (!\VDU|kbWriteTimer\(1) & \VDU|Equal11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal11~5_combout\,
	datab => \VDU|kbWriteTimer\(0),
	datac => \VDU|kbWriteTimer\(1),
	datad => \VDU|Equal11~6_combout\,
	combout => \VDU|Equal11~7_combout\);

-- Location: LCCOMB_X21_Y3_N30
\VDU|Equal11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal11~8_combout\ = (\VDU|Equal11~2_combout\ & (\VDU|Equal11~3_combout\ & (\VDU|Equal11~4_combout\ & \VDU|Equal11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal11~2_combout\,
	datab => \VDU|Equal11~3_combout\,
	datac => \VDU|Equal11~4_combout\,
	datad => \VDU|Equal11~7_combout\,
	combout => \VDU|Equal11~8_combout\);

-- Location: LCCOMB_X21_Y2_N30
\VDU|ps2Byte~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~5_combout\ = (\VDU|ps2Byte\(1) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~5_combout\);

-- Location: LCCOMB_X22_Y1_N16
\VDU|ps2ClkCount~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount~5_combout\ = (\VDU|kbd_ctl~9_combout\ & (!\VDU|ps2ClkCount\(0) & ((\VDU|Equal12~0_combout\) # (!\VDU|ps2ClkCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~9_combout\,
	datab => \VDU|Equal12~0_combout\,
	datac => \VDU|ps2ClkCount\(0),
	datad => \VDU|ps2ClkCount\(3),
	combout => \VDU|ps2ClkCount~5_combout\);

-- Location: LCFF_X22_Y1_N17
\VDU|ps2ClkCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkCount~5_combout\,
	ena => \VDU|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkCount\(0));

-- Location: LCCOMB_X22_Y2_N8
\VDU|ps2Byte[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte[0]~1_combout\ = (\VDU|kbd_ctl~9_combout\ & (((!\VDU|ps2ClkCount\(0) & \VDU|Equal12~0_combout\)) # (!\VDU|ps2ClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(3),
	datab => \VDU|ps2ClkCount\(0),
	datac => \VDU|Equal12~0_combout\,
	datad => \VDU|kbd_ctl~9_combout\,
	combout => \VDU|ps2Byte[0]~1_combout\);

-- Location: LCFF_X21_Y2_N31
\VDU|ps2Byte[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Byte~5_combout\,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(0));

-- Location: LCCOMB_X21_Y2_N14
\VDU|kbd_ctl~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~7_combout\ = (\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(0) & (!\VDU|ps2Byte\(1) & \VDU|ps2Byte\(3)))) # (!\VDU|ps2Byte\(6) & (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(1) & !\VDU|ps2Byte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|kbd_ctl~7_combout\);

-- Location: LCCOMB_X21_Y2_N18
\VDU|Equal17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal17~1_combout\ = (!\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(4) & !\VDU|ps2Byte\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|ps2Byte\(7),
	combout => \VDU|Equal17~1_combout\);

-- Location: LCCOMB_X21_Y2_N20
\VDU|kbd_ctl~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~8_combout\ = (!\VDU|ps2Byte\(2) & (\VDU|kbd_ctl~7_combout\ & \VDU|Equal17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datac => \VDU|kbd_ctl~7_combout\,
	datad => \VDU|Equal17~1_combout\,
	combout => \VDU|kbd_ctl~8_combout\);

-- Location: LCCOMB_X25_Y2_N8
\VDU|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~9_combout\ = (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(0))))) # (!\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(2) $ (\VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux5~9_combout\);

-- Location: LCCOMB_X26_Y2_N28
\VDU|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~10_combout\ = (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) $ (\VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(2) $ (((!\VDU|ps2Byte\(3) & \VDU|ps2Byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux5~10_combout\);

-- Location: LCCOMB_X25_Y2_N26
\VDU|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~11_combout\ = (\VDU|ps2Byte\(6) & (\VDU|Mux5~9_combout\)) # (!\VDU|ps2Byte\(6) & ((\VDU|Mux5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datac => \VDU|Mux5~9_combout\,
	datad => \VDU|Mux5~10_combout\,
	combout => \VDU|Mux5~11_combout\);

-- Location: LCCOMB_X25_Y2_N0
\VDU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~0_combout\ = (\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(0) & !\VDU|ps2Byte\(1)))) # (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) $ (!\VDU|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y2_N14
\VDU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~1_combout\ = (\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(0))) # (!\VDU|ps2Byte\(3) & ((!\VDU|ps2Byte\(1)))))) # (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(3)) # (\VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux5~1_combout\);

-- Location: LCCOMB_X26_Y2_N26
\VDU|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~2_combout\ = (\VDU|ps2Byte\(6) & (\VDU|Mux5~0_combout\)) # (!\VDU|ps2Byte\(6) & ((\VDU|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datac => \VDU|Mux5~0_combout\,
	datad => \VDU|Mux5~1_combout\,
	combout => \VDU|Mux5~2_combout\);

-- Location: LCCOMB_X25_Y2_N20
\VDU|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~5_combout\ = (\VDU|ps2Byte\(2) & (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) $ (!\VDU|ps2Byte\(1))))) # (!\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(3))) # (!\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux5~5_combout\);

-- Location: LCCOMB_X25_Y2_N2
\VDU|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~6_combout\ = (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(1) & ((!\VDU|ps2Byte\(3)) # (!\VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(3) & !\VDU|ps2Byte\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux5~6_combout\);

-- Location: LCCOMB_X25_Y2_N4
\VDU|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~7_combout\ = (\VDU|ps2Byte\(6) & (\VDU|Mux5~5_combout\)) # (!\VDU|ps2Byte\(6) & ((\VDU|Mux5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datac => \VDU|Mux5~5_combout\,
	datad => \VDU|Mux5~6_combout\,
	combout => \VDU|Mux5~7_combout\);

-- Location: LCCOMB_X26_Y2_N8
\VDU|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~3_combout\ = (\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(0) & \VDU|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux5~3_combout\);

-- Location: LCCOMB_X22_Y1_N26
\VDU|ps2PreviousByte[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2PreviousByte[0]~0_combout\ = (\VDU|ps2ClkCount\(3) & ((\VDU|ps2ClkCount\(1)) # (\VDU|ps2ClkCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(1),
	datab => \VDU|ps2ClkCount\(3),
	datac => \VDU|ps2ClkCount\(2),
	combout => \VDU|ps2PreviousByte[0]~0_combout\);

-- Location: LCCOMB_X22_Y2_N22
\VDU|ps2PreviousByte[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2PreviousByte[0]~1_combout\ = (\VDU|ps2ClkFiltered~regout\ & (\VDU|ps2PreviousByte[0]~0_combout\ & (!\VDU|ps2PrevClk~regout\ & !\VDU|n_kbWR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkFiltered~regout\,
	datab => \VDU|ps2PreviousByte[0]~0_combout\,
	datac => \VDU|ps2PrevClk~regout\,
	datad => \VDU|n_kbWR~regout\,
	combout => \VDU|ps2PreviousByte[0]~1_combout\);

-- Location: LCFF_X18_Y2_N9
\VDU|ps2PreviousByte[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(5),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(5));

-- Location: LCFF_X18_Y2_N21
\VDU|ps2PreviousByte[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(7),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(7));

-- Location: LCFF_X18_Y2_N1
\VDU|ps2PreviousByte[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(0),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(0));

-- Location: LCFF_X18_Y2_N29
\VDU|ps2PreviousByte[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(2),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(2));

-- Location: LCFF_X18_Y2_N19
\VDU|ps2PreviousByte[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(3),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(3));

-- Location: LCCOMB_X18_Y2_N28
\VDU|kbd_ctl~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~0_combout\ = (!\VDU|ps2PreviousByte\(1) & (!\VDU|ps2PreviousByte\(0) & (!\VDU|ps2PreviousByte\(2) & !\VDU|ps2PreviousByte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PreviousByte\(1),
	datab => \VDU|ps2PreviousByte\(0),
	datac => \VDU|ps2PreviousByte\(2),
	datad => \VDU|ps2PreviousByte\(3),
	combout => \VDU|kbd_ctl~0_combout\);

-- Location: LCCOMB_X18_Y2_N20
\VDU|kbd_ctl~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~1_combout\ = (\VDU|ps2PreviousByte\(6) & (\VDU|ps2PreviousByte\(5) & (\VDU|ps2PreviousByte\(7) & \VDU|kbd_ctl~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PreviousByte\(6),
	datab => \VDU|ps2PreviousByte\(5),
	datac => \VDU|ps2PreviousByte\(7),
	datad => \VDU|kbd_ctl~0_combout\,
	combout => \VDU|kbd_ctl~1_combout\);

-- Location: LCFF_X18_Y2_N7
\VDU|ps2PreviousByte[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte\(4),
	sload => VCC,
	ena => \VDU|ps2PreviousByte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2PreviousByte\(4));

-- Location: LCCOMB_X18_Y2_N12
\VDU|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal14~0_combout\ = (!\VDU|ps2PreviousByte\(4)) # (!\VDU|kbd_ctl~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|kbd_ctl~1_combout\,
	datad => \VDU|ps2PreviousByte\(4),
	combout => \VDU|Equal14~0_combout\);

-- Location: LCCOMB_X22_Y2_N16
\VDU|ps2Shift~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Shift~0_combout\ = (\VDU|ps2Scroll~0_combout\ & ((\VDU|kbd_ctl~8_combout\ & ((\VDU|Equal14~0_combout\))) # (!\VDU|kbd_ctl~8_combout\ & (\VDU|ps2Shift~regout\)))) # (!\VDU|ps2Scroll~0_combout\ & (((\VDU|ps2Shift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Scroll~0_combout\,
	datab => \VDU|kbd_ctl~8_combout\,
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|Equal14~0_combout\,
	combout => \VDU|ps2Shift~0_combout\);

-- Location: LCFF_X22_Y2_N17
\VDU|ps2Shift\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Shift~regout\);

-- Location: LCCOMB_X26_Y2_N22
\VDU|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~13_combout\ = (\VDU|ps2Byte\(3) & (((\VDU|ps2Shift~regout\ & \VDU|ps2Byte\(0))) # (!\VDU|ps2Byte\(2)))) # (!\VDU|ps2Byte\(3) & (!\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(0) $ (!\VDU|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux5~13_combout\);

-- Location: LCCOMB_X26_Y2_N24
\VDU|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~14_combout\ = (\VDU|ps2Byte\(6) & (\VDU|Mux5~13_combout\ & (\VDU|ps2Byte\(2) $ (\VDU|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(2),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|Mux5~13_combout\,
	combout => \VDU|Mux5~14_combout\);

-- Location: LCCOMB_X26_Y2_N2
\VDU|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~4_combout\ = (\VDU|Mux5~14_combout\) # ((\VDU|Mux5~3_combout\ & !\VDU|ps2Byte\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mux5~3_combout\,
	datac => \VDU|Mux5~14_combout\,
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux5~4_combout\);

-- Location: LCCOMB_X25_Y2_N10
\VDU|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~8_combout\ = (\VDU|ps2Byte\(5) & (((\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(4) & ((\VDU|Mux5~4_combout\))) # (!\VDU|ps2Byte\(4) & (\VDU|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|Mux5~7_combout\,
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|Mux5~4_combout\,
	combout => \VDU|Mux5~8_combout\);

-- Location: LCCOMB_X25_Y2_N24
\VDU|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux5~12_combout\ = (\VDU|ps2Byte\(5) & ((\VDU|Mux5~8_combout\ & (\VDU|Mux5~11_combout\)) # (!\VDU|Mux5~8_combout\ & ((\VDU|Mux5~2_combout\))))) # (!\VDU|ps2Byte\(5) & (((\VDU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|Mux5~11_combout\,
	datac => \VDU|Mux5~2_combout\,
	datad => \VDU|Mux5~8_combout\,
	combout => \VDU|Mux5~12_combout\);

-- Location: LCCOMB_X24_Y2_N30
\VDU|ps2ConvertedByte~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~11_combout\ = (\VDU|Mux5~12_combout\ & (((\VDU|Mux3~1_combout\ & !\VDU|ps2Byte\(2))) # (!\VDU|ps2Byte\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux3~1_combout\,
	datab => \VDU|ps2Byte\(7),
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Mux5~12_combout\,
	combout => \VDU|ps2ConvertedByte~11_combout\);

-- Location: LCCOMB_X22_Y2_N12
\VDU|ps2ConvertedByte[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte[0]~7_combout\ = (\VDU|ps2ClkCount\(3) & (\VDU|ps2ClkCount\(0) & (\VDU|Equal12~0_combout\ & \VDU|kbd_ctl~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(3),
	datab => \VDU|ps2ClkCount\(0),
	datac => \VDU|Equal12~0_combout\,
	datad => \VDU|kbd_ctl~9_combout\,
	combout => \VDU|ps2ConvertedByte[0]~7_combout\);

-- Location: LCFF_X24_Y2_N31
\VDU|ps2ConvertedByte[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~11_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(2));

-- Location: LCCOMB_X18_Y2_N26
\VDU|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~2_combout\ = (\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(3)) # (\VDU|ps2Shift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Shift~regout\,
	combout => \VDU|Mux4~2_combout\);

-- Location: LCCOMB_X18_Y2_N6
\VDU|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~12_combout\ = (\VDU|ps2Byte\(0) & (\VDU|Mux4~3_combout\)) # (!\VDU|ps2Byte\(0) & (((\VDU|ps2Byte\(4) & \VDU|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux4~3_combout\,
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|Mux4~2_combout\,
	combout => \VDU|Mux4~12_combout\);

-- Location: LCCOMB_X17_Y2_N16
\VDU|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~4_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(1) $ (\VDU|ps2Byte\(5))))) # (!\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux4~4_combout\);

-- Location: LCCOMB_X18_Y2_N14
\VDU|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~6_combout\ = (\VDU|ps2Byte\(0) & (!\VDU|Mux4~5_combout\)) # (!\VDU|ps2Byte\(0) & ((\VDU|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux4~5_combout\,
	datab => \VDU|ps2Byte\(0),
	datad => \VDU|Mux4~4_combout\,
	combout => \VDU|Mux4~6_combout\);

-- Location: LCCOMB_X19_Y2_N28
\VDU|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~13_combout\ = (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(5) $ (\VDU|ps2Byte\(3))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(0) & ((!\VDU|ps2Byte\(3)) # (!\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux4~13_combout\);

-- Location: LCCOMB_X19_Y2_N22
\VDU|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~14_combout\ = (\VDU|ps2Byte\(1) & (\VDU|Mux4~13_combout\ $ (((\VDU|ps2Byte\(5) & \VDU|ps2Byte\(4)))))) # (!\VDU|ps2Byte\(1) & (\VDU|Mux4~13_combout\ & (\VDU|ps2Byte\(5) $ (!\VDU|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|Mux4~13_combout\,
	combout => \VDU|Mux4~14_combout\);

-- Location: LCCOMB_X18_Y2_N24
\VDU|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~7_combout\ = (\VDU|ps2Byte\(2) & (((\VDU|ps2Byte\(6))))) # (!\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(6) & (\VDU|Mux4~6_combout\)) # (!\VDU|ps2Byte\(6) & ((\VDU|Mux4~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux4~6_combout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|Mux4~14_combout\,
	combout => \VDU|Mux4~7_combout\);

-- Location: LCCOMB_X18_Y2_N30
\VDU|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~8_combout\ = (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(5) & (!\VDU|ps2Byte\(3))) # (!\VDU|ps2Byte\(5) & ((!\VDU|ps2Byte\(4)))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(5) $ (((!\VDU|ps2Byte\(4)) # (!\VDU|ps2Byte\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux4~8_combout\);

-- Location: LCCOMB_X18_Y2_N0
\VDU|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~10_combout\ = (\VDU|ps2Byte\(0) & (\VDU|Mux4~9_combout\ & (!\VDU|ps2Byte\(1)))) # (!\VDU|ps2Byte\(0) & (((\VDU|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux4~9_combout\,
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|Mux4~8_combout\,
	combout => \VDU|Mux4~10_combout\);

-- Location: LCCOMB_X18_Y2_N2
\VDU|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux4~11_combout\ = (\VDU|ps2Byte\(2) & ((\VDU|Mux4~7_combout\ & ((\VDU|Mux4~10_combout\))) # (!\VDU|Mux4~7_combout\ & (\VDU|Mux4~12_combout\)))) # (!\VDU|ps2Byte\(2) & (((\VDU|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux4~12_combout\,
	datac => \VDU|Mux4~7_combout\,
	datad => \VDU|Mux4~10_combout\,
	combout => \VDU|Mux4~11_combout\);

-- Location: LCCOMB_X24_Y2_N24
\VDU|ps2ConvertedByte~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~10_combout\ = (!\VDU|ps2Byte\(7) & \VDU|Mux4~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Mux4~11_combout\,
	combout => \VDU|ps2ConvertedByte~10_combout\);

-- Location: LCFF_X24_Y2_N25
\VDU|ps2ConvertedByte[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~10_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(3));

-- Location: LCCOMB_X25_Y2_N28
\VDU|Equal20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal20~2_combout\ = (\VDU|ps2Byte\(0) & \VDU|ps2Byte\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Equal20~2_combout\);

-- Location: LCCOMB_X24_Y2_N18
\VDU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~0_combout\ = (\VDU|Mux3~1_combout\ & (\VDU|ps2Byte\(7) & (!\VDU|ps2Byte\(2) & \VDU|Equal20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux3~1_combout\,
	datab => \VDU|ps2Byte\(7),
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Equal20~2_combout\,
	combout => \VDU|Mux7~0_combout\);

-- Location: LCCOMB_X21_Y2_N4
\VDU|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~12_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(6)))) # (!\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) $ (!\VDU|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux7~12_combout\);

-- Location: LCCOMB_X21_Y2_N16
\VDU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~1_combout\ = (!\VDU|ps2Byte\(5) & (!\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(4) & !\VDU|ps2Byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux3~1_combout\);

-- Location: LCCOMB_X22_Y2_N4
\VDU|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~13_combout\ = (\VDU|ps2Byte\(0) & ((\VDU|Mux3~1_combout\) # ((\VDU|ps2Byte\(5) & \VDU|Mux7~12_combout\)))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(5) & (\VDU|Mux7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|Mux7~12_combout\,
	datad => \VDU|Mux3~1_combout\,
	combout => \VDU|Mux7~13_combout\);

-- Location: LCCOMB_X21_Y2_N28
\VDU|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~8_combout\ = (\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(4) & !\VDU|ps2Byte\(0))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux7~8_combout\);

-- Location: LCCOMB_X21_Y2_N26
\VDU|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~9_combout\ = (\VDU|ps2Byte\(6) & (((\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(6) & (\VDU|Mux7~8_combout\ & (\VDU|ps2Byte\(3) $ (!\VDU|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|Mux7~8_combout\,
	combout => \VDU|Mux7~9_combout\);

-- Location: LCCOMB_X22_Y2_N24
\VDU|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~10_combout\ = (!\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(5) & ((!\VDU|ps2Byte\(0)))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Shift~regout\) # (\VDU|ps2Byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Shift~regout\,
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux7~10_combout\);

-- Location: LCCOMB_X22_Y2_N30
\VDU|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~11_combout\ = (\VDU|Mux7~9_combout\ & (((!\VDU|ps2Byte\(6)) # (!\VDU|Mux7~10_combout\)))) # (!\VDU|Mux7~9_combout\ & (!\VDU|Mux7~7_combout\ & ((\VDU|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux7~7_combout\,
	datab => \VDU|Mux7~9_combout\,
	datac => \VDU|Mux7~10_combout\,
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux7~11_combout\);

-- Location: LCCOMB_X22_Y2_N18
\VDU|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~14_combout\ = (\VDU|ps2Byte\(2) & (((\VDU|ps2Byte\(1))))) # (!\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(1) & ((\VDU|Mux7~11_combout\))) # (!\VDU|ps2Byte\(1) & (\VDU|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux7~13_combout\,
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|Mux7~11_combout\,
	combout => \VDU|Mux7~14_combout\);

-- Location: LCCOMB_X25_Y3_N20
\VDU|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~15_combout\ = (!\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(6) $ (!\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux7~15_combout\);

-- Location: LCCOMB_X25_Y3_N2
\VDU|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~16_combout\ = (\VDU|ps2Byte\(6) & (!\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(3)) # (!\VDU|ps2Shift~regout\)))) # (!\VDU|ps2Byte\(6) & (((\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux7~16_combout\);

-- Location: LCCOMB_X25_Y3_N16
\VDU|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~17_combout\ = (!\VDU|ps2Byte\(0) & ((\VDU|Mux7~15_combout\) # ((!\VDU|ps2Byte\(4) & \VDU|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|Mux7~15_combout\,
	datad => \VDU|Mux7~16_combout\,
	combout => \VDU|Mux7~17_combout\);

-- Location: LCCOMB_X25_Y3_N0
\VDU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~1_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(0) & \VDU|ps2Byte\(3)))) # (!\VDU|ps2Byte\(4) & (((\VDU|ps2Byte\(0)) # (\VDU|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux7~1_combout\);

-- Location: LCCOMB_X25_Y3_N8
\VDU|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~5_combout\ = (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(0) $ (!\VDU|ps2Byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux7~5_combout\);

-- Location: LCCOMB_X25_Y3_N4
\VDU|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~3_combout\ = (\VDU|ps2Byte\(0)) # (\VDU|ps2Byte\(3) $ (!\VDU|ps2Byte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y3_N22
\VDU|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~2_combout\ = (\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(3))) # (!\VDU|ps2Shift~regout\ & ((\VDU|ps2Byte\(0) & ((!\VDU|ps2Byte\(4)))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) & \VDU|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux7~2_combout\);

-- Location: LCCOMB_X25_Y3_N30
\VDU|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~4_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(5)) # ((!\VDU|Mux7~2_combout\)))) # (!\VDU|ps2Byte\(6) & (!\VDU|ps2Byte\(5) & (\VDU|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|Mux7~3_combout\,
	datad => \VDU|Mux7~2_combout\,
	combout => \VDU|Mux7~4_combout\);

-- Location: LCCOMB_X25_Y3_N26
\VDU|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~6_combout\ = (\VDU|ps2Byte\(5) & ((\VDU|Mux7~4_combout\ & ((\VDU|Mux7~5_combout\))) # (!\VDU|Mux7~4_combout\ & (!\VDU|Mux7~1_combout\)))) # (!\VDU|ps2Byte\(5) & (((\VDU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|Mux7~1_combout\,
	datac => \VDU|Mux7~5_combout\,
	datad => \VDU|Mux7~4_combout\,
	combout => \VDU|Mux7~6_combout\);

-- Location: LCCOMB_X25_Y2_N30
\VDU|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux7~18_combout\ = (\VDU|ps2Byte\(2) & ((\VDU|Mux7~14_combout\ & (\VDU|Mux7~17_combout\)) # (!\VDU|Mux7~14_combout\ & ((\VDU|Mux7~6_combout\))))) # (!\VDU|ps2Byte\(2) & (\VDU|Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux7~14_combout\,
	datac => \VDU|Mux7~17_combout\,
	datad => \VDU|Mux7~6_combout\,
	combout => \VDU|Mux7~18_combout\);

-- Location: LCCOMB_X24_Y2_N28
\VDU|ps2ConvertedByte~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~6_combout\ = (\VDU|LessThan19~0_combout\ & ((\VDU|Mux7~0_combout\) # ((!\VDU|ps2Byte\(7) & \VDU|Mux7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan19~0_combout\,
	datab => \VDU|Mux7~0_combout\,
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Mux7~18_combout\,
	combout => \VDU|ps2ConvertedByte~6_combout\);

-- Location: LCFF_X24_Y2_N29
\VDU|ps2ConvertedByte[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~6_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(0));

-- Location: LCCOMB_X24_Y2_N14
\VDU|kbBuffer~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~100_combout\ = (\VDU|ps2ConvertedByte\(3) & ((\VDU|ps2ConvertedByte\(2)) # ((\VDU|ps2ConvertedByte\(1) & \VDU|ps2ConvertedByte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(1),
	datab => \VDU|ps2ConvertedByte\(2),
	datac => \VDU|ps2ConvertedByte\(3),
	datad => \VDU|ps2ConvertedByte\(0),
	combout => \VDU|kbBuffer~100_combout\);

-- Location: LCCOMB_X25_Y1_N4
\VDU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~1_combout\ = (\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(0) $ (!\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(0) & ((!\VDU|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y1_N8
\VDU|Mux2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~22_combout\ = (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(4)) # (!\VDU|ps2Byte\(3))))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(4) $ (((\VDU|ps2Byte\(6) & \VDU|ps2Byte\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux2~22_combout\);

-- Location: LCCOMB_X25_Y1_N30
\VDU|Mux2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~23_combout\ = (\VDU|Mux2~22_combout\ & (\VDU|ps2Byte\(1) $ (((\VDU|ps2Byte\(6)))))) # (!\VDU|Mux2~22_combout\ & (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(3) & \VDU|ps2Byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|Mux2~22_combout\,
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux2~23_combout\);

-- Location: LCCOMB_X25_Y1_N18
\VDU|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~2_combout\ = (\VDU|ps2Byte\(2) & (((\VDU|Mux2~23_combout\)))) # (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(6) & (\VDU|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|Mux2~1_combout\,
	datad => \VDU|Mux2~23_combout\,
	combout => \VDU|Mux2~2_combout\);

-- Location: LCCOMB_X25_Y1_N22
\VDU|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~16_combout\ = (\VDU|ps2Byte\(2) & (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) & !\VDU|ps2Byte\(1)))) # (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(0) & ((\VDU|ps2Byte\(3)) # (!\VDU|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Mux2~16_combout\);

-- Location: LCCOMB_X24_Y1_N30
\VDU|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~7_combout\ = (\VDU|ps2Byte\(1) & (((\VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(0) & !\VDU|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~7_combout\);

-- Location: LCCOMB_X25_Y1_N20
\VDU|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~18_combout\ = (\VDU|ps2Byte\(1) & (((!\VDU|ps2Byte\(0) & \VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(3) $ (\VDU|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~18_combout\);

-- Location: LCCOMB_X25_Y1_N2
\VDU|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~19_combout\ = (\VDU|ps2Byte\(6) & (((\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(4) & (\VDU|Mux2~17_combout\)) # (!\VDU|ps2Byte\(4) & ((\VDU|Mux2~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux2~17_combout\,
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|Mux2~18_combout\,
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux2~19_combout\);

-- Location: LCCOMB_X25_Y1_N24
\VDU|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~20_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|Mux2~19_combout\ & ((!\VDU|Mux2~7_combout\))) # (!\VDU|Mux2~19_combout\ & (\VDU|Mux2~16_combout\)))) # (!\VDU|ps2Byte\(6) & (((\VDU|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|Mux2~16_combout\,
	datac => \VDU|Mux2~7_combout\,
	datad => \VDU|Mux2~19_combout\,
	combout => \VDU|Mux2~20_combout\);

-- Location: LCCOMB_X24_Y1_N26
\VDU|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~13_combout\ = (\VDU|ps2Byte\(0) & ((!\VDU|ps2Byte\(1)))) # (!\VDU|ps2Byte\(0) & (!\VDU|ps2Byte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux2~13_combout\);

-- Location: LCCOMB_X24_Y1_N24
\VDU|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~9_combout\ = (\VDU|ps2Byte\(0) & (((!\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(1) & ((!\VDU|ps2Byte\(4)) # (!\VDU|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux2~9_combout\);

-- Location: LCCOMB_X24_Y1_N14
\VDU|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~10_combout\ = (\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(1) & ((!\VDU|ps2Byte\(0)))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(1) $ (\VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux2~10_combout\);

-- Location: LCCOMB_X25_Y2_N6
\VDU|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~11_combout\ = (\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(4) & \VDU|ps2Byte\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(4),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux2~11_combout\);

-- Location: LCCOMB_X24_Y1_N28
\VDU|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~12_combout\ = (\VDU|ps2Byte\(2) & ((\VDU|Mux2~10_combout\) # ((\VDU|ps2Byte\(6))))) # (!\VDU|ps2Byte\(2) & (((!\VDU|ps2Byte\(6) & \VDU|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux2~10_combout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|Mux2~11_combout\,
	combout => \VDU|Mux2~12_combout\);

-- Location: LCCOMB_X24_Y1_N20
\VDU|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~14_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|Mux2~12_combout\ & (\VDU|Mux2~13_combout\)) # (!\VDU|Mux2~12_combout\ & ((\VDU|Mux2~9_combout\))))) # (!\VDU|ps2Byte\(6) & (((\VDU|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|Mux2~13_combout\,
	datac => \VDU|Mux2~9_combout\,
	datad => \VDU|Mux2~12_combout\,
	combout => \VDU|Mux2~14_combout\);

-- Location: LCCOMB_X25_Y1_N14
\VDU|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~5_combout\ = (\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(0) & \VDU|ps2Byte\(2))) # (!\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(0) & !\VDU|ps2Byte\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~5_combout\);

-- Location: LCCOMB_X24_Y1_N16
\VDU|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~4_combout\ = (\VDU|ps2Byte\(1) & (((!\VDU|ps2Byte\(2)) # (!\VDU|ps2Byte\(0))))) # (!\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(2)) # ((!\VDU|ps2Byte\(3) & \VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~4_combout\);

-- Location: LCCOMB_X25_Y1_N16
\VDU|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~6_combout\ = (\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(6)) # ((\VDU|Mux2~4_combout\)))) # (!\VDU|ps2Byte\(4) & (!\VDU|ps2Byte\(6) & (!\VDU|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|Mux2~5_combout\,
	datad => \VDU|Mux2~4_combout\,
	combout => \VDU|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y1_N12
\VDU|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~3_combout\ = (\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(0) & ((!\VDU|ps2Byte\(2)))) # (!\VDU|ps2Byte\(0) & (!\VDU|ps2Byte\(1) & \VDU|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(1),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux2~3_combout\);

-- Location: LCCOMB_X25_Y1_N10
\VDU|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~8_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|Mux2~6_combout\ & (!\VDU|Mux2~7_combout\)) # (!\VDU|Mux2~6_combout\ & ((\VDU|Mux2~3_combout\))))) # (!\VDU|ps2Byte\(6) & (((\VDU|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux2~7_combout\,
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|Mux2~6_combout\,
	datad => \VDU|Mux2~3_combout\,
	combout => \VDU|Mux2~8_combout\);

-- Location: LCCOMB_X25_Y1_N28
\VDU|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~15_combout\ = (\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(5))) # (!\VDU|ps2Shift~regout\ & ((\VDU|ps2Byte\(5) & ((\VDU|Mux2~8_combout\))) # (!\VDU|ps2Byte\(5) & (\VDU|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Shift~regout\,
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|Mux2~14_combout\,
	datad => \VDU|Mux2~8_combout\,
	combout => \VDU|Mux2~15_combout\);

-- Location: LCCOMB_X25_Y1_N6
\VDU|Mux2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~21_combout\ = (\VDU|ps2Shift~regout\ & ((\VDU|Mux2~15_combout\ & ((\VDU|Mux2~20_combout\))) # (!\VDU|Mux2~15_combout\ & (\VDU|Mux2~2_combout\)))) # (!\VDU|ps2Shift~regout\ & (((\VDU|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Shift~regout\,
	datab => \VDU|Mux2~2_combout\,
	datac => \VDU|Mux2~20_combout\,
	datad => \VDU|Mux2~15_combout\,
	combout => \VDU|Mux2~21_combout\);

-- Location: LCCOMB_X24_Y2_N16
\VDU|ps2ConvertedByte~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~12_combout\ = (\VDU|Mux2~21_combout\ & (((\VDU|Mux3~1_combout\ & !\VDU|ps2Byte\(2))) # (!\VDU|ps2Byte\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux3~1_combout\,
	datab => \VDU|ps2Byte\(7),
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Mux2~21_combout\,
	combout => \VDU|ps2ConvertedByte~12_combout\);

-- Location: LCFF_X24_Y2_N17
\VDU|ps2ConvertedByte[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~12_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(5));

-- Location: LCCOMB_X24_Y3_N8
\VDU|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~6_combout\ = (\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(1)) # ((\VDU|ps2Byte\(0))))) # (!\VDU|ps2Byte\(3) & (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(0)) # (!\VDU|ps2Shift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~6_combout\);

-- Location: LCCOMB_X24_Y3_N18
\VDU|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~5_combout\ = (\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(3) & (\VDU|ps2Shift~regout\ & !\VDU|ps2Byte\(0)))) # (!\VDU|ps2Byte\(1) & (((\VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~5_combout\);

-- Location: LCCOMB_X24_Y3_N2
\VDU|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~7_combout\ = \VDU|Mux1~6_combout\ $ (((\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(4)) # (!\VDU|Mux1~5_combout\))) # (!\VDU|ps2Byte\(2) & ((\VDU|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(2),
	datac => \VDU|Mux1~6_combout\,
	datad => \VDU|Mux1~5_combout\,
	combout => \VDU|Mux1~7_combout\);

-- Location: LCCOMB_X20_Y2_N24
\VDU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux2~0_combout\ = (\VDU|ps2Byte\(1) & \VDU|ps2Byte\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y3_N24
\VDU|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~8_combout\ = (\VDU|ps2Byte\(4) & (((!\VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(4) & (!\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(2) & !\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Shift~regout\,
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~8_combout\);

-- Location: LCCOMB_X24_Y3_N30
\VDU|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~9_combout\ = (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(3)) # (\VDU|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~9_combout\);

-- Location: LCCOMB_X24_Y3_N0
\VDU|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~10_combout\ = (\VDU|ps2Byte\(4) & ((\VDU|Mux1~9_combout\) # ((\VDU|Mux2~0_combout\ & \VDU|Mux1~8_combout\)))) # (!\VDU|ps2Byte\(4) & (\VDU|Mux2~0_combout\ & (\VDU|Mux1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|Mux2~0_combout\,
	datac => \VDU|Mux1~8_combout\,
	datad => \VDU|Mux1~9_combout\,
	combout => \VDU|Mux1~10_combout\);

-- Location: LCCOMB_X24_Y3_N14
\VDU|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~11_combout\ = (\VDU|ps2Byte\(6) & (((\VDU|ps2Byte\(5))))) # (!\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(5) & (\VDU|Mux1~7_combout\)) # (!\VDU|ps2Byte\(5) & ((\VDU|Mux1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|Mux1~7_combout\,
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|Mux1~10_combout\,
	combout => \VDU|Mux1~11_combout\);

-- Location: LCCOMB_X19_Y2_N20
\VDU|kbd_ctl~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~2_combout\ = (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(0) & (!\VDU|ps2Byte\(1) & !\VDU|ps2Byte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(3),
	combout => \VDU|kbd_ctl~2_combout\);

-- Location: LCCOMB_X19_Y2_N14
\VDU|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~12_combout\ = (!\VDU|ps2Byte\(4) & \VDU|kbd_ctl~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|kbd_ctl~2_combout\,
	combout => \VDU|Mux1~12_combout\);

-- Location: LCCOMB_X24_Y3_N20
\VDU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~0_combout\ = (\VDU|ps2Byte\(4) & ((\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(3))) # (!\VDU|ps2Shift~regout\ & ((!\VDU|ps2Byte\(0)))))) # (!\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(0)) # (!\VDU|ps2Shift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y3_N26
\VDU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~1_combout\ = (\VDU|ps2Byte\(4) & (!\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(0)) # (!\VDU|ps2Shift~regout\)))) # (!\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(3) & (\VDU|ps2Shift~regout\ & !\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y3_N22
\VDU|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~3_combout\ = (\VDU|ps2Byte\(0) & ((\VDU|ps2Byte\(1) & (!\VDU|Mux1~0_combout\ & \VDU|Mux1~1_combout\)) # (!\VDU|ps2Byte\(1) & ((\VDU|Mux1~1_combout\) # (!\VDU|Mux1~0_combout\))))) # (!\VDU|ps2Byte\(0) & (\VDU|Mux1~0_combout\ $ 
-- (((!\VDU|ps2Byte\(1) & \VDU|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|Mux1~0_combout\,
	datad => \VDU|Mux1~1_combout\,
	combout => \VDU|Mux1~3_combout\);

-- Location: LCCOMB_X24_Y3_N28
\VDU|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~2_combout\ = (\VDU|ps2Byte\(1) & ((\VDU|Mux1~0_combout\ & (\VDU|ps2Byte\(0))) # (!\VDU|Mux1~0_combout\ & ((!\VDU|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|Mux1~0_combout\,
	datad => \VDU|Mux1~1_combout\,
	combout => \VDU|Mux1~2_combout\);

-- Location: LCCOMB_X24_Y3_N12
\VDU|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~4_combout\ = (\VDU|Mux1~3_combout\ & (\VDU|ps2Byte\(2) & \VDU|Mux1~2_combout\)) # (!\VDU|Mux1~3_combout\ & (\VDU|ps2Byte\(2) $ (\VDU|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mux1~3_combout\,
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Mux1~2_combout\,
	combout => \VDU|Mux1~4_combout\);

-- Location: LCCOMB_X24_Y3_N16
\VDU|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux1~13_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|Mux1~11_combout\ & (\VDU|Mux1~12_combout\)) # (!\VDU|Mux1~11_combout\ & ((\VDU|Mux1~4_combout\))))) # (!\VDU|ps2Byte\(6) & (\VDU|Mux1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|Mux1~11_combout\,
	datac => \VDU|Mux1~12_combout\,
	datad => \VDU|Mux1~4_combout\,
	combout => \VDU|Mux1~13_combout\);

-- Location: LCCOMB_X24_Y2_N2
\VDU|ps2ConvertedByte~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~13_combout\ = (\VDU|Mux1~13_combout\ & (((\VDU|Mux3~1_combout\ & !\VDU|ps2Byte\(2))) # (!\VDU|ps2Byte\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux3~1_combout\,
	datab => \VDU|ps2Byte\(7),
	datac => \VDU|Mux1~13_combout\,
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|ps2ConvertedByte~13_combout\);

-- Location: LCFF_X24_Y2_N3
\VDU|ps2ConvertedByte[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~13_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(6));

-- Location: LCCOMB_X24_Y2_N4
\VDU|kbd_ctl~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~5_combout\ = (!\VDU|ps2ConvertedByte\(5) & !\VDU|ps2ConvertedByte\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2ConvertedByte\(5),
	datad => \VDU|ps2ConvertedByte\(6),
	combout => \VDU|kbd_ctl~5_combout\);

-- Location: LCCOMB_X24_Y2_N22
\VDU|kbd_ctl~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~4_combout\ = (!\VDU|ps2ConvertedByte\(1) & (!\VDU|ps2ConvertedByte\(0) & (!\VDU|ps2ConvertedByte\(3) & !\VDU|ps2ConvertedByte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(1),
	datab => \VDU|ps2ConvertedByte\(0),
	datac => \VDU|ps2ConvertedByte\(3),
	datad => \VDU|ps2ConvertedByte\(2),
	combout => \VDU|kbd_ctl~4_combout\);

-- Location: LCCOMB_X24_Y2_N12
\VDU|kbd_ctl~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~6_combout\ = ((\VDU|kbBuffer~100_combout\) # ((\VDU|kbd_ctl~4_combout\) # (!\VDU|kbd_ctl~5_combout\))) # (!\VDU|ps2ConvertedByte\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(4),
	datab => \VDU|kbBuffer~100_combout\,
	datac => \VDU|kbd_ctl~5_combout\,
	datad => \VDU|kbd_ctl~4_combout\,
	combout => \VDU|kbd_ctl~6_combout\);

-- Location: LCCOMB_X21_Y2_N2
\VDU|kbWriteTimer[12]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~0_combout\ = (!\VDU|Equal12~0_combout\ & (\VDU|ps2ClkCount\(3) & (!\VDU|kbd_ctl~8_combout\ & \VDU|kbd_ctl~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal12~0_combout\,
	datab => \VDU|ps2ClkCount\(3),
	datac => \VDU|kbd_ctl~8_combout\,
	datad => \VDU|kbd_ctl~6_combout\,
	combout => \VDU|kbWriteTimer[12]~0_combout\);

-- Location: LCCOMB_X20_Y2_N18
\VDU|Equal18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal18~1_combout\ = (\VDU|ps2Byte\(7) & (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(5) & !\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(7),
	datab => \VDU|ps2Byte\(2),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Equal18~1_combout\);

-- Location: LCCOMB_X19_Y2_N12
\VDU|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal18~0_combout\ = (\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(6) & \VDU|ps2Byte\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(1),
	combout => \VDU|Equal18~0_combout\);

-- Location: LCCOMB_X20_Y2_N22
\VDU|Equal18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal18~2_combout\ = (!\VDU|ps2Byte\(4) & (\VDU|Equal18~1_combout\ & \VDU|Equal18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|Equal18~1_combout\,
	datad => \VDU|Equal18~0_combout\,
	combout => \VDU|Equal18~2_combout\);

-- Location: LCCOMB_X20_Y2_N26
\VDU|Equal20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal20~0_combout\ = (\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(6) & (!\VDU|ps2Byte\(7) & \VDU|ps2Byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Equal20~0_combout\);

-- Location: LCCOMB_X20_Y2_N14
\VDU|Equal20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal20~1_combout\ = (\VDU|Equal17~0_combout\ & (\VDU|ps2Byte\(0) & (\VDU|ps2Byte\(1) & \VDU|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal17~0_combout\,
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|Equal20~0_combout\,
	combout => \VDU|Equal20~1_combout\);

-- Location: LCCOMB_X21_Y2_N8
\VDU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~0_combout\ = (\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(1) & \VDU|ps2Byte\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y2_N24
\VDU|Equal21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal21~0_combout\ = (!\VDU|ps2Byte\(2) & (!\VDU|ps2Byte\(0) & (\VDU|Mux6~0_combout\ & \VDU|Equal17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|Mux6~0_combout\,
	datad => \VDU|Equal17~1_combout\,
	combout => \VDU|Equal21~0_combout\);

-- Location: LCCOMB_X20_Y2_N16
\VDU|ps2WriteByte[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte[2]~2_combout\ = (!\VDU|Equal19~0_combout\ & (!\VDU|Equal20~1_combout\ & !\VDU|Equal21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal19~0_combout\,
	datac => \VDU|Equal20~1_combout\,
	datad => \VDU|Equal21~0_combout\,
	combout => \VDU|ps2WriteByte[2]~2_combout\);

-- Location: LCCOMB_X20_Y2_N2
\VDU|n_kbWR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~2_combout\ = (!\VDU|Equal18~2_combout\ & ((\VDU|ps2WriteByte[2]~2_combout\ & (\VDU|n_kbWR~1_combout\)) # (!\VDU|ps2WriteByte[2]~2_combout\ & ((!\VDU|Equal14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~1_combout\,
	datab => \VDU|Equal18~2_combout\,
	datac => \VDU|Equal14~0_combout\,
	datad => \VDU|ps2WriteByte[2]~2_combout\,
	combout => \VDU|n_kbWR~2_combout\);

-- Location: LCCOMB_X21_Y4_N22
\VDU|kbWriteTimer[12]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~2_combout\ = (\VDU|n_kbWR~regout\ & ((\VDU|kbWatchdogTimer\(25)) # ((\VDU|LessThan28~8_combout\ & \VDU|LessThan28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(25),
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|LessThan28~8_combout\,
	datad => \VDU|LessThan28~7_combout\,
	combout => \VDU|kbWriteTimer[12]~2_combout\);

-- Location: LCCOMB_X21_Y4_N0
\VDU|kbWriteTimer[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~3_combout\ = (\VDU|n_kbWR~regout\ & (!\VDU|LessThan17~3_combout\ & ((\VDU|kbd_ctl~10_combout\) # (!\VDU|kbWriteTimer[12]~2_combout\)))) # (!\VDU|n_kbWR~regout\ & (((!\VDU|kbd_ctl~10_combout\ & !\VDU|kbWriteTimer[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan17~3_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|kbd_ctl~10_combout\,
	datad => \VDU|kbWriteTimer[12]~2_combout\,
	combout => \VDU|kbWriteTimer[12]~3_combout\);

-- Location: LCCOMB_X21_Y4_N30
\VDU|kbWriteTimer[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~4_combout\ = (\VDU|kbWriteTimer[12]~3_combout\) # ((\VDU|kbd_ctl~9_combout\ & ((\VDU|n_kbWR~2_combout\) # (!\VDU|kbWriteTimer[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~9_combout\,
	datab => \VDU|kbWriteTimer[12]~0_combout\,
	datac => \VDU|n_kbWR~2_combout\,
	datad => \VDU|kbWriteTimer[12]~3_combout\,
	combout => \VDU|kbWriteTimer[12]~4_combout\);

-- Location: LCCOMB_X21_Y4_N4
\VDU|kbWriteTimer[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[12]~5_combout\ = (\VDU|kbWriteTimer[12]~4_combout\ & (((!\VDU|LessThan16~2_combout\ & !\VDU|Equal11~8_combout\)) # (!\VDU|n_kbWR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan16~2_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|Equal11~8_combout\,
	datad => \VDU|kbWriteTimer[12]~4_combout\,
	combout => \VDU|kbWriteTimer[12]~5_combout\);

-- Location: LCCOMB_X22_Y3_N8
\VDU|kbWriteTimer[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[14]~26_combout\ = (\VDU|Add20~28_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(14))))) # (!\VDU|Add20~28_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~28_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(14),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[14]~26_combout\);

-- Location: LCFF_X22_Y3_N9
\VDU|kbWriteTimer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[14]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(14));

-- Location: LCCOMB_X22_Y3_N28
\VDU|LessThan15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan15~3_combout\ = (!\VDU|kbWriteTimer\(15)) # (!\VDU|kbWriteTimer\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|kbWriteTimer\(14),
	datad => \VDU|kbWriteTimer\(15),
	combout => \VDU|LessThan15~3_combout\);

-- Location: LCCOMB_X21_Y4_N14
\VDU|kbWriteTimer[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[11]~18_combout\ = (\VDU|Add20~22_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(11))))) # (!\VDU|Add20~22_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~22_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(11),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[11]~18_combout\);

-- Location: LCFF_X21_Y4_N15
\VDU|kbWriteTimer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(11));

-- Location: LCCOMB_X22_Y3_N0
\VDU|LessThan15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan15~0_combout\ = (!\VDU|kbWriteTimer\(13) & (!\VDU|kbWriteTimer\(12) & (!\VDU|kbWriteTimer\(10) & !\VDU|kbWriteTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(13),
	datab => \VDU|kbWriteTimer\(12),
	datac => \VDU|kbWriteTimer\(10),
	datad => \VDU|kbWriteTimer\(11),
	combout => \VDU|LessThan15~0_combout\);

-- Location: LCCOMB_X22_Y3_N22
\VDU|LessThan15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan15~2_combout\ = (\VDU|LessThan15~0_combout\ & ((\VDU|LessThan15~1_combout\) # ((!\VDU|kbWriteTimer\(8)) # (!\VDU|kbWriteTimer\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan15~1_combout\,
	datab => \VDU|kbWriteTimer\(9),
	datac => \VDU|kbWriteTimer\(8),
	datad => \VDU|LessThan15~0_combout\,
	combout => \VDU|LessThan15~2_combout\);

-- Location: LCCOMB_X21_Y3_N4
\VDU|LessThan15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan15~4_combout\ = (\VDU|Equal11~2_combout\ & (!\VDU|kbWriteTimer\(16) & ((\VDU|LessThan15~3_combout\) # (\VDU|LessThan15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal11~2_combout\,
	datab => \VDU|LessThan15~3_combout\,
	datac => \VDU|kbWriteTimer\(16),
	datad => \VDU|LessThan15~2_combout\,
	combout => \VDU|LessThan15~4_combout\);

-- Location: LCCOMB_X22_Y4_N20
\VDU|LessThan16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan16~0_combout\ = ((!\VDU|kbWriteTimer\(9) & (!\VDU|kbWriteTimer\(8) & !\VDU|Equal11~3_combout\))) # (!\VDU|kbWriteTimer\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(9),
	datab => \VDU|kbWriteTimer\(10),
	datac => \VDU|kbWriteTimer\(8),
	datad => \VDU|Equal11~3_combout\,
	combout => \VDU|LessThan16~0_combout\);

-- Location: LCCOMB_X21_Y4_N6
\VDU|LessThan16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan16~1_combout\ = ((!\VDU|kbWriteTimer\(11) & (!\VDU|kbWriteTimer\(12) & \VDU|LessThan16~0_combout\))) # (!\VDU|kbWriteTimer\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(11),
	datab => \VDU|kbWriteTimer\(12),
	datac => \VDU|kbWriteTimer\(13),
	datad => \VDU|LessThan16~0_combout\,
	combout => \VDU|LessThan16~1_combout\);

-- Location: LCCOMB_X21_Y4_N16
\VDU|LessThan16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan16~2_combout\ = (\VDU|Equal11~2_combout\ & (((\VDU|Equal11~5_combout\ & \VDU|LessThan16~1_combout\)) # (!\VDU|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal11~5_combout\,
	datab => \VDU|kbWriteTimer\(16),
	datac => \VDU|Equal11~2_combout\,
	datad => \VDU|LessThan16~1_combout\,
	combout => \VDU|LessThan16~2_combout\);

-- Location: LCCOMB_X21_Y3_N0
\VDU|ps2PreviousByte[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2PreviousByte[0]~2_combout\ = (\VDU|kbd_ctl~13_combout\) # ((\VDU|LessThan15~4_combout\) # ((\VDU|LessThan16~2_combout\) # (!\VDU|ps2DataOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~13_combout\,
	datab => \VDU|LessThan15~4_combout\,
	datac => \VDU|LessThan16~2_combout\,
	datad => \VDU|ps2DataOut~9_combout\,
	combout => \VDU|ps2PreviousByte[0]~2_combout\);

-- Location: LCCOMB_X21_Y3_N28
\VDU|ps2PreviousByte[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2PreviousByte[0]~3_combout\ = (!\VDU|ps2PreviousByte[0]~2_combout\) # (!\VDU|n_kbWR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|n_kbWR~regout\,
	datad => \VDU|ps2PreviousByte[0]~2_combout\,
	combout => \VDU|ps2PreviousByte[0]~3_combout\);

-- Location: LCFF_X20_Y3_N17
\VDU|kbWatchdogTimer[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[21]~70_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(21));

-- Location: LCCOMB_X20_Y3_N10
\VDU|kbWatchdogTimer[18]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[18]~63_combout\ = (\VDU|kbWatchdogTimer\(18) & (\VDU|kbWatchdogTimer[17]~62\ $ (GND))) # (!\VDU|kbWatchdogTimer\(18) & (!\VDU|kbWatchdogTimer[17]~62\ & VCC))
-- \VDU|kbWatchdogTimer[18]~64\ = CARRY((\VDU|kbWatchdogTimer\(18) & !\VDU|kbWatchdogTimer[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(18),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[17]~62\,
	combout => \VDU|kbWatchdogTimer[18]~63_combout\,
	cout => \VDU|kbWatchdogTimer[18]~64\);

-- Location: LCFF_X20_Y3_N11
\VDU|kbWatchdogTimer[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[18]~63_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(18));

-- Location: LCCOMB_X20_Y4_N10
\VDU|kbWatchdogTimer[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[2]~31_combout\ = (\VDU|kbWatchdogTimer\(2) & (\VDU|kbWatchdogTimer[1]~30\ $ (GND))) # (!\VDU|kbWatchdogTimer\(2) & (!\VDU|kbWatchdogTimer[1]~30\ & VCC))
-- \VDU|kbWatchdogTimer[2]~32\ = CARRY((\VDU|kbWatchdogTimer\(2) & !\VDU|kbWatchdogTimer[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(2),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[1]~30\,
	combout => \VDU|kbWatchdogTimer[2]~31_combout\,
	cout => \VDU|kbWatchdogTimer[2]~32\);

-- Location: LCFF_X20_Y4_N11
\VDU|kbWatchdogTimer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[2]~31_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(2));

-- Location: LCCOMB_X20_Y4_N8
\VDU|kbWatchdogTimer[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[1]~29_combout\ = (\VDU|kbWatchdogTimer\(1) & (!\VDU|kbWatchdogTimer[0]~28\)) # (!\VDU|kbWatchdogTimer\(1) & ((\VDU|kbWatchdogTimer[0]~28\) # (GND)))
-- \VDU|kbWatchdogTimer[1]~30\ = CARRY((!\VDU|kbWatchdogTimer[0]~28\) # (!\VDU|kbWatchdogTimer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(1),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[0]~28\,
	combout => \VDU|kbWatchdogTimer[1]~29_combout\,
	cout => \VDU|kbWatchdogTimer[1]~30\);

-- Location: LCFF_X20_Y4_N9
\VDU|kbWatchdogTimer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[1]~29_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(1));

-- Location: LCCOMB_X20_Y4_N12
\VDU|kbWatchdogTimer[3]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[3]~33_combout\ = (\VDU|kbWatchdogTimer\(3) & (!\VDU|kbWatchdogTimer[2]~32\)) # (!\VDU|kbWatchdogTimer\(3) & ((\VDU|kbWatchdogTimer[2]~32\) # (GND)))
-- \VDU|kbWatchdogTimer[3]~34\ = CARRY((!\VDU|kbWatchdogTimer[2]~32\) # (!\VDU|kbWatchdogTimer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(3),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[2]~32\,
	combout => \VDU|kbWatchdogTimer[3]~33_combout\,
	cout => \VDU|kbWatchdogTimer[3]~34\);

-- Location: LCFF_X20_Y4_N13
\VDU|kbWatchdogTimer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[3]~33_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(3));

-- Location: LCCOMB_X20_Y4_N4
\VDU|LessThan28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~2_combout\ = (\VDU|kbWatchdogTimer\(0)) # ((\VDU|kbWatchdogTimer\(2)) # ((\VDU|kbWatchdogTimer\(1)) # (\VDU|kbWatchdogTimer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(0),
	datab => \VDU|kbWatchdogTimer\(2),
	datac => \VDU|kbWatchdogTimer\(1),
	datad => \VDU|kbWatchdogTimer\(3),
	combout => \VDU|LessThan28~2_combout\);

-- Location: LCCOMB_X20_Y4_N26
\VDU|kbWatchdogTimer[10]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[10]~47_combout\ = (\VDU|kbWatchdogTimer\(10) & (\VDU|kbWatchdogTimer[9]~46\ $ (GND))) # (!\VDU|kbWatchdogTimer\(10) & (!\VDU|kbWatchdogTimer[9]~46\ & VCC))
-- \VDU|kbWatchdogTimer[10]~48\ = CARRY((\VDU|kbWatchdogTimer\(10) & !\VDU|kbWatchdogTimer[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(10),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[9]~46\,
	combout => \VDU|kbWatchdogTimer[10]~47_combout\,
	cout => \VDU|kbWatchdogTimer[10]~48\);

-- Location: LCFF_X20_Y4_N27
\VDU|kbWatchdogTimer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[10]~47_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(10));

-- Location: LCCOMB_X20_Y4_N0
\VDU|LessThan28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~0_combout\ = (\VDU|kbWatchdogTimer\(12)) # ((\VDU|kbWatchdogTimer\(11)) # ((\VDU|kbWatchdogTimer\(10)) # (\VDU|kbWatchdogTimer\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(12),
	datab => \VDU|kbWatchdogTimer\(11),
	datac => \VDU|kbWatchdogTimer\(10),
	datad => \VDU|kbWatchdogTimer\(13),
	combout => \VDU|LessThan28~0_combout\);

-- Location: LCCOMB_X20_Y4_N16
\VDU|kbWatchdogTimer[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[5]~37_combout\ = (\VDU|kbWatchdogTimer\(5) & (!\VDU|kbWatchdogTimer[4]~36\)) # (!\VDU|kbWatchdogTimer\(5) & ((\VDU|kbWatchdogTimer[4]~36\) # (GND)))
-- \VDU|kbWatchdogTimer[5]~38\ = CARRY((!\VDU|kbWatchdogTimer[4]~36\) # (!\VDU|kbWatchdogTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(5),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[4]~36\,
	combout => \VDU|kbWatchdogTimer[5]~37_combout\,
	cout => \VDU|kbWatchdogTimer[5]~38\);

-- Location: LCFF_X20_Y4_N17
\VDU|kbWatchdogTimer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[5]~37_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(5));

-- Location: LCCOMB_X21_Y4_N26
\VDU|LessThan28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~3_combout\ = (\VDU|kbWatchdogTimer\(4)) # ((\VDU|kbWatchdogTimer\(6)) # (\VDU|kbWatchdogTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(4),
	datab => \VDU|kbWatchdogTimer\(6),
	datac => \VDU|kbWatchdogTimer\(5),
	combout => \VDU|LessThan28~3_combout\);

-- Location: LCCOMB_X21_Y4_N12
\VDU|LessThan28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~4_combout\ = (\VDU|LessThan28~0_combout\) # ((\VDU|LessThan28~1_combout\ & ((\VDU|LessThan28~2_combout\) # (\VDU|LessThan28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan28~1_combout\,
	datab => \VDU|LessThan28~2_combout\,
	datac => \VDU|LessThan28~0_combout\,
	datad => \VDU|LessThan28~3_combout\,
	combout => \VDU|LessThan28~4_combout\);

-- Location: LCCOMB_X21_Y4_N10
\VDU|LessThan28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~6_combout\ = (\VDU|kbWatchdogTimer\(18)) # ((\VDU|kbWatchdogTimer\(17)) # ((\VDU|LessThan28~5_combout\ & \VDU|LessThan28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan28~5_combout\,
	datab => \VDU|kbWatchdogTimer\(18),
	datac => \VDU|kbWatchdogTimer\(17),
	datad => \VDU|LessThan28~4_combout\,
	combout => \VDU|LessThan28~6_combout\);

-- Location: LCCOMB_X21_Y4_N28
\VDU|LessThan28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~7_combout\ = (\VDU|kbWatchdogTimer\(21)) # ((\VDU|kbWatchdogTimer\(20)) # ((\VDU|kbWatchdogTimer\(19) & \VDU|LessThan28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(19),
	datab => \VDU|kbWatchdogTimer\(21),
	datac => \VDU|kbWatchdogTimer\(20),
	datad => \VDU|LessThan28~6_combout\,
	combout => \VDU|LessThan28~7_combout\);

-- Location: LCCOMB_X20_Y3_N30
\VDU|kbWatchdogTimer~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer~69_combout\ = (\VDU|kbWatchdogTimer\(25)) # ((\VDU|kbd_ctl~10_combout\) # ((\VDU|LessThan28~8_combout\ & \VDU|LessThan28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(25),
	datab => \VDU|LessThan28~8_combout\,
	datac => \VDU|LessThan28~7_combout\,
	datad => \VDU|kbd_ctl~10_combout\,
	combout => \VDU|kbWatchdogTimer~69_combout\);

-- Location: LCFF_X20_Y4_N7
\VDU|kbWatchdogTimer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[0]~27_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(0));

-- Location: LCCOMB_X20_Y4_N14
\VDU|kbWatchdogTimer[4]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[4]~35_combout\ = (\VDU|kbWatchdogTimer\(4) & (\VDU|kbWatchdogTimer[3]~34\ $ (GND))) # (!\VDU|kbWatchdogTimer\(4) & (!\VDU|kbWatchdogTimer[3]~34\ & VCC))
-- \VDU|kbWatchdogTimer[4]~36\ = CARRY((\VDU|kbWatchdogTimer\(4) & !\VDU|kbWatchdogTimer[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(4),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[3]~34\,
	combout => \VDU|kbWatchdogTimer[4]~35_combout\,
	cout => \VDU|kbWatchdogTimer[4]~36\);

-- Location: LCFF_X20_Y4_N15
\VDU|kbWatchdogTimer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[4]~35_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(4));

-- Location: LCCOMB_X20_Y4_N18
\VDU|kbWatchdogTimer[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[6]~39_combout\ = (\VDU|kbWatchdogTimer\(6) & (\VDU|kbWatchdogTimer[5]~38\ $ (GND))) # (!\VDU|kbWatchdogTimer\(6) & (!\VDU|kbWatchdogTimer[5]~38\ & VCC))
-- \VDU|kbWatchdogTimer[6]~40\ = CARRY((\VDU|kbWatchdogTimer\(6) & !\VDU|kbWatchdogTimer[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(6),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[5]~38\,
	combout => \VDU|kbWatchdogTimer[6]~39_combout\,
	cout => \VDU|kbWatchdogTimer[6]~40\);

-- Location: LCFF_X20_Y4_N19
\VDU|kbWatchdogTimer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[6]~39_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(6));

-- Location: LCCOMB_X20_Y4_N20
\VDU|kbWatchdogTimer[7]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[7]~41_combout\ = (\VDU|kbWatchdogTimer\(7) & (!\VDU|kbWatchdogTimer[6]~40\)) # (!\VDU|kbWatchdogTimer\(7) & ((\VDU|kbWatchdogTimer[6]~40\) # (GND)))
-- \VDU|kbWatchdogTimer[7]~42\ = CARRY((!\VDU|kbWatchdogTimer[6]~40\) # (!\VDU|kbWatchdogTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(7),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[6]~40\,
	combout => \VDU|kbWatchdogTimer[7]~41_combout\,
	cout => \VDU|kbWatchdogTimer[7]~42\);

-- Location: LCFF_X20_Y4_N21
\VDU|kbWatchdogTimer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[7]~41_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(7));

-- Location: LCCOMB_X20_Y4_N24
\VDU|kbWatchdogTimer[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[9]~45_combout\ = (\VDU|kbWatchdogTimer\(9) & (!\VDU|kbWatchdogTimer[8]~44\)) # (!\VDU|kbWatchdogTimer\(9) & ((\VDU|kbWatchdogTimer[8]~44\) # (GND)))
-- \VDU|kbWatchdogTimer[9]~46\ = CARRY((!\VDU|kbWatchdogTimer[8]~44\) # (!\VDU|kbWatchdogTimer\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(9),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[8]~44\,
	combout => \VDU|kbWatchdogTimer[9]~45_combout\,
	cout => \VDU|kbWatchdogTimer[9]~46\);

-- Location: LCFF_X20_Y4_N25
\VDU|kbWatchdogTimer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[9]~45_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(9));

-- Location: LCCOMB_X20_Y4_N28
\VDU|kbWatchdogTimer[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[11]~49_combout\ = (\VDU|kbWatchdogTimer\(11) & (!\VDU|kbWatchdogTimer[10]~48\)) # (!\VDU|kbWatchdogTimer\(11) & ((\VDU|kbWatchdogTimer[10]~48\) # (GND)))
-- \VDU|kbWatchdogTimer[11]~50\ = CARRY((!\VDU|kbWatchdogTimer[10]~48\) # (!\VDU|kbWatchdogTimer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(11),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[10]~48\,
	combout => \VDU|kbWatchdogTimer[11]~49_combout\,
	cout => \VDU|kbWatchdogTimer[11]~50\);

-- Location: LCFF_X20_Y4_N29
\VDU|kbWatchdogTimer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[11]~49_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(11));

-- Location: LCCOMB_X20_Y4_N30
\VDU|kbWatchdogTimer[12]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[12]~51_combout\ = (\VDU|kbWatchdogTimer\(12) & (\VDU|kbWatchdogTimer[11]~50\ $ (GND))) # (!\VDU|kbWatchdogTimer\(12) & (!\VDU|kbWatchdogTimer[11]~50\ & VCC))
-- \VDU|kbWatchdogTimer[12]~52\ = CARRY((\VDU|kbWatchdogTimer\(12) & !\VDU|kbWatchdogTimer[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(12),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[11]~50\,
	combout => \VDU|kbWatchdogTimer[12]~51_combout\,
	cout => \VDU|kbWatchdogTimer[12]~52\);

-- Location: LCFF_X20_Y4_N31
\VDU|kbWatchdogTimer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[12]~51_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(12));

-- Location: LCCOMB_X20_Y3_N0
\VDU|kbWatchdogTimer[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[13]~53_combout\ = (\VDU|kbWatchdogTimer\(13) & (!\VDU|kbWatchdogTimer[12]~52\)) # (!\VDU|kbWatchdogTimer\(13) & ((\VDU|kbWatchdogTimer[12]~52\) # (GND)))
-- \VDU|kbWatchdogTimer[13]~54\ = CARRY((!\VDU|kbWatchdogTimer[12]~52\) # (!\VDU|kbWatchdogTimer\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(13),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[12]~52\,
	combout => \VDU|kbWatchdogTimer[13]~53_combout\,
	cout => \VDU|kbWatchdogTimer[13]~54\);

-- Location: LCFF_X20_Y3_N1
\VDU|kbWatchdogTimer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[13]~53_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(13));

-- Location: LCCOMB_X20_Y3_N2
\VDU|kbWatchdogTimer[14]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[14]~55_combout\ = (\VDU|kbWatchdogTimer\(14) & (\VDU|kbWatchdogTimer[13]~54\ $ (GND))) # (!\VDU|kbWatchdogTimer\(14) & (!\VDU|kbWatchdogTimer[13]~54\ & VCC))
-- \VDU|kbWatchdogTimer[14]~56\ = CARRY((\VDU|kbWatchdogTimer\(14) & !\VDU|kbWatchdogTimer[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(14),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[13]~54\,
	combout => \VDU|kbWatchdogTimer[14]~55_combout\,
	cout => \VDU|kbWatchdogTimer[14]~56\);

-- Location: LCFF_X20_Y3_N3
\VDU|kbWatchdogTimer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[14]~55_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(14));

-- Location: LCCOMB_X20_Y3_N4
\VDU|kbWatchdogTimer[15]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[15]~57_combout\ = (\VDU|kbWatchdogTimer\(15) & (!\VDU|kbWatchdogTimer[14]~56\)) # (!\VDU|kbWatchdogTimer\(15) & ((\VDU|kbWatchdogTimer[14]~56\) # (GND)))
-- \VDU|kbWatchdogTimer[15]~58\ = CARRY((!\VDU|kbWatchdogTimer[14]~56\) # (!\VDU|kbWatchdogTimer\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(15),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[14]~56\,
	combout => \VDU|kbWatchdogTimer[15]~57_combout\,
	cout => \VDU|kbWatchdogTimer[15]~58\);

-- Location: LCFF_X20_Y3_N5
\VDU|kbWatchdogTimer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[15]~57_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(15));

-- Location: LCCOMB_X20_Y3_N6
\VDU|kbWatchdogTimer[16]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[16]~59_combout\ = (\VDU|kbWatchdogTimer\(16) & (\VDU|kbWatchdogTimer[15]~58\ $ (GND))) # (!\VDU|kbWatchdogTimer\(16) & (!\VDU|kbWatchdogTimer[15]~58\ & VCC))
-- \VDU|kbWatchdogTimer[16]~60\ = CARRY((\VDU|kbWatchdogTimer\(16) & !\VDU|kbWatchdogTimer[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(16),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[15]~58\,
	combout => \VDU|kbWatchdogTimer[16]~59_combout\,
	cout => \VDU|kbWatchdogTimer[16]~60\);

-- Location: LCFF_X20_Y3_N7
\VDU|kbWatchdogTimer[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[16]~59_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(16));

-- Location: LCCOMB_X20_Y3_N8
\VDU|kbWatchdogTimer[17]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[17]~61_combout\ = (\VDU|kbWatchdogTimer\(17) & (!\VDU|kbWatchdogTimer[16]~60\)) # (!\VDU|kbWatchdogTimer\(17) & ((\VDU|kbWatchdogTimer[16]~60\) # (GND)))
-- \VDU|kbWatchdogTimer[17]~62\ = CARRY((!\VDU|kbWatchdogTimer[16]~60\) # (!\VDU|kbWatchdogTimer\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(17),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[16]~60\,
	combout => \VDU|kbWatchdogTimer[17]~61_combout\,
	cout => \VDU|kbWatchdogTimer[17]~62\);

-- Location: LCFF_X20_Y3_N9
\VDU|kbWatchdogTimer[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[17]~61_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(17));

-- Location: LCCOMB_X20_Y3_N14
\VDU|kbWatchdogTimer[20]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[20]~67_combout\ = (\VDU|kbWatchdogTimer\(20) & (\VDU|kbWatchdogTimer[19]~66\ $ (GND))) # (!\VDU|kbWatchdogTimer\(20) & (!\VDU|kbWatchdogTimer[19]~66\ & VCC))
-- \VDU|kbWatchdogTimer[20]~68\ = CARRY((\VDU|kbWatchdogTimer\(20) & !\VDU|kbWatchdogTimer[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(20),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[19]~66\,
	combout => \VDU|kbWatchdogTimer[20]~67_combout\,
	cout => \VDU|kbWatchdogTimer[20]~68\);

-- Location: LCFF_X20_Y3_N15
\VDU|kbWatchdogTimer[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[20]~67_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(20));

-- Location: LCCOMB_X20_Y3_N18
\VDU|kbWatchdogTimer[22]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[22]~72_combout\ = (\VDU|kbWatchdogTimer\(22) & (\VDU|kbWatchdogTimer[21]~71\ $ (GND))) # (!\VDU|kbWatchdogTimer\(22) & (!\VDU|kbWatchdogTimer[21]~71\ & VCC))
-- \VDU|kbWatchdogTimer[22]~73\ = CARRY((\VDU|kbWatchdogTimer\(22) & !\VDU|kbWatchdogTimer[21]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(22),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[21]~71\,
	combout => \VDU|kbWatchdogTimer[22]~72_combout\,
	cout => \VDU|kbWatchdogTimer[22]~73\);

-- Location: LCFF_X20_Y3_N19
\VDU|kbWatchdogTimer[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[22]~72_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(22));

-- Location: LCCOMB_X20_Y3_N20
\VDU|kbWatchdogTimer[23]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[23]~74_combout\ = (\VDU|kbWatchdogTimer\(23) & (!\VDU|kbWatchdogTimer[22]~73\)) # (!\VDU|kbWatchdogTimer\(23) & ((\VDU|kbWatchdogTimer[22]~73\) # (GND)))
-- \VDU|kbWatchdogTimer[23]~75\ = CARRY((!\VDU|kbWatchdogTimer[22]~73\) # (!\VDU|kbWatchdogTimer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(23),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[22]~73\,
	combout => \VDU|kbWatchdogTimer[23]~74_combout\,
	cout => \VDU|kbWatchdogTimer[23]~75\);

-- Location: LCCOMB_X20_Y3_N22
\VDU|kbWatchdogTimer[24]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[24]~76_combout\ = (\VDU|kbWatchdogTimer\(24) & (\VDU|kbWatchdogTimer[23]~75\ $ (GND))) # (!\VDU|kbWatchdogTimer\(24) & (!\VDU|kbWatchdogTimer[23]~75\ & VCC))
-- \VDU|kbWatchdogTimer[24]~77\ = CARRY((\VDU|kbWatchdogTimer\(24) & !\VDU|kbWatchdogTimer[23]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(24),
	datad => VCC,
	cin => \VDU|kbWatchdogTimer[23]~75\,
	combout => \VDU|kbWatchdogTimer[24]~76_combout\,
	cout => \VDU|kbWatchdogTimer[24]~77\);

-- Location: LCFF_X20_Y3_N23
\VDU|kbWatchdogTimer[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[24]~76_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(24));

-- Location: LCFF_X20_Y3_N21
\VDU|kbWatchdogTimer[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[23]~74_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(23));

-- Location: LCCOMB_X20_Y3_N28
\VDU|LessThan28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan28~8_combout\ = (\VDU|kbWatchdogTimer\(24) & (\VDU|kbWatchdogTimer\(23) & \VDU|kbWatchdogTimer\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbWatchdogTimer\(24),
	datac => \VDU|kbWatchdogTimer\(23),
	datad => \VDU|kbWatchdogTimer\(22),
	combout => \VDU|LessThan28~8_combout\);

-- Location: LCCOMB_X20_Y3_N24
\VDU|kbWatchdogTimer[25]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer[25]~78_combout\ = \VDU|kbWatchdogTimer\(25) $ (\VDU|kbWatchdogTimer[24]~77\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWatchdogTimer\(25),
	cin => \VDU|kbWatchdogTimer[24]~77\,
	combout => \VDU|kbWatchdogTimer[25]~78_combout\);

-- Location: LCFF_X20_Y3_N25
\VDU|kbWatchdogTimer[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWatchdogTimer[25]~78_combout\,
	sclr => \VDU|kbWatchdogTimer~69_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWatchdogTimer\(25));

-- Location: LCCOMB_X21_Y3_N26
\VDU|kbWatchdogTimer~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWatchdogTimer~26_combout\ = (!\VDU|kbWatchdogTimer\(25) & ((!\VDU|LessThan28~7_combout\) # (!\VDU|LessThan28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|LessThan28~8_combout\,
	datac => \VDU|kbWatchdogTimer\(25),
	datad => \VDU|LessThan28~7_combout\,
	combout => \VDU|kbWatchdogTimer~26_combout\);

-- Location: LCCOMB_X22_Y1_N30
\VDU|ps2ClkCount[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount[3]~1_combout\ = (\VDU|kbd_ctl~10_combout\ & (!\VDU|n_kbWR~regout\)) # (!\VDU|kbd_ctl~10_combout\ & (!\VDU|kbWatchdogTimer~26_combout\ & ((!\VDU|ps2PreviousByte[0]~2_combout\) # (!\VDU|n_kbWR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~regout\,
	datab => \VDU|kbd_ctl~10_combout\,
	datac => \VDU|kbWatchdogTimer~26_combout\,
	datad => \VDU|ps2PreviousByte[0]~2_combout\,
	combout => \VDU|ps2ClkCount[3]~1_combout\);

-- Location: LCFF_X22_Y1_N11
\VDU|ps2ClkCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkCount~3_combout\,
	ena => \VDU|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkCount\(1));

-- Location: LCCOMB_X22_Y1_N20
\VDU|ps2ClkCount~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount~4_combout\ = (\VDU|ps2ClkCount[0]~2_combout\ & (\VDU|ps2ClkCount\(2) $ (((\VDU|ps2ClkCount\(0) & \VDU|ps2ClkCount\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(0),
	datab => \VDU|ps2ClkCount\(1),
	datac => \VDU|ps2ClkCount\(2),
	datad => \VDU|ps2ClkCount[0]~2_combout\,
	combout => \VDU|ps2ClkCount~4_combout\);

-- Location: LCFF_X22_Y1_N21
\VDU|ps2ClkCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkCount~4_combout\,
	ena => \VDU|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkCount\(2));

-- Location: LCCOMB_X22_Y1_N22
\VDU|Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal12~0_combout\ = (!\VDU|ps2ClkCount\(2) & !\VDU|ps2ClkCount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2ClkCount\(2),
	datad => \VDU|ps2ClkCount\(1),
	combout => \VDU|Equal12~0_combout\);

-- Location: LCCOMB_X22_Y1_N12
\VDU|Add21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add21~0_combout\ = \VDU|ps2ClkCount\(3) $ (((\VDU|ps2ClkCount\(2) & (\VDU|ps2ClkCount\(0) & \VDU|ps2ClkCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(2),
	datab => \VDU|ps2ClkCount\(3),
	datac => \VDU|ps2ClkCount\(0),
	datad => \VDU|ps2ClkCount\(1),
	combout => \VDU|Add21~0_combout\);

-- Location: LCCOMB_X22_Y1_N8
\VDU|ps2ClkCount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkCount~0_combout\ = (\VDU|kbd_ctl~9_combout\ & (\VDU|Add21~0_combout\ & ((\VDU|Equal12~0_combout\) # (!\VDU|ps2ClkCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~9_combout\,
	datab => \VDU|Equal12~0_combout\,
	datac => \VDU|ps2ClkCount\(3),
	datad => \VDU|Add21~0_combout\,
	combout => \VDU|ps2ClkCount~0_combout\);

-- Location: LCFF_X22_Y1_N9
\VDU|ps2ClkCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkCount~0_combout\,
	ena => \VDU|ps2ClkCount[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkCount\(3));

-- Location: LCCOMB_X22_Y1_N18
\VDU|Equal12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal12~1_combout\ = (!\VDU|ps2ClkCount\(2) & (!\VDU|ps2ClkCount\(3) & (!\VDU|ps2ClkCount\(0) & !\VDU|ps2ClkCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkCount\(2),
	datab => \VDU|ps2ClkCount\(3),
	datac => \VDU|ps2ClkCount\(0),
	datad => \VDU|ps2ClkCount\(1),
	combout => \VDU|Equal12~1_combout\);

-- Location: LCCOMB_X21_Y2_N10
\VDU|ps2Byte~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~4_combout\ = (\io_ps2Data~0\ & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io_ps2Data~0\,
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~4_combout\);

-- Location: LCFF_X20_Y2_N25
\VDU|ps2Byte[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte~4_combout\,
	sload => VCC,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(7));

-- Location: LCCOMB_X19_Y2_N0
\VDU|ps2Byte~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~0_combout\ = (\VDU|ps2Byte\(7) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~0_combout\);

-- Location: LCFF_X20_Y2_N13
\VDU|ps2Byte[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte~0_combout\,
	sload => VCC,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(6));

-- Location: LCCOMB_X21_Y2_N12
\VDU|ps2Byte~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~3_combout\ = (\VDU|ps2Byte\(6) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~3_combout\);

-- Location: LCFF_X21_Y2_N13
\VDU|ps2Byte[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Byte~3_combout\,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(5));

-- Location: LCCOMB_X20_Y2_N30
\VDU|ps2Byte~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~2_combout\ = (\VDU|ps2Byte\(5) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~2_combout\);

-- Location: LCFF_X20_Y2_N31
\VDU|ps2Byte[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Byte~2_combout\,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(4));

-- Location: LCCOMB_X20_Y2_N28
\VDU|ps2Byte~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~8_combout\ = (\VDU|ps2Byte\(4) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(4),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~8_combout\);

-- Location: LCFF_X20_Y2_N29
\VDU|ps2Byte[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Byte~8_combout\,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(3));

-- Location: LCCOMB_X19_Y2_N30
\VDU|ps2Byte~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~7_combout\ = (\VDU|ps2Byte\(3) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(3),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~7_combout\);

-- Location: LCFF_X20_Y2_N23
\VDU|ps2Byte[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|ps2Byte~7_combout\,
	sload => VCC,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(2));

-- Location: LCCOMB_X20_Y2_N4
\VDU|ps2Byte~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Byte~6_combout\ = (\VDU|ps2Byte\(2) & !\VDU|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Equal12~1_combout\,
	combout => \VDU|ps2Byte~6_combout\);

-- Location: LCFF_X20_Y2_N5
\VDU|ps2Byte[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Byte~6_combout\,
	ena => \VDU|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Byte\(1));

-- Location: LCCOMB_X19_Y2_N10
\VDU|Equal17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal17~2_combout\ = (!\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(4) & (!\VDU|ps2Byte\(7) & !\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Equal17~2_combout\);

-- Location: LCCOMB_X19_Y2_N8
\VDU|Equal17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal17~3_combout\ = (\VDU|Equal17~0_combout\ & (!\VDU|ps2Byte\(1) & (!\VDU|ps2Byte\(6) & \VDU|Equal17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal17~0_combout\,
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|Equal17~2_combout\,
	combout => \VDU|Equal17~3_combout\);

-- Location: LCCOMB_X19_Y1_N28
\VDU|ps2Scroll~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Scroll~0_combout\ = (!\VDU|n_kbWR~regout\ & (\VDU|ps2PreviousByte[0]~0_combout\ & (\VDU|kbd_ctl~6_combout\ & \VDU|kbd_ctl~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~regout\,
	datab => \VDU|ps2PreviousByte[0]~0_combout\,
	datac => \VDU|kbd_ctl~6_combout\,
	datad => \VDU|kbd_ctl~10_combout\,
	combout => \VDU|ps2Scroll~0_combout\);

-- Location: LCCOMB_X19_Y1_N14
\VDU|n_kbWR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~0_combout\ = (!\VDU|kbd_ctl~8_combout\ & (!\VDU|Equal17~3_combout\ & \VDU|ps2Scroll~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~8_combout\,
	datab => \VDU|Equal17~3_combout\,
	datad => \VDU|ps2Scroll~0_combout\,
	combout => \VDU|n_kbWR~0_combout\);

-- Location: LCCOMB_X21_Y1_N4
\VDU|n_kbWR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~3_combout\ = (\VDU|Equal29~1_combout\ & ((\VDU|kbd_ctl~14_combout\) # ((\VDU|n_kbWR~0_combout\ & \VDU|n_kbWR~2_combout\)))) # (!\VDU|Equal29~1_combout\ & (((\VDU|n_kbWR~0_combout\ & \VDU|n_kbWR~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal29~1_combout\,
	datab => \VDU|kbd_ctl~14_combout\,
	datac => \VDU|n_kbWR~0_combout\,
	datad => \VDU|n_kbWR~2_combout\,
	combout => \VDU|n_kbWR~3_combout\);

-- Location: LCCOMB_X22_Y1_N24
\VDU|n_kbWR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|n_kbWR~5_combout\ = (\VDU|n_kbWR~3_combout\ & (((\VDU|n_kbWR~regout\ & \VDU|ps2PreviousByte[0]~2_combout\)))) # (!\VDU|n_kbWR~3_combout\ & ((\VDU|n_kbWR~4_combout\) # ((\VDU|n_kbWR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|n_kbWR~4_combout\,
	datab => \VDU|n_kbWR~3_combout\,
	datac => \VDU|n_kbWR~regout\,
	datad => \VDU|ps2PreviousByte[0]~2_combout\,
	combout => \VDU|n_kbWR~5_combout\);

-- Location: LCFF_X22_Y1_N25
\VDU|n_kbWR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|n_kbWR~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|n_kbWR~regout\);

-- Location: LCCOMB_X21_Y1_N28
\VDU|kbd_ctl~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~11_combout\ = (\VDU|n_kbWR~regout\ & \VDU|LessThan15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|n_kbWR~regout\,
	datad => \VDU|LessThan15~4_combout\,
	combout => \VDU|kbd_ctl~11_combout\);

-- Location: LCCOMB_X22_Y4_N16
\VDU|LessThan14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan14~2_combout\ = (!\VDU|kbWriteTimer\(6) & (((!\VDU|kbWriteTimer\(4) & !\VDU|kbWriteTimer\(3))) # (!\VDU|kbWriteTimer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(6),
	datab => \VDU|kbWriteTimer\(4),
	datac => \VDU|kbWriteTimer\(5),
	datad => \VDU|kbWriteTimer\(3),
	combout => \VDU|LessThan14~2_combout\);

-- Location: LCCOMB_X22_Y3_N12
\VDU|LessThan14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan14~1_combout\ = (!\VDU|kbWriteTimer\(11) & (!\VDU|kbWriteTimer\(12) & (!\VDU|kbWriteTimer\(10) & !\VDU|kbWriteTimer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(11),
	datab => \VDU|kbWriteTimer\(12),
	datac => \VDU|kbWriteTimer\(10),
	datad => \VDU|kbWriteTimer\(9),
	combout => \VDU|LessThan14~1_combout\);

-- Location: LCCOMB_X22_Y3_N14
\VDU|LessThan14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan14~3_combout\ = (\VDU|LessThan14~1_combout\ & (((\VDU|LessThan14~2_combout\) # (!\VDU|kbWriteTimer\(8))) # (!\VDU|kbWriteTimer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(7),
	datab => \VDU|kbWriteTimer\(8),
	datac => \VDU|LessThan14~2_combout\,
	datad => \VDU|LessThan14~1_combout\,
	combout => \VDU|LessThan14~3_combout\);

-- Location: LCCOMB_X22_Y3_N10
\VDU|LessThan14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan14~0_combout\ = (!\VDU|kbWriteTimer\(15) & (!\VDU|kbWriteTimer\(16) & (\VDU|Equal11~0_combout\ & \VDU|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(15),
	datab => \VDU|kbWriteTimer\(16),
	datac => \VDU|Equal11~0_combout\,
	datad => \VDU|Equal11~1_combout\,
	combout => \VDU|LessThan14~0_combout\);

-- Location: LCCOMB_X22_Y3_N24
\VDU|LessThan14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan14~4_combout\ = (\VDU|LessThan14~0_combout\ & (((\VDU|LessThan14~3_combout\) # (!\VDU|kbWriteTimer\(14))) # (!\VDU|kbWriteTimer\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer\(13),
	datab => \VDU|kbWriteTimer\(14),
	datac => \VDU|LessThan14~3_combout\,
	datad => \VDU|LessThan14~0_combout\,
	combout => \VDU|LessThan14~4_combout\);

-- Location: LCCOMB_X21_Y5_N12
\VDU|kbWriteTimer[24]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[24]~14_combout\ = (\VDU|Add20~48_combout\ & ((\VDU|kbWriteTimer[2]~6_combout\) # ((\VDU|kbWriteTimer[12]~5_combout\ & \VDU|kbWriteTimer\(24))))) # (!\VDU|Add20~48_combout\ & (\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|kbWriteTimer\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add20~48_combout\,
	datab => \VDU|kbWriteTimer[12]~5_combout\,
	datac => \VDU|kbWriteTimer\(24),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[24]~14_combout\);

-- Location: LCFF_X21_Y5_N13
\VDU|kbWriteTimer[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(24));

-- Location: LCCOMB_X22_Y5_N24
\VDU|Add20~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add20~50_combout\ = \VDU|Add20~49\ $ (\VDU|kbWriteTimer\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbWriteTimer\(25),
	cin => \VDU|Add20~49\,
	combout => \VDU|Add20~50_combout\);

-- Location: LCCOMB_X22_Y4_N0
\VDU|kbWriteTimer[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWriteTimer[25]~15_combout\ = (\VDU|kbWriteTimer[12]~5_combout\ & ((\VDU|kbWriteTimer\(25)) # ((\VDU|Add20~50_combout\ & \VDU|kbWriteTimer[2]~6_combout\)))) # (!\VDU|kbWriteTimer[12]~5_combout\ & (\VDU|Add20~50_combout\ & 
-- ((\VDU|kbWriteTimer[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~5_combout\,
	datab => \VDU|Add20~50_combout\,
	datac => \VDU|kbWriteTimer\(25),
	datad => \VDU|kbWriteTimer[2]~6_combout\,
	combout => \VDU|kbWriteTimer[25]~15_combout\);

-- Location: LCFF_X22_Y4_N1
\VDU|kbWriteTimer[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWriteTimer[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWriteTimer\(25));

-- Location: LCCOMB_X22_Y5_N28
\VDU|kbd_ctl~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~12_combout\ = (\VDU|n_kbWR~regout\ & (\VDU|LessThan14~4_combout\ & !\VDU|kbWriteTimer\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|LessThan14~4_combout\,
	datad => \VDU|kbWriteTimer\(25),
	combout => \VDU|kbd_ctl~12_combout\);

-- Location: LCCOMB_X21_Y1_N0
\VDU|ps2ClkOut~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ClkOut~1_combout\ = (\VDU|kbd_ctl~12_combout\ & (((\VDU|ps2ClkOut~regout\)))) # (!\VDU|kbd_ctl~12_combout\ & ((\VDU|kbd_ctl~11_combout\) # ((!\VDU|ps2ClkOut~0_combout\ & \VDU|ps2ClkOut~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ClkOut~0_combout\,
	datab => \VDU|kbd_ctl~11_combout\,
	datac => \VDU|ps2ClkOut~regout\,
	datad => \VDU|kbd_ctl~12_combout\,
	combout => \VDU|ps2ClkOut~1_combout\);

-- Location: LCFF_X21_Y1_N1
\VDU|ps2ClkOut\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ClkOut~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ClkOut~regout\);

-- Location: LCCOMB_X21_Y1_N20
\VDU|ps2DataOut~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~0_combout\ = (\VDU|n_kbWR~regout\ & (!\VDU|ps2DataOut~regout\ & \VDU|LessThan15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|ps2DataOut~regout\,
	datad => \VDU|LessThan15~4_combout\,
	combout => \VDU|ps2DataOut~0_combout\);

-- Location: LCCOMB_X20_Y1_N2
\VDU|ps2WriteClkCount[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~5_combout\ = \VDU|ps2WriteClkCount\(0) $ (VCC)
-- \VDU|ps2WriteClkCount[0]~6\ = CARRY(\VDU|ps2WriteClkCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2WriteClkCount\(0),
	datad => VCC,
	combout => \VDU|ps2WriteClkCount[0]~5_combout\,
	cout => \VDU|ps2WriteClkCount[0]~6\);

-- Location: LCCOMB_X20_Y1_N22
\VDU|ps2WriteClkCount[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~7_combout\ = ((!\VDU|kbWriteTimer\(25) & (\VDU|LessThan14~4_combout\ & \VDU|n_kbWR~regout\))) # (!\VDU|ps2DataOut~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2DataOut~4_combout\,
	datab => \VDU|kbWriteTimer\(25),
	datac => \VDU|LessThan14~4_combout\,
	datad => \VDU|n_kbWR~regout\,
	combout => \VDU|ps2WriteClkCount[0]~7_combout\);

-- Location: LCCOMB_X21_Y1_N22
\VDU|ps2WriteClkCount[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~9_combout\ = (\VDU|ps2WriteClkCount\(4)) # ((\VDU|ps2PrevClk~regout\) # (!\VDU|ps2ClkFiltered~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(4),
	datac => \VDU|ps2ClkFiltered~regout\,
	datad => \VDU|ps2PrevClk~regout\,
	combout => \VDU|ps2WriteClkCount[0]~9_combout\);

-- Location: LCCOMB_X21_Y3_N20
\VDU|kbd_ctl~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~13_combout\ = (!\VDU|kbWriteTimer\(25) & \VDU|LessThan14~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|kbWriteTimer\(25),
	datad => \VDU|LessThan14~4_combout\,
	combout => \VDU|kbd_ctl~13_combout\);

-- Location: LCCOMB_X20_Y1_N26
\VDU|ps2WriteClkCount[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~10_combout\ = (!\VDU|kbd_ctl~13_combout\ & ((\VDU|ps2WriteClkCount[0]~8_combout\) # ((\VDU|ps2WriteClkCount[0]~9_combout\) # (!\VDU|ps2DataOut~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount[0]~8_combout\,
	datab => \VDU|ps2WriteClkCount[0]~9_combout\,
	datac => \VDU|kbd_ctl~13_combout\,
	datad => \VDU|ps2DataOut~9_combout\,
	combout => \VDU|ps2WriteClkCount[0]~10_combout\);

-- Location: LCCOMB_X20_Y1_N20
\VDU|ps2WriteClkCount[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[0]~11_combout\ = (\VDU|n_kbWR~regout\ & (!\VDU|ps2WriteClkCount[0]~10_combout\ & ((\VDU|LessThan14~4_combout\) # (!\VDU|LessThan16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan16~2_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|LessThan14~4_combout\,
	datad => \VDU|ps2WriteClkCount[0]~10_combout\,
	combout => \VDU|ps2WriteClkCount[0]~11_combout\);

-- Location: LCFF_X20_Y1_N3
\VDU|ps2WriteClkCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteClkCount[0]~5_combout\,
	sclr => \VDU|ps2WriteClkCount[0]~7_combout\,
	ena => \VDU|ps2WriteClkCount[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteClkCount\(0));

-- Location: LCCOMB_X20_Y1_N4
\VDU|ps2WriteClkCount[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[1]~12_combout\ = (\VDU|ps2WriteClkCount\(1) & (!\VDU|ps2WriteClkCount[0]~6\)) # (!\VDU|ps2WriteClkCount\(1) & ((\VDU|ps2WriteClkCount[0]~6\) # (GND)))
-- \VDU|ps2WriteClkCount[1]~13\ = CARRY((!\VDU|ps2WriteClkCount[0]~6\) # (!\VDU|ps2WriteClkCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2WriteClkCount\(1),
	datad => VCC,
	cin => \VDU|ps2WriteClkCount[0]~6\,
	combout => \VDU|ps2WriteClkCount[1]~12_combout\,
	cout => \VDU|ps2WriteClkCount[1]~13\);

-- Location: LCFF_X20_Y1_N5
\VDU|ps2WriteClkCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteClkCount[1]~12_combout\,
	sclr => \VDU|ps2WriteClkCount[0]~7_combout\,
	ena => \VDU|ps2WriteClkCount[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteClkCount\(1));

-- Location: LCCOMB_X20_Y1_N6
\VDU|ps2WriteClkCount[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[2]~14_combout\ = (\VDU|ps2WriteClkCount\(2) & (\VDU|ps2WriteClkCount[1]~13\ $ (GND))) # (!\VDU|ps2WriteClkCount\(2) & (!\VDU|ps2WriteClkCount[1]~13\ & VCC))
-- \VDU|ps2WriteClkCount[2]~15\ = CARRY((\VDU|ps2WriteClkCount\(2) & !\VDU|ps2WriteClkCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(2),
	datad => VCC,
	cin => \VDU|ps2WriteClkCount[1]~13\,
	combout => \VDU|ps2WriteClkCount[2]~14_combout\,
	cout => \VDU|ps2WriteClkCount[2]~15\);

-- Location: LCCOMB_X20_Y1_N8
\VDU|ps2WriteClkCount[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[3]~16_combout\ = (\VDU|ps2WriteClkCount\(3) & (!\VDU|ps2WriteClkCount[2]~15\)) # (!\VDU|ps2WriteClkCount\(3) & ((\VDU|ps2WriteClkCount[2]~15\) # (GND)))
-- \VDU|ps2WriteClkCount[3]~17\ = CARRY((!\VDU|ps2WriteClkCount[2]~15\) # (!\VDU|ps2WriteClkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2WriteClkCount\(3),
	datad => VCC,
	cin => \VDU|ps2WriteClkCount[2]~15\,
	combout => \VDU|ps2WriteClkCount[3]~16_combout\,
	cout => \VDU|ps2WriteClkCount[3]~17\);

-- Location: LCFF_X20_Y1_N9
\VDU|ps2WriteClkCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteClkCount[3]~16_combout\,
	sclr => \VDU|ps2WriteClkCount[0]~7_combout\,
	ena => \VDU|ps2WriteClkCount[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteClkCount\(3));

-- Location: LCCOMB_X20_Y1_N18
\VDU|Equal29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal29~0_combout\ = (!\VDU|ps2WriteClkCount\(2) & (\VDU|ps2WriteClkCount\(3) & (\VDU|ps2WriteClkCount\(1) & !\VDU|ps2WriteClkCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(2),
	datab => \VDU|ps2WriteClkCount\(3),
	datac => \VDU|ps2WriteClkCount\(1),
	datad => \VDU|ps2WriteClkCount\(0),
	combout => \VDU|Equal29~0_combout\);

-- Location: LCCOMB_X21_Y1_N24
\VDU|Equal29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal29~1_combout\ = (!\VDU|ps2WriteClkCount\(4) & \VDU|Equal29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(4),
	datad => \VDU|Equal29~0_combout\,
	combout => \VDU|Equal29~1_combout\);

-- Location: LCFF_X20_Y1_N7
\VDU|ps2WriteClkCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteClkCount[2]~14_combout\,
	sclr => \VDU|ps2WriteClkCount[0]~7_combout\,
	ena => \VDU|ps2WriteClkCount[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteClkCount\(2));

-- Location: LCCOMB_X21_Y1_N12
\VDU|kbWRParity~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWRParity~0_combout\ = (\VDU|LessThan16~2_combout\) # ((\VDU|LessThan15~4_combout\) # ((\VDU|LessThan17~3_combout\) # (\VDU|Equal11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan16~2_combout\,
	datab => \VDU|LessThan15~4_combout\,
	datac => \VDU|LessThan17~3_combout\,
	datad => \VDU|Equal11~8_combout\,
	combout => \VDU|kbWRParity~0_combout\);

-- Location: LCCOMB_X21_Y1_N30
\VDU|kbWRParity~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWRParity~1_combout\ = (!\VDU|ps2WriteClkCount\(4) & (\VDU|kbd_ctl~14_combout\ & ((!\VDU|kbWRParity~0_combout\) # (!\VDU|n_kbWR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(4),
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|kbd_ctl~14_combout\,
	datad => \VDU|kbWRParity~0_combout\,
	combout => \VDU|kbWRParity~1_combout\);

-- Location: LCCOMB_X21_Y1_N18
\VDU|kbWRParity~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbWRParity~2_combout\ = (\VDU|kbd_ctl~12_combout\) # (\VDU|kbWRParity~regout\ $ (((\VDU|ps2DataOut~1_combout\ & \VDU|kbWRParity~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2DataOut~1_combout\,
	datab => \VDU|kbd_ctl~12_combout\,
	datac => \VDU|kbWRParity~regout\,
	datad => \VDU|kbWRParity~1_combout\,
	combout => \VDU|kbWRParity~2_combout\);

-- Location: LCFF_X21_Y1_N19
\VDU|kbWRParity\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbWRParity~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbWRParity~regout\);

-- Location: LCCOMB_X21_Y1_N8
\VDU|ps2DataOut~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~2_combout\ = (!\VDU|ps2WriteClkCount\(2) & (!\VDU|ps2WriteClkCount\(1) & ((\VDU|ps2WriteClkCount\(0)) # (\VDU|kbWRParity~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(0),
	datab => \VDU|ps2WriteClkCount\(2),
	datac => \VDU|ps2WriteClkCount\(1),
	datad => \VDU|kbWRParity~regout\,
	combout => \VDU|ps2DataOut~2_combout\);

-- Location: LCCOMB_X20_Y1_N10
\VDU|ps2WriteClkCount[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteClkCount[4]~18_combout\ = \VDU|ps2WriteClkCount[3]~17\ $ (!\VDU|ps2WriteClkCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|ps2WriteClkCount\(4),
	cin => \VDU|ps2WriteClkCount[3]~17\,
	combout => \VDU|ps2WriteClkCount[4]~18_combout\);

-- Location: LCFF_X20_Y1_N11
\VDU|ps2WriteClkCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteClkCount[4]~18_combout\,
	sclr => \VDU|ps2WriteClkCount[0]~7_combout\,
	ena => \VDU|ps2WriteClkCount[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteClkCount\(4));

-- Location: LCCOMB_X19_Y1_N16
\VDU|ps2WriteByte2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~1_combout\ = (\VDU|Equal29~0_combout\ & (!\VDU|ps2WriteClkCount\(4) & !\VDU|kbd_ctl~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal29~0_combout\,
	datab => \VDU|ps2WriteClkCount\(4),
	datac => \VDU|kbd_ctl~9_combout\,
	combout => \VDU|ps2WriteByte2~1_combout\);

-- Location: LCCOMB_X19_Y3_N24
\VDU|ps2WriteByte2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~10_combout\ = (\VDU|ps2WriteByte2~1_combout\) # ((!\VDU|ps2WriteByte2\(1) & ((\VDU|ps2WriteByte[2]~4_combout\) # (!\VDU|n_kbWR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte[2]~4_combout\,
	datab => \VDU|ps2WriteByte2\(1),
	datac => \VDU|ps2WriteByte2~1_combout\,
	datad => \VDU|n_kbWR~0_combout\,
	combout => \VDU|ps2WriteByte2~10_combout\);

-- Location: LCCOMB_X19_Y3_N18
\VDU|ps2WriteByte2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~6_combout\ = (!\VDU|kbd_ctl~10_combout\ & ((\VDU|kbWriteTimer[12]~2_combout\ & (\VDU|ps2Num~regout\)) # (!\VDU|kbWriteTimer[12]~2_combout\ & ((!\VDU|ps2WriteByte2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Num~regout\,
	datab => \VDU|ps2WriteByte2\(1),
	datac => \VDU|kbd_ctl~10_combout\,
	datad => \VDU|kbWriteTimer[12]~2_combout\,
	combout => \VDU|ps2WriteByte2~6_combout\);

-- Location: LCCOMB_X19_Y3_N4
\VDU|ps2WriteByte2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~11_combout\ = (!\VDU|ps2WriteByte2~6_combout\ & (((!\VDU|ps2WriteByte2~9_combout\ & !\VDU|ps2WriteByte2~10_combout\)) # (!\VDU|kbd_ctl~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte2~9_combout\,
	datab => \VDU|kbd_ctl~10_combout\,
	datac => \VDU|ps2WriteByte2~10_combout\,
	datad => \VDU|ps2WriteByte2~6_combout\,
	combout => \VDU|ps2WriteByte2~11_combout\);

-- Location: LCFF_X19_Y3_N5
\VDU|ps2WriteByte2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte2~11_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte2\(1));

-- Location: LCCOMB_X21_Y3_N8
\VDU|ps2WriteByte~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte~8_combout\ = (\VDU|ps2PrevClk~regout\) # (((\VDU|ps2WriteByte2\(1)) # (!\VDU|n_kbWR~regout\)) # (!\VDU|ps2ClkFiltered~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|ps2ClkFiltered~regout\,
	datac => \VDU|n_kbWR~regout\,
	datad => \VDU|ps2WriteByte2\(1),
	combout => \VDU|ps2WriteByte~8_combout\);

-- Location: LCCOMB_X21_Y3_N22
\VDU|ps2WriteByte[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte[3]~11_combout\ = (\VDU|ps2PrevClk~regout\ & (((\VDU|kbWatchdogTimer~26_combout\) # (!\VDU|n_kbWR~regout\)))) # (!\VDU|ps2PrevClk~regout\ & (!\VDU|ps2ClkFiltered~regout\ & ((\VDU|kbWatchdogTimer~26_combout\) # (!\VDU|n_kbWR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|ps2ClkFiltered~regout\,
	datac => \VDU|n_kbWR~regout\,
	datad => \VDU|kbWatchdogTimer~26_combout\,
	combout => \VDU|ps2WriteByte[3]~11_combout\);

-- Location: LCCOMB_X20_Y2_N8
\VDU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~0_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(5) & !\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(6),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(0),
	combout => \VDU|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y2_N6
\VDU|Equal19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal19~0_combout\ = (!\VDU|ps2Byte\(7) & (\VDU|Mux3~0_combout\ & (\VDU|ps2Byte\(2) & \VDU|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(7),
	datab => \VDU|Mux3~0_combout\,
	datac => \VDU|ps2Byte\(2),
	datad => \VDU|Mux2~0_combout\,
	combout => \VDU|Equal19~0_combout\);

-- Location: LCCOMB_X18_Y2_N4
\VDU|ps2WriteByte2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~0_combout\ = (!\VDU|Equal21~0_combout\ & !\VDU|Equal20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Equal21~0_combout\,
	datad => \VDU|Equal20~1_combout\,
	combout => \VDU|ps2WriteByte2~0_combout\);

-- Location: LCCOMB_X18_Y2_N22
\VDU|ps2WriteByte[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte[2]~4_combout\ = (!\VDU|Equal18~2_combout\ & (((!\VDU|Equal19~0_combout\ & \VDU|ps2WriteByte2~0_combout\)) # (!\VDU|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal19~0_combout\,
	datac => \VDU|ps2WriteByte2~0_combout\,
	datad => \VDU|Equal18~2_combout\,
	combout => \VDU|ps2WriteByte[2]~4_combout\);

-- Location: LCCOMB_X21_Y3_N14
\VDU|ps2WriteByte[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte[2]~5_combout\ = (\VDU|kbd_ctl~9_combout\ & (((\VDU|ps2WriteByte[2]~4_combout\) # (!\VDU|kbWriteTimer[12]~0_combout\)))) # (!\VDU|kbd_ctl~9_combout\ & (!\VDU|Equal29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~9_combout\,
	datab => \VDU|Equal29~1_combout\,
	datac => \VDU|kbWriteTimer[12]~0_combout\,
	datad => \VDU|ps2WriteByte[2]~4_combout\,
	combout => \VDU|ps2WriteByte[2]~5_combout\);

-- Location: LCCOMB_X21_Y3_N24
\VDU|ps2WriteByte[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte[3]~6_combout\ = (!\VDU|ps2WriteByte[3]~11_combout\ & (\VDU|ps2PreviousByte[0]~3_combout\ & ((!\VDU|ps2WriteByte[2]~5_combout\) # (!\VDU|kbd_ctl~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~10_combout\,
	datab => \VDU|ps2WriteByte[3]~11_combout\,
	datac => \VDU|ps2WriteByte[2]~5_combout\,
	datad => \VDU|ps2PreviousByte[0]~3_combout\,
	combout => \VDU|ps2WriteByte[3]~6_combout\);

-- Location: LCFF_X21_Y3_N9
\VDU|ps2WriteByte[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte~8_combout\,
	ena => \VDU|ps2WriteByte[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte\(1));

-- Location: LCCOMB_X19_Y1_N22
\VDU|ps2WriteByte2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~2_combout\ = (!\VDU|kbd_ctl~8_combout\ & (!\VDU|Equal17~3_combout\ & (\VDU|kbd_ctl~6_combout\ & \VDU|ps2PreviousByte[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~8_combout\,
	datab => \VDU|Equal17~3_combout\,
	datac => \VDU|kbd_ctl~6_combout\,
	datad => \VDU|ps2PreviousByte[0]~0_combout\,
	combout => \VDU|ps2WriteByte2~2_combout\);

-- Location: LCCOMB_X19_Y1_N0
\VDU|ps2WriteByte2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~3_combout\ = (\VDU|Equal12~1_combout\) # (((\VDU|ps2WriteByte[2]~4_combout\) # (!\VDU|kbd_ctl~9_combout\)) # (!\VDU|ps2WriteByte2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal12~1_combout\,
	datab => \VDU|ps2WriteByte2~2_combout\,
	datac => \VDU|kbd_ctl~9_combout\,
	datad => \VDU|ps2WriteByte[2]~4_combout\,
	combout => \VDU|ps2WriteByte2~3_combout\);

-- Location: LCCOMB_X19_Y1_N2
\VDU|ps2WriteByte2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~4_combout\ = (\VDU|kbd_ctl~10_combout\ & ((\VDU|ps2WriteByte2~1_combout\) # ((!\VDU|ps2WriteByte2\(3) & \VDU|ps2WriteByte2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~10_combout\,
	datab => \VDU|ps2WriteByte2\(3),
	datac => \VDU|ps2WriteByte2~1_combout\,
	datad => \VDU|ps2WriteByte2~3_combout\,
	combout => \VDU|ps2WriteByte2~4_combout\);

-- Location: LCCOMB_X20_Y1_N30
\VDU|ps2WriteByte2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte2~5_combout\ = (!\VDU|ps2WriteByte2~4_combout\ & ((\VDU|kbWriteTimer[12]~2_combout\) # ((\VDU|kbd_ctl~10_combout\) # (\VDU|ps2WriteByte2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbWriteTimer[12]~2_combout\,
	datab => \VDU|kbd_ctl~10_combout\,
	datac => \VDU|ps2WriteByte2\(3),
	datad => \VDU|ps2WriteByte2~4_combout\,
	combout => \VDU|ps2WriteByte2~5_combout\);

-- Location: LCFF_X20_Y1_N31
\VDU|ps2WriteByte2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte2~5_combout\,
	ena => \VDU|ps2PreviousByte[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte2\(3));

-- Location: LCCOMB_X21_Y3_N18
\VDU|ps2WriteByte~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2WriteByte~7_combout\ = (!\VDU|ps2PrevClk~regout\ & (\VDU|n_kbWR~regout\ & (\VDU|ps2ClkFiltered~regout\ & \VDU|ps2WriteByte2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2PrevClk~regout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|ps2ClkFiltered~regout\,
	datad => \VDU|ps2WriteByte2\(3),
	combout => \VDU|ps2WriteByte~7_combout\);

-- Location: LCFF_X21_Y3_N19
\VDU|ps2WriteByte[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2WriteByte~7_combout\,
	ena => \VDU|ps2WriteByte[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2WriteByte\(3));

-- Location: LCCOMB_X20_Y1_N14
\VDU|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux16~2_combout\ = (\VDU|Mux16~1_combout\ & (((!\VDU|ps2WriteClkCount\(0)) # (!\VDU|ps2WriteByte\(3))))) # (!\VDU|Mux16~1_combout\ & (!\VDU|ps2WriteByte\(1) & ((\VDU|ps2WriteClkCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux16~1_combout\,
	datab => \VDU|ps2WriteByte\(1),
	datac => \VDU|ps2WriteByte\(3),
	datad => \VDU|ps2WriteClkCount\(0),
	combout => \VDU|Mux16~2_combout\);

-- Location: LCCOMB_X20_Y1_N28
\VDU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux16~0_combout\ = (\VDU|ps2WriteClkCount\(1) & (((!\VDU|ps2WriteByte\(3))))) # (!\VDU|ps2WriteClkCount\(1) & ((\VDU|ps2WriteClkCount\(0) & ((!\VDU|ps2WriteByte\(3)))) # (!\VDU|ps2WriteClkCount\(0) & (!\VDU|ps2WriteByte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteByte\(4),
	datab => \VDU|ps2WriteClkCount\(1),
	datac => \VDU|ps2WriteByte\(3),
	datad => \VDU|ps2WriteClkCount\(0),
	combout => \VDU|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y1_N0
\VDU|ps2DataOut~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~1_combout\ = (!\VDU|ps2WriteClkCount\(3) & ((\VDU|ps2WriteClkCount\(2) & ((\VDU|Mux16~0_combout\))) # (!\VDU|ps2WriteClkCount\(2) & (\VDU|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(2),
	datab => \VDU|ps2WriteClkCount\(3),
	datac => \VDU|Mux16~2_combout\,
	datad => \VDU|Mux16~0_combout\,
	combout => \VDU|ps2DataOut~1_combout\);

-- Location: LCCOMB_X21_Y1_N26
\VDU|ps2DataOut~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~3_combout\ = (!\VDU|ps2WriteClkCount\(4) & ((\VDU|ps2DataOut~1_combout\) # ((\VDU|ps2DataOut~2_combout\ & \VDU|ps2WriteClkCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2WriteClkCount\(4),
	datab => \VDU|ps2DataOut~2_combout\,
	datac => \VDU|ps2DataOut~1_combout\,
	datad => \VDU|ps2WriteClkCount\(3),
	combout => \VDU|ps2DataOut~3_combout\);

-- Location: LCCOMB_X21_Y1_N14
\VDU|ps2DataOut~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~5_combout\ = (\VDU|ps2DataOut~3_combout\) # ((!\VDU|ps2DataOut~4_combout\ & ((\VDU|Equal29~1_combout\) # (!\VDU|ps2DataOut~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2DataOut~4_combout\,
	datab => \VDU|ps2DataOut~regout\,
	datac => \VDU|Equal29~1_combout\,
	datad => \VDU|ps2DataOut~3_combout\,
	combout => \VDU|ps2DataOut~5_combout\);

-- Location: LCCOMB_X21_Y1_N10
\VDU|ps2DataOut~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~7_combout\ = (\VDU|ps2DataOut~6_combout\ & (((\VDU|ps2DataOut~5_combout\ & !\VDU|kbd_ctl~11_combout\)))) # (!\VDU|ps2DataOut~6_combout\ & (!\VDU|ps2DataOut~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2DataOut~6_combout\,
	datab => \VDU|ps2DataOut~regout\,
	datac => \VDU|ps2DataOut~5_combout\,
	datad => \VDU|kbd_ctl~11_combout\,
	combout => \VDU|ps2DataOut~7_combout\);

-- Location: LCCOMB_X21_Y1_N2
\VDU|ps2DataOut~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2DataOut~8_combout\ = (!\VDU|ps2DataOut~0_combout\ & (((\VDU|LessThan16~2_combout\ & \VDU|n_kbWR~regout\)) # (!\VDU|ps2DataOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan16~2_combout\,
	datab => \VDU|n_kbWR~regout\,
	datac => \VDU|ps2DataOut~0_combout\,
	datad => \VDU|ps2DataOut~7_combout\,
	combout => \VDU|ps2DataOut~8_combout\);

-- Location: LCFF_X21_Y1_N3
\VDU|ps2DataOut\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2DataOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2DataOut~regout\);

-- Location: LCCOMB_X19_Y8_N6
\CPU|BAH[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[1]~feeder_combout\ = \CPU|BAH[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAH[1]~1_combout\,
	combout => \CPU|BAH[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N2
\CPU|BAH[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[0]~feeder_combout\ = \CPU|BAH[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAH[0]~0_combout\,
	combout => \CPU|BAH[0]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N0
\UART|rxReadPointer[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[0]~8_combout\ = \UART|rxReadPointer\(0) $ (VCC)
-- \UART|rxReadPointer[0]~9\ = CARRY(\UART|rxReadPointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxReadPointer\(0),
	datad => VCC,
	combout => \UART|rxReadPointer[0]~8_combout\,
	cout => \UART|rxReadPointer[0]~9\);

-- Location: LCCOMB_X24_Y7_N2
\CPU|mcode|Mux142~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux142~2_combout\ = (\CPU|IR\(5) & (!\CPU|IR\(6) & (\CPU|IR\(7) $ (!\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux142~2_combout\);

-- Location: LCCOMB_X13_Y7_N6
\CPU|mcode|Mux105~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~2_combout\ = (!\CPU|IR\(2) & !\CPU|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(2),
	datad => \CPU|IR\(0),
	combout => \CPU|mcode|Mux105~2_combout\);

-- Location: LCCOMB_X17_Y7_N18
\CPU|mcode|Mux110~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~3_combout\ = (!\CPU|IR\(5) & \CPU|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(5),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux110~3_combout\);

-- Location: LCCOMB_X17_Y7_N16
\CPU|mcode|Mux108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux108~1_combout\ = (\CPU|mcode|Mux37~1_combout\ & (\CPU|mcode|Mux105~2_combout\ & (!\CPU|IR\(6) & !\CPU|mcode|Mux110~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~1_combout\,
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux110~3_combout\,
	combout => \CPU|mcode|Mux108~1_combout\);

-- Location: LCCOMB_X15_Y10_N20
\CPU|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux61~1_combout\ = (\CPU|BAH\(7) & \CPU|Set_Addr_To_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAH\(7),
	datac => \CPU|Set_Addr_To_r\(0),
	combout => \CPU|Mux61~1_combout\);

-- Location: LCCOMB_X15_Y10_N14
\CPU|Mux61\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux61~combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux61~1_combout\))) # (!\CPU|Set_Addr_To_r\(1) & (\CPU|Mux61~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux61~0_combout\,
	datac => \CPU|Mux61~1_combout\,
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux61~combout\);

-- Location: LCCOMB_X20_Y5_N16
\VDU|kbBuffer~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~111_combout\ = (\VDU|kbd_ctl~3_combout\) # (\VDU|ps2ConvertedByte\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~3_combout\,
	datad => \VDU|ps2ConvertedByte\(2),
	combout => \VDU|kbBuffer~111_combout\);

-- Location: LCCOMB_X20_Y2_N10
\VDU|Equal22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal22~0_combout\ = (!\VDU|ps2Byte\(2) & (\VDU|Mux2~0_combout\ & (\VDU|ps2Byte\(7) & \VDU|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux2~0_combout\,
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Mux3~0_combout\,
	combout => \VDU|Equal22~0_combout\);

-- Location: LCCOMB_X24_Y1_N22
\VDU|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~5_combout\ = (\VDU|ps2Byte\(4) & ((\VDU|ps2Shift~regout\ & ((\VDU|ps2Byte\(6)) # (!\VDU|ps2Byte\(5)))) # (!\VDU|ps2Shift~regout\ & ((\VDU|ps2Byte\(5)) # (!\VDU|ps2Byte\(6)))))) # (!\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(6) $ (\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux3~5_combout\);

-- Location: LCCOMB_X24_Y1_N4
\VDU|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~2_combout\ = (\VDU|ps2Byte\(5) & (!\VDU|ps2Byte\(4) & ((\VDU|ps2Shift~regout\) # (\VDU|ps2Byte\(6))))) # (!\VDU|ps2Byte\(5) & (((\VDU|ps2Shift~regout\ & \VDU|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux3~2_combout\);

-- Location: LCCOMB_X24_Y1_N6
\VDU|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~3_combout\ = (\VDU|ps2Byte\(0)) # ((!\VDU|ps2Byte\(6) & \VDU|ps2Byte\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux3~3_combout\);

-- Location: LCCOMB_X24_Y1_N12
\VDU|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~4_combout\ = (\VDU|Mux3~3_combout\ & (\VDU|ps2Byte\(3))) # (!\VDU|Mux3~3_combout\ & (\VDU|ps2Byte\(4) $ (((\VDU|ps2Byte\(3)) # (!\VDU|ps2Byte\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(4),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|Mux3~3_combout\,
	combout => \VDU|Mux3~4_combout\);

-- Location: LCCOMB_X24_Y1_N0
\VDU|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~6_combout\ = (\VDU|ps2Byte\(0) & ((\VDU|Mux3~4_combout\ & (\VDU|Mux3~5_combout\)) # (!\VDU|Mux3~4_combout\ & ((!\VDU|Mux3~2_combout\))))) # (!\VDU|ps2Byte\(0) & (((\VDU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(0),
	datab => \VDU|Mux3~5_combout\,
	datac => \VDU|Mux3~2_combout\,
	datad => \VDU|Mux3~4_combout\,
	combout => \VDU|Mux3~6_combout\);

-- Location: LCCOMB_X24_Y1_N8
\VDU|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~16_combout\ = (\VDU|ps2Shift~regout\ & ((\VDU|ps2Byte\(4) & ((!\VDU|ps2Byte\(5)))) # (!\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(6)) # (\VDU|ps2Byte\(5)))))) # (!\VDU|ps2Shift~regout\ & (\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(4) $ (\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux3~16_combout\);

-- Location: LCCOMB_X24_Y1_N18
\VDU|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~15_combout\ = (\VDU|ps2Shift~regout\ & (!\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(6) & !\VDU|ps2Byte\(5)))) # (!\VDU|ps2Shift~regout\ & (!\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(4)) # (\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux3~15_combout\);

-- Location: LCCOMB_X24_Y1_N2
\VDU|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~17_combout\ = (!\VDU|ps2Byte\(0) & ((\VDU|ps2Byte\(3) & ((\VDU|Mux3~15_combout\))) # (!\VDU|ps2Byte\(3) & (!\VDU|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|Mux3~16_combout\,
	datad => \VDU|Mux3~15_combout\,
	combout => \VDU|Mux3~17_combout\);

-- Location: LCCOMB_X24_Y2_N0
\VDU|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~18_combout\ = (\VDU|Mux3~17_combout\) # ((\VDU|ps2Byte\(0) & \VDU|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|Mux3~1_combout\,
	datad => \VDU|Mux3~17_combout\,
	combout => \VDU|Mux3~18_combout\);

-- Location: LCCOMB_X22_Y2_N26
\VDU|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~12_combout\ = (\VDU|ps2Byte\(0) & ((\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(6)))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Shift~regout\) # (!\VDU|ps2Byte\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Shift~regout\,
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux3~12_combout\);

-- Location: LCCOMB_X22_Y2_N20
\VDU|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~13_combout\ = (\VDU|Mux3~0_combout\) # ((!\VDU|ps2Byte\(4) & \VDU|Mux3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|Mux3~0_combout\,
	datad => \VDU|Mux3~12_combout\,
	combout => \VDU|Mux3~13_combout\);

-- Location: LCCOMB_X25_Y3_N12
\VDU|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~8_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(5))) # (!\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux3~8_combout\);

-- Location: LCCOMB_X25_Y3_N14
\VDU|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~9_combout\ = (\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(3))) # (!\VDU|ps2Byte\(6) & ((\VDU|ps2Byte\(5) & ((!\VDU|Mux3~8_combout\))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(3)) # (\VDU|Mux3~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|Mux3~8_combout\,
	combout => \VDU|Mux3~9_combout\);

-- Location: LCCOMB_X25_Y3_N24
\VDU|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~10_combout\ = (\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(0) $ (\VDU|ps2Byte\(4))))) # (!\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(0) & ((\VDU|ps2Byte\(4)))) # (!\VDU|ps2Byte\(0) & (\VDU|ps2Shift~regout\ & !\VDU|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|ps2Byte\(0),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux3~10_combout\);

-- Location: LCCOMB_X25_Y3_N18
\VDU|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~7_combout\ = (\VDU|ps2Byte\(5) & \VDU|ps2Byte\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(4),
	combout => \VDU|Mux3~7_combout\);

-- Location: LCCOMB_X25_Y3_N10
\VDU|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~11_combout\ = (\VDU|ps2Byte\(6) & ((\VDU|Mux3~9_combout\ & (\VDU|Mux3~10_combout\)) # (!\VDU|Mux3~9_combout\ & ((\VDU|Mux3~7_combout\))))) # (!\VDU|ps2Byte\(6) & (\VDU|Mux3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|Mux3~9_combout\,
	datac => \VDU|Mux3~10_combout\,
	datad => \VDU|Mux3~7_combout\,
	combout => \VDU|Mux3~11_combout\);

-- Location: LCCOMB_X25_Y2_N12
\VDU|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~14_combout\ = (\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(1))) # (!\VDU|ps2Byte\(2) & ((\VDU|ps2Byte\(1) & ((\VDU|Mux3~11_combout\))) # (!\VDU|ps2Byte\(1) & (\VDU|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|Mux3~13_combout\,
	datad => \VDU|Mux3~11_combout\,
	combout => \VDU|Mux3~14_combout\);

-- Location: LCCOMB_X25_Y2_N22
\VDU|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux3~19_combout\ = (\VDU|ps2Byte\(2) & ((\VDU|Mux3~14_combout\ & ((\VDU|Mux3~18_combout\))) # (!\VDU|Mux3~14_combout\ & (\VDU|Mux3~6_combout\)))) # (!\VDU|ps2Byte\(2) & (((\VDU|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux3~6_combout\,
	datac => \VDU|Mux3~18_combout\,
	datad => \VDU|Mux3~14_combout\,
	combout => \VDU|Mux3~19_combout\);

-- Location: LCCOMB_X24_Y2_N26
\VDU|ps2ConvertedByte~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~8_combout\ = (\VDU|LessThan19~0_combout\ & ((\VDU|Mux7~0_combout\) # ((!\VDU|ps2Byte\(7) & \VDU|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan19~0_combout\,
	datab => \VDU|Mux7~0_combout\,
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Mux3~19_combout\,
	combout => \VDU|ps2ConvertedByte~8_combout\);

-- Location: LCFF_X24_Y2_N27
\VDU|ps2ConvertedByte[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~8_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(4));

-- Location: LCCOMB_X20_Y2_N0
\VDU|kbInPointer[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer[0]~8_combout\ = (!\VDU|Equal18~2_combout\ & (((\VDU|ps2ConvertedByte\(4)) # (!\VDU|kbd_ctl~4_combout\)) # (!\VDU|kbd_ctl~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~5_combout\,
	datab => \VDU|ps2ConvertedByte\(4),
	datac => \VDU|kbd_ctl~4_combout\,
	datad => \VDU|Equal18~2_combout\,
	combout => \VDU|kbInPointer[0]~8_combout\);

-- Location: LCCOMB_X19_Y5_N20
\VDU|kbInPointer[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer[0]~9_combout\ = (\VDU|Equal14~0_combout\ & (!\VDU|Equal22~0_combout\ & (\VDU|ps2WriteByte[2]~2_combout\ & \VDU|kbInPointer[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal22~0_combout\,
	datac => \VDU|ps2WriteByte[2]~2_combout\,
	datad => \VDU|kbInPointer[0]~8_combout\,
	combout => \VDU|kbInPointer[0]~9_combout\);

-- Location: LCCOMB_X19_Y5_N22
\VDU|kbBuffer~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~101_combout\ = (!\VDU|Equal17~3_combout\ & (\VDU|kbd_ctl~9_combout\ & (\VDU|kbInPointer[0]~9_combout\ & \VDU|kbWriteTimer[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal17~3_combout\,
	datab => \VDU|kbd_ctl~9_combout\,
	datac => \VDU|kbInPointer[0]~9_combout\,
	datad => \VDU|kbWriteTimer[12]~0_combout\,
	combout => \VDU|kbBuffer~101_combout\);

-- Location: LCCOMB_X19_Y5_N4
\VDU|kbInPointer~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer~12_combout\ = (\VDU|kbBuffer~101_combout\ & (\VDU|kbInPointer\(0) $ (\VDU|kbInPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datac => \VDU|kbInPointer\(1),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbInPointer~12_combout\);

-- Location: LCCOMB_X19_Y5_N8
\VDU|kbInPointer[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer[0]~10_combout\ = (\VDU|func_reset~regout\) # ((\VDU|kbInPointer[0]~9_combout\ & \VDU|n_kbWR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|func_reset~regout\,
	datac => \VDU|kbInPointer[0]~9_combout\,
	datad => \VDU|n_kbWR~0_combout\,
	combout => \VDU|kbInPointer[0]~10_combout\);

-- Location: LCFF_X19_Y5_N5
\VDU|kbInPointer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbInPointer~12_combout\,
	ena => \VDU|kbInPointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbInPointer\(1));

-- Location: LCCOMB_X19_Y5_N0
\VDU|kbInPointer~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer~13_combout\ = (\VDU|kbBuffer~101_combout\ & (\VDU|kbInPointer\(2) $ (((\VDU|kbInPointer\(0) & \VDU|kbInPointer\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbInPointer~13_combout\);

-- Location: LCFF_X19_Y5_N1
\VDU|kbInPointer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbInPointer~13_combout\,
	ena => \VDU|kbInPointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbInPointer\(2));

-- Location: LCCOMB_X19_Y5_N12
\VDU|kbBuffer~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~105_combout\ = (\VDU|kbInPointer\(0) & (!\VDU|kbInPointer\(1) & (\VDU|kbInPointer\(2) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~105_combout\);

-- Location: LCFF_X15_Y5_N21
\VDU|kbBuffer~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~48_regout\);

-- Location: LCCOMB_X19_Y5_N26
\VDU|kbBuffer~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~117_combout\ = (\VDU|kbInPointer\(0) & (\VDU|kbInPointer\(1) & (\VDU|kbInPointer\(2) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~117_combout\);

-- Location: LCFF_X14_Y5_N5
\VDU|kbBuffer~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~62_regout\);

-- Location: LCCOMB_X15_Y5_N26
\VDU|kbBuffer~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~106_combout\ = (!\VDU|kbInPointer\(0) & (\VDU|kbInPointer\(1) & (\VDU|kbInPointer\(2) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~106_combout\);

-- Location: LCFF_X15_Y5_N11
\VDU|kbBuffer~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~55_regout\);

-- Location: LCCOMB_X19_Y5_N14
\VDU|kbReadPointer[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbReadPointer[0]~1_combout\ = \VDU|kbReadPointer\(0) $ (((\VDU|Equal7~1_combout\ & \CPU|Mux76~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal7~1_combout\,
	datac => \VDU|kbReadPointer\(0),
	datad => \CPU|Mux76~1_combout\,
	combout => \VDU|kbReadPointer[0]~1_combout\);

-- Location: LCCOMB_X17_Y4_N22
\CPU|mcode|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~0_combout\ = (!\CPU|MCycle\(2) & ((\CPU|IR\(1) & ((\CPU|IR\(4)))) # (!\CPU|IR\(1) & (!\CPU|IR\(7) & !\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux48~0_combout\);

-- Location: LCCOMB_X14_Y4_N10
\CPU|mcode|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~4_combout\ = (\CPU|IR\(3) & (!\CPU|IR\(2) & ((\CPU|IR\(6)) # (!\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(4),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux48~4_combout\);

-- Location: LCCOMB_X17_Y4_N24
\CPU|mcode|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~1_combout\ = (\CPU|MCycle\(1)) # ((!\CPU|MCycle\(0) & !\CPU|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux48~1_combout\);

-- Location: LCCOMB_X17_Y4_N26
\CPU|mcode|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~2_combout\ = (\CPU|mcode|Mux105~3_combout\ & (!\CPU|IR\(6) & (\CPU|mcode|Mux48~1_combout\ & !\CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~3_combout\,
	datab => \CPU|IR\(6),
	datac => \CPU|mcode|Mux48~1_combout\,
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux48~2_combout\);

-- Location: LCCOMB_X17_Y4_N30
\CPU|mcode|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux48~5_combout\ = (\CPU|mcode|Mux48~0_combout\ & ((\CPU|mcode|Mux48~2_combout\) # ((\CPU|mcode|Mux48~3_combout\ & \CPU|mcode|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux48~3_combout\,
	datab => \CPU|mcode|Mux48~0_combout\,
	datac => \CPU|mcode|Mux48~4_combout\,
	datad => \CPU|mcode|Mux48~2_combout\,
	combout => \CPU|mcode|Mux48~5_combout\);

-- Location: LCCOMB_X18_Y10_N16
\CPU|mcode|Mux110~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~18_combout\ = (\CPU|IR\(1)) # (\CPU|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux110~18_combout\);

-- Location: LCCOMB_X17_Y4_N8
\CPU|mcode|Mux102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~0_combout\ = (\CPU|IR\(0) & (\CPU|IR\(3))) # (!\CPU|IR\(0) & (\CPU|mcode|Mux48~5_combout\ & ((\CPU|IR\(3)) # (!\CPU|mcode|Mux110~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux48~5_combout\,
	datac => \CPU|mcode|Mux110~18_combout\,
	datad => \CPU|IR\(0),
	combout => \CPU|mcode|Mux102~0_combout\);

-- Location: LCCOMB_X17_Y5_N16
\CPU|mcode|Mux102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~1_combout\ = (\CPU|mcode|Mux37~2_combout\ & (\CPU|IR\(4) & \CPU|mcode|Mux62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux62~1_combout\,
	combout => \CPU|mcode|Mux102~1_combout\);

-- Location: LCCOMB_X17_Y4_N18
\CPU|mcode|Mux79~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux79~4_combout\ = (\CPU|mcode|Mux62~1_combout\ & (\CPU|MCycle\(2) & (\CPU|MCycle\(0) & !\CPU|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux62~1_combout\,
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux79~4_combout\);

-- Location: LCCOMB_X17_Y4_N14
\CPU|mcode|Mux102~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~2_combout\ = (\CPU|IR\(0) & ((\CPU|mcode|Mux102~0_combout\ & (\CPU|mcode|Mux102~1_combout\)) # (!\CPU|mcode|Mux102~0_combout\ & ((\CPU|mcode|Mux79~4_combout\))))) # (!\CPU|IR\(0) & (\CPU|mcode|Mux102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|Mux102~0_combout\,
	datac => \CPU|mcode|Mux102~1_combout\,
	datad => \CPU|mcode|Mux79~4_combout\,
	combout => \CPU|mcode|Mux102~2_combout\);

-- Location: LCCOMB_X17_Y7_N10
\CPU|mcode|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~1_combout\ = (!\CPU|MCycle\(2) & (!\CPU|MCycle\(1) & !\CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux37~1_combout\);

-- Location: LCCOMB_X14_Y4_N24
\CPU|mcode|Mux74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux74~0_combout\ = (\CPU|MCycle\(1) & !\CPU|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux74~0_combout\);

-- Location: LCCOMB_X17_Y5_N4
\CPU|mcode|Mux102~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~3_combout\ = (\CPU|mcode|process_0~0_combout\ & (((\CPU|mcode|Mux74~0_combout\)))) # (!\CPU|mcode|process_0~0_combout\ & (\CPU|mcode|Mux37~1_combout\ & ((\CPU|mcode|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~0_combout\,
	datab => \CPU|mcode|Mux37~1_combout\,
	datac => \CPU|mcode|Mux74~0_combout\,
	datad => \CPU|mcode|Mux62~1_combout\,
	combout => \CPU|mcode|Mux102~3_combout\);

-- Location: LCCOMB_X17_Y5_N26
\CPU|mcode|Mux75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux75~0_combout\ = (\CPU|MCycle\(1) & ((\CPU|MCycle\(0)) # (\CPU|MCycle\(2)))) # (!\CPU|MCycle\(1) & ((!\CPU|MCycle\(2)) # (!\CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux75~0_combout\);

-- Location: LCCOMB_X12_Y7_N24
\CPU|mcode|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~0_combout\ = (\CPU|MCycle\(1) & (\CPU|MCycle\(0) & !\CPU|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datac => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux37~0_combout\);

-- Location: LCCOMB_X17_Y5_N18
\CPU|mcode|Write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Write~1_combout\ = (\CPU|mcode|process_0~0_combout\ & (!\CPU|mcode|Mux75~0_combout\)) # (!\CPU|mcode|process_0~0_combout\ & (((\CPU|mcode|Mux37~0_combout\ & \CPU|mcode|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~0_combout\,
	datab => \CPU|mcode|Mux75~0_combout\,
	datac => \CPU|mcode|Mux37~0_combout\,
	datad => \CPU|mcode|Mux62~1_combout\,
	combout => \CPU|mcode|Write~1_combout\);

-- Location: LCCOMB_X17_Y5_N14
\CPU|mcode|Mux102~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~4_combout\ = (\CPU|IR\(3) & (((\CPU|IR\(4)) # (\CPU|mcode|Write~1_combout\)))) # (!\CPU|IR\(3) & (\CPU|mcode|Mux102~3_combout\ & (!\CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux102~3_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Write~1_combout\,
	combout => \CPU|mcode|Mux102~4_combout\);

-- Location: LCCOMB_X17_Y5_N8
\CPU|mcode|Mux102~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux102~5_combout\ = (\CPU|IR\(4) & ((\CPU|mcode|Mux102~4_combout\ & (\CPU|mcode|Write~2_combout\)) # (!\CPU|mcode|Mux102~4_combout\ & ((\CPU|mcode|Write~1_combout\))))) # (!\CPU|IR\(4) & (((\CPU|mcode|Mux102~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Write~2_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|Mux102~4_combout\,
	datad => \CPU|mcode|Write~1_combout\,
	combout => \CPU|mcode|Mux102~5_combout\);

-- Location: LCCOMB_X15_Y9_N10
\CPU|R_W_n_i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|R_W_n_i~0_combout\ = (\CPU|RstCycle~regout\ & ((\CPU|IR\(2) & ((\CPU|mcode|Mux102~5_combout\))) # (!\CPU|IR\(2) & (\CPU|mcode|Mux102~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|RstCycle~regout\,
	datab => \CPU|mcode|Mux102~2_combout\,
	datac => \CPU|IR\(2),
	datad => \CPU|mcode|Mux102~5_combout\,
	combout => \CPU|R_W_n_i~0_combout\);

-- Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_n_reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_n_reset,
	combout => \i_n_reset~combout\);

-- Location: LCCOMB_X15_Y3_N20
\DebounceResetSwitch|dly1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dly1~0_combout\ = !\i_n_reset~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_n_reset~combout\,
	combout => \DebounceResetSwitch|dly1~0_combout\);

-- Location: LCCOMB_X15_Y4_N8
\DebounceResetSwitch|dig_counter[0]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[0]~51_combout\ = !\DebounceResetSwitch|dig_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceResetSwitch|dig_counter\(0),
	combout => \DebounceResetSwitch|dig_counter[0]~51_combout\);

-- Location: LCFF_X15_Y4_N9
\DebounceResetSwitch|dig_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(0));

-- Location: LCCOMB_X15_Y4_N16
\DebounceResetSwitch|dig_counter[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[1]~17_combout\ = (\DebounceResetSwitch|dig_counter\(1) & (\DebounceResetSwitch|dig_counter\(0) $ (VCC))) # (!\DebounceResetSwitch|dig_counter\(1) & (\DebounceResetSwitch|dig_counter\(0) & VCC))
-- \DebounceResetSwitch|dig_counter[1]~18\ = CARRY((\DebounceResetSwitch|dig_counter\(1) & \DebounceResetSwitch|dig_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(1),
	datab => \DebounceResetSwitch|dig_counter\(0),
	datad => VCC,
	combout => \DebounceResetSwitch|dig_counter[1]~17_combout\,
	cout => \DebounceResetSwitch|dig_counter[1]~18\);

-- Location: LCCOMB_X15_Y4_N18
\DebounceResetSwitch|dig_counter[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[2]~19_combout\ = (\DebounceResetSwitch|dig_counter\(2) & (!\DebounceResetSwitch|dig_counter[1]~18\)) # (!\DebounceResetSwitch|dig_counter\(2) & ((\DebounceResetSwitch|dig_counter[1]~18\) # (GND)))
-- \DebounceResetSwitch|dig_counter[2]~20\ = CARRY((!\DebounceResetSwitch|dig_counter[1]~18\) # (!\DebounceResetSwitch|dig_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(2),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[1]~18\,
	combout => \DebounceResetSwitch|dig_counter[2]~19_combout\,
	cout => \DebounceResetSwitch|dig_counter[2]~20\);

-- Location: LCFF_X15_Y4_N19
\DebounceResetSwitch|dig_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(2));

-- Location: LCCOMB_X15_Y4_N22
\DebounceResetSwitch|dig_counter[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[4]~23_combout\ = (\DebounceResetSwitch|dig_counter\(4) & (!\DebounceResetSwitch|dig_counter[3]~22\)) # (!\DebounceResetSwitch|dig_counter\(4) & ((\DebounceResetSwitch|dig_counter[3]~22\) # (GND)))
-- \DebounceResetSwitch|dig_counter[4]~24\ = CARRY((!\DebounceResetSwitch|dig_counter[3]~22\) # (!\DebounceResetSwitch|dig_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(4),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[3]~22\,
	combout => \DebounceResetSwitch|dig_counter[4]~23_combout\,
	cout => \DebounceResetSwitch|dig_counter[4]~24\);

-- Location: LCFF_X15_Y4_N23
\DebounceResetSwitch|dig_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(4));

-- Location: LCCOMB_X15_Y4_N26
\DebounceResetSwitch|dig_counter[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[6]~27_combout\ = (\DebounceResetSwitch|dig_counter\(6) & (!\DebounceResetSwitch|dig_counter[5]~26\)) # (!\DebounceResetSwitch|dig_counter\(6) & ((\DebounceResetSwitch|dig_counter[5]~26\) # (GND)))
-- \DebounceResetSwitch|dig_counter[6]~28\ = CARRY((!\DebounceResetSwitch|dig_counter[5]~26\) # (!\DebounceResetSwitch|dig_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(6),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[5]~26\,
	combout => \DebounceResetSwitch|dig_counter[6]~27_combout\,
	cout => \DebounceResetSwitch|dig_counter[6]~28\);

-- Location: LCFF_X15_Y4_N27
\DebounceResetSwitch|dig_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(6));

-- Location: LCCOMB_X15_Y4_N28
\DebounceResetSwitch|dig_counter[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[7]~29_combout\ = (\DebounceResetSwitch|dig_counter\(7) & (\DebounceResetSwitch|dig_counter[6]~28\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(7) & (!\DebounceResetSwitch|dig_counter[6]~28\ & VCC))
-- \DebounceResetSwitch|dig_counter[7]~30\ = CARRY((\DebounceResetSwitch|dig_counter\(7) & !\DebounceResetSwitch|dig_counter[6]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(7),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[6]~28\,
	combout => \DebounceResetSwitch|dig_counter[7]~29_combout\,
	cout => \DebounceResetSwitch|dig_counter[7]~30\);

-- Location: LCFF_X15_Y4_N29
\DebounceResetSwitch|dig_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(7));

-- Location: LCCOMB_X15_Y4_N30
\DebounceResetSwitch|dig_counter[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[8]~31_combout\ = (\DebounceResetSwitch|dig_counter\(8) & (!\DebounceResetSwitch|dig_counter[7]~30\)) # (!\DebounceResetSwitch|dig_counter\(8) & ((\DebounceResetSwitch|dig_counter[7]~30\) # (GND)))
-- \DebounceResetSwitch|dig_counter[8]~32\ = CARRY((!\DebounceResetSwitch|dig_counter[7]~30\) # (!\DebounceResetSwitch|dig_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(8),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[7]~30\,
	combout => \DebounceResetSwitch|dig_counter[8]~31_combout\,
	cout => \DebounceResetSwitch|dig_counter[8]~32\);

-- Location: LCFF_X15_Y4_N31
\DebounceResetSwitch|dig_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(8));

-- Location: LCCOMB_X15_Y3_N0
\DebounceResetSwitch|dig_counter[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[9]~33_combout\ = (\DebounceResetSwitch|dig_counter\(9) & (\DebounceResetSwitch|dig_counter[8]~32\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(9) & (!\DebounceResetSwitch|dig_counter[8]~32\ & VCC))
-- \DebounceResetSwitch|dig_counter[9]~34\ = CARRY((\DebounceResetSwitch|dig_counter\(9) & !\DebounceResetSwitch|dig_counter[8]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(9),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[8]~32\,
	combout => \DebounceResetSwitch|dig_counter[9]~33_combout\,
	cout => \DebounceResetSwitch|dig_counter[9]~34\);

-- Location: LCFF_X15_Y3_N1
\DebounceResetSwitch|dig_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(9));

-- Location: LCCOMB_X15_Y3_N2
\DebounceResetSwitch|dig_counter[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[10]~35_combout\ = (\DebounceResetSwitch|dig_counter\(10) & (!\DebounceResetSwitch|dig_counter[9]~34\)) # (!\DebounceResetSwitch|dig_counter\(10) & ((\DebounceResetSwitch|dig_counter[9]~34\) # (GND)))
-- \DebounceResetSwitch|dig_counter[10]~36\ = CARRY((!\DebounceResetSwitch|dig_counter[9]~34\) # (!\DebounceResetSwitch|dig_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(10),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[9]~34\,
	combout => \DebounceResetSwitch|dig_counter[10]~35_combout\,
	cout => \DebounceResetSwitch|dig_counter[10]~36\);

-- Location: LCFF_X15_Y3_N3
\DebounceResetSwitch|dig_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(10));

-- Location: LCCOMB_X15_Y3_N4
\DebounceResetSwitch|dig_counter[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[11]~37_combout\ = (\DebounceResetSwitch|dig_counter\(11) & (\DebounceResetSwitch|dig_counter[10]~36\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(11) & (!\DebounceResetSwitch|dig_counter[10]~36\ & VCC))
-- \DebounceResetSwitch|dig_counter[11]~38\ = CARRY((\DebounceResetSwitch|dig_counter\(11) & !\DebounceResetSwitch|dig_counter[10]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(11),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[10]~36\,
	combout => \DebounceResetSwitch|dig_counter[11]~37_combout\,
	cout => \DebounceResetSwitch|dig_counter[11]~38\);

-- Location: LCFF_X15_Y3_N5
\DebounceResetSwitch|dig_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(11));

-- Location: LCCOMB_X15_Y3_N8
\DebounceResetSwitch|dig_counter[13]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[13]~41_combout\ = (\DebounceResetSwitch|dig_counter\(13) & (\DebounceResetSwitch|dig_counter[12]~40\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(13) & (!\DebounceResetSwitch|dig_counter[12]~40\ & VCC))
-- \DebounceResetSwitch|dig_counter[13]~42\ = CARRY((\DebounceResetSwitch|dig_counter\(13) & !\DebounceResetSwitch|dig_counter[12]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceResetSwitch|dig_counter\(13),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[12]~40\,
	combout => \DebounceResetSwitch|dig_counter[13]~41_combout\,
	cout => \DebounceResetSwitch|dig_counter[13]~42\);

-- Location: LCFF_X15_Y3_N9
\DebounceResetSwitch|dig_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(13));

-- Location: LCCOMB_X15_Y3_N10
\DebounceResetSwitch|dig_counter[14]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[14]~43_combout\ = (\DebounceResetSwitch|dig_counter\(14) & (!\DebounceResetSwitch|dig_counter[13]~42\)) # (!\DebounceResetSwitch|dig_counter\(14) & ((\DebounceResetSwitch|dig_counter[13]~42\) # (GND)))
-- \DebounceResetSwitch|dig_counter[14]~44\ = CARRY((!\DebounceResetSwitch|dig_counter[13]~42\) # (!\DebounceResetSwitch|dig_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(14),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[13]~42\,
	combout => \DebounceResetSwitch|dig_counter[14]~43_combout\,
	cout => \DebounceResetSwitch|dig_counter[14]~44\);

-- Location: LCCOMB_X15_Y3_N12
\DebounceResetSwitch|dig_counter[15]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dig_counter[15]~45_combout\ = (\DebounceResetSwitch|dig_counter\(15) & (\DebounceResetSwitch|dig_counter[14]~44\ $ (GND))) # (!\DebounceResetSwitch|dig_counter\(15) & (!\DebounceResetSwitch|dig_counter[14]~44\ & VCC))
-- \DebounceResetSwitch|dig_counter[15]~46\ = CARRY((\DebounceResetSwitch|dig_counter\(15) & !\DebounceResetSwitch|dig_counter[14]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(15),
	datad => VCC,
	cin => \DebounceResetSwitch|dig_counter[14]~44\,
	combout => \DebounceResetSwitch|dig_counter[15]~45_combout\,
	cout => \DebounceResetSwitch|dig_counter[15]~46\);

-- Location: LCFF_X15_Y3_N15
\DebounceResetSwitch|dig_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[16]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(16));

-- Location: LCFF_X15_Y3_N13
\DebounceResetSwitch|dig_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[15]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(15));

-- Location: LCFF_X15_Y3_N11
\DebounceResetSwitch|dig_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(14));

-- Location: LCCOMB_X15_Y3_N22
\DebounceResetSwitch|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~3_combout\ = (!\DebounceResetSwitch|dig_counter\(12) & (!\DebounceResetSwitch|dig_counter\(15) & (!\DebounceResetSwitch|dig_counter\(13) & !\DebounceResetSwitch|dig_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(12),
	datab => \DebounceResetSwitch|dig_counter\(15),
	datac => \DebounceResetSwitch|dig_counter\(13),
	datad => \DebounceResetSwitch|dig_counter\(14),
	combout => \DebounceResetSwitch|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y3_N24
\DebounceResetSwitch|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~2_combout\ = (!\DebounceResetSwitch|dig_counter\(8) & (!\DebounceResetSwitch|dig_counter\(10) & (!\DebounceResetSwitch|dig_counter\(11) & !\DebounceResetSwitch|dig_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(8),
	datab => \DebounceResetSwitch|dig_counter\(10),
	datac => \DebounceResetSwitch|dig_counter\(11),
	datad => \DebounceResetSwitch|dig_counter\(9),
	combout => \DebounceResetSwitch|Equal0~2_combout\);

-- Location: LCFF_X15_Y4_N17
\DebounceResetSwitch|dig_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dig_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dig_counter\(1));

-- Location: LCCOMB_X15_Y4_N10
\DebounceResetSwitch|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~0_combout\ = (!\DebounceResetSwitch|dig_counter\(3) & (!\DebounceResetSwitch|dig_counter\(0) & (!\DebounceResetSwitch|dig_counter\(1) & !\DebounceResetSwitch|dig_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(3),
	datab => \DebounceResetSwitch|dig_counter\(0),
	datac => \DebounceResetSwitch|dig_counter\(1),
	datad => \DebounceResetSwitch|dig_counter\(2),
	combout => \DebounceResetSwitch|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y3_N28
\DebounceResetSwitch|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~4_combout\ = (\DebounceResetSwitch|Equal0~1_combout\ & (\DebounceResetSwitch|Equal0~3_combout\ & (\DebounceResetSwitch|Equal0~2_combout\ & \DebounceResetSwitch|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|Equal0~1_combout\,
	datab => \DebounceResetSwitch|Equal0~3_combout\,
	datac => \DebounceResetSwitch|Equal0~2_combout\,
	datad => \DebounceResetSwitch|Equal0~0_combout\,
	combout => \DebounceResetSwitch|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y3_N26
\DebounceResetSwitch|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|Equal0~5_combout\ = (!\DebounceResetSwitch|dig_counter\(17) & (!\DebounceResetSwitch|dig_counter\(16) & \DebounceResetSwitch|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|dig_counter\(17),
	datac => \DebounceResetSwitch|dig_counter\(16),
	datad => \DebounceResetSwitch|Equal0~4_combout\,
	combout => \DebounceResetSwitch|Equal0~5_combout\);

-- Location: LCFF_X15_Y3_N27
\DebounceResetSwitch|pulse200ms\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|pulse200ms~regout\);

-- Location: LCFF_X15_Y3_N21
\DebounceResetSwitch|dly1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dly1~0_combout\,
	ena => \DebounceResetSwitch|pulse200ms~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dly1~regout\);

-- Location: LCFF_X15_Y3_N31
\DebounceResetSwitch|dly2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \DebounceResetSwitch|dly1~regout\,
	sload => VCC,
	ena => \DebounceResetSwitch|pulse200ms~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dly2~regout\);

-- Location: LCCOMB_X14_Y3_N12
\DebounceResetSwitch|dly3~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|dly3~feeder_combout\ = \DebounceResetSwitch|dly2~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebounceResetSwitch|dly2~regout\,
	combout => \DebounceResetSwitch|dly3~feeder_combout\);

-- Location: LCFF_X14_Y3_N13
\DebounceResetSwitch|dly3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|dly3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dly3~regout\);

-- Location: LCFF_X13_Y9_N3
\DebounceResetSwitch|dly4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \DebounceResetSwitch|dly3~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|dly4~regout\);

-- Location: LCCOMB_X13_Y9_N0
\DebounceResetSwitch|o_PinOut~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebounceResetSwitch|o_PinOut~0_combout\ = (!\DebounceResetSwitch|dly3~regout\ & \DebounceResetSwitch|dly4~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceResetSwitch|dly3~regout\,
	datad => \DebounceResetSwitch|dly4~regout\,
	combout => \DebounceResetSwitch|o_PinOut~0_combout\);

-- Location: LCFF_X13_Y9_N1
\DebounceResetSwitch|o_PinOut\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \DebounceResetSwitch|o_PinOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebounceResetSwitch|o_PinOut~regout\);

-- Location: LCFF_X15_Y9_N11
\CPU|R_W_n_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|R_W_n_i~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|R_W_n_i~regout\);

-- Location: LCCOMB_X18_Y11_N22
\comb~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \comb~9\ = LCELL((\w_cpuClk~regout\) # ((!\w_n_VDUCS~0_combout\) # (!\CPU|R_W_n_i~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuClk~regout\,
	datac => \CPU|R_W_n_i~regout\,
	datad => \w_n_VDUCS~0_combout\,
	combout => \comb~9\);

-- Location: LCCOMB_X18_Y11_N14
\VDU|process_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|process_2~0_combout\ = (!\CPU|Mux76~1_combout\ & (\CPU|Mux83~4_combout\ & (\CPU|Mux84~4_combout\ & !\comb~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux76~1_combout\,
	datab => \CPU|Mux83~4_combout\,
	datac => \CPU|Mux84~4_combout\,
	datad => \comb~9\,
	combout => \VDU|process_2~0_combout\);

-- Location: LCFF_X18_Y11_N15
\VDU|func_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|func_reset~regout\);

-- Location: LCFF_X19_Y5_N15
\VDU|kbReadPointer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|kbReadPointer[0]~1_combout\,
	aclr => \VDU|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbReadPointer\(0));

-- Location: LCCOMB_X19_Y5_N28
\VDU|kbReadPointer[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbReadPointer[1]~0_combout\ = \VDU|kbReadPointer\(1) $ (((\VDU|Equal7~1_combout\ & (\VDU|kbReadPointer\(0) & \CPU|Mux76~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal7~1_combout\,
	datab => \VDU|kbReadPointer\(0),
	datac => \VDU|kbReadPointer\(1),
	datad => \CPU|Mux76~1_combout\,
	combout => \VDU|kbReadPointer[1]~0_combout\);

-- Location: LCFF_X19_Y5_N29
\VDU|kbReadPointer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|kbReadPointer[1]~0_combout\,
	aclr => \VDU|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbReadPointer\(1));

-- Location: LCCOMB_X14_Y5_N2
\VDU|kbBuffer~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~87_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~55_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~41_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~41_regout\,
	datab => \VDU|kbBuffer~55_regout\,
	datac => \VDU|kbReadPointer\(1),
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~87_combout\);

-- Location: LCCOMB_X14_Y5_N4
\VDU|kbBuffer~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~88_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~87_combout\ & ((\VDU|kbBuffer~62_regout\))) # (!\VDU|kbBuffer~87_combout\ & (\VDU|kbBuffer~48_regout\)))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~48_regout\,
	datac => \VDU|kbBuffer~62_regout\,
	datad => \VDU|kbBuffer~87_combout\,
	combout => \VDU|kbBuffer~88_combout\);

-- Location: LCCOMB_X19_Y5_N10
\VDU|kbInPointer~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbInPointer~11_combout\ = (!\VDU|kbInPointer\(0) & \VDU|kbBuffer~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|kbInPointer\(0),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbInPointer~11_combout\);

-- Location: LCFF_X19_Y5_N11
\VDU|kbInPointer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbInPointer~11_combout\,
	ena => \VDU|kbInPointer[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbInPointer\(0));

-- Location: LCCOMB_X18_Y5_N2
\VDU|kbBuffer~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~116_combout\ = (!\VDU|kbInPointer\(2) & (\VDU|kbInPointer\(1) & (\VDU|kbInPointer\(0) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(2),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(0),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~116_combout\);

-- Location: LCFF_X18_Y5_N19
\VDU|kbBuffer~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~34_regout\);

-- Location: LCCOMB_X18_Y5_N28
\VDU|kbBuffer~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~104_combout\ = (!\VDU|kbInPointer\(2) & (!\VDU|kbInPointer\(1) & (!\VDU|kbInPointer\(0) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(2),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(0),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~104_combout\);

-- Location: LCFF_X18_Y5_N25
\VDU|kbBuffer~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~13_regout\);

-- Location: LCCOMB_X20_Y5_N26
\VDU|kbBuffer~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~103_combout\ = (\VDU|kbInPointer\(0) & (!\VDU|kbInPointer\(1) & (!\VDU|kbInPointer\(2) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbInPointer\(2),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~103_combout\);

-- Location: LCFF_X20_Y5_N21
\VDU|kbBuffer~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~111_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~20_regout\);

-- Location: LCCOMB_X20_Y5_N20
\VDU|kbBuffer~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~89_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~20_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~13_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~13_regout\,
	datac => \VDU|kbBuffer~20_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~89_combout\);

-- Location: LCCOMB_X19_Y5_N16
\VDU|kbBuffer~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~90_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~89_combout\ & ((\VDU|kbBuffer~34_regout\))) # (!\VDU|kbBuffer~89_combout\ & (\VDU|kbBuffer~27_regout\)))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~27_regout\,
	datab => \VDU|kbBuffer~34_regout\,
	datac => \VDU|kbReadPointer\(1),
	datad => \VDU|kbBuffer~89_combout\,
	combout => \VDU|kbBuffer~90_combout\);

-- Location: LCCOMB_X14_Y5_N18
\VDU|dataOut~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~4_combout\ = (\CPU|Mux76~1_combout\ & ((\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~88_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(2),
	datab => \CPU|Mux76~1_combout\,
	datac => \VDU|kbBuffer~88_combout\,
	datad => \VDU|kbBuffer~90_combout\,
	combout => \VDU|dataOut~4_combout\);

-- Location: LCFF_X14_Y5_N19
\VDU|dataOut[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~4_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(2));

-- Location: LCCOMB_X13_Y8_N26
\CPU|BAL[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[7]~feeder_combout\ = \CPU|BAL[7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAL[7]~5_combout\,
	combout => \CPU|BAL[7]~feeder_combout\);

-- Location: LCFF_X24_Y9_N7
\CPU|BusB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[6]~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(6));

-- Location: LCFF_X13_Y9_N15
\CPU|BusA_r[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux46~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(6));

-- Location: LCCOMB_X25_Y7_N30
\CPU|alu|Q_t~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~4_combout\ = (\CPU|BusB\(6) & \CPU|BusA_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|BusB\(6),
	datad => \CPU|BusA_r\(6),
	combout => \CPU|alu|Q_t~4_combout\);

-- Location: LCCOMB_X17_Y9_N6
\CPU|mcode|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|process_0~0_combout\ = (!\CPU|IR\(0) & (\CPU|IR\(1) & ((\CPU|IR\(6)) # (!\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|process_0~0_combout\);

-- Location: LCCOMB_X18_Y9_N0
\CPU|mcode|Set_BusA_To~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Set_BusA_To~0_combout\ = (!\CPU|mcode|process_0~0_combout\ & ((\CPU|mcode|Mux8~0_combout\) # (!\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux8~0_combout\,
	datab => \CPU|mcode|process_0~0_combout\,
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Set_BusA_To~0_combout\);

-- Location: LCCOMB_X13_Y7_N4
\CPU|mcode|Mux110~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~7_combout\ = (!\CPU|IR\(4) & (!\CPU|IR\(5) & (\CPU|IR\(6) & !\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux110~7_combout\);

-- Location: LCCOMB_X13_Y7_N26
\CPU|mcode|Mux110~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~8_combout\ = (\CPU|IR\(0) & (((!\CPU|IR\(6) & \CPU|IR\(5))))) # (!\CPU|IR\(0) & ((\CPU|IR\(1) & (!\CPU|IR\(6))) # (!\CPU|IR\(1) & ((\CPU|IR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux110~8_combout\);

-- Location: LCCOMB_X13_Y7_N12
\CPU|mcode|Mux110~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~9_combout\ = (\CPU|mcode|process_0~0_combout\) # ((\CPU|IR\(7) & (!\CPU|mcode|Mux110~7_combout\ & \CPU|mcode|Mux110~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|mcode|Mux110~7_combout\,
	datad => \CPU|mcode|Mux110~8_combout\,
	combout => \CPU|mcode|Mux110~9_combout\);

-- Location: LCCOMB_X13_Y7_N8
\CPU|mcode|Mux110~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~10_combout\ = (!\CPU|mcode|Mux110~9_combout\ & (((!\CPU|mcode|Mux110~7_combout\) # (!\CPU|mcode|Mux105~2_combout\)) # (!\CPU|mcode|Mux37~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|mcode|Mux110~7_combout\,
	datad => \CPU|mcode|Mux110~9_combout\,
	combout => \CPU|mcode|Mux110~10_combout\);

-- Location: LCCOMB_X17_Y7_N26
\CPU|mcode|Mux124~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~5_combout\ = (!\CPU|MCycle\(1) & (\CPU|mcode|Mux105~2_combout\ & (!\CPU|MCycle\(2) & !\CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|MCycle\(2),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux124~5_combout\);

-- Location: LCCOMB_X12_Y7_N2
\CPU|mcode|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~2_combout\ = (!\CPU|MCycle\(0) & (\CPU|MCycle\(1) & !\CPU|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux37~2_combout\);

-- Location: LCCOMB_X21_Y7_N14
\CPU|mcode|Mux110~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~4_combout\ = (!\CPU|mcode|process_0~0_combout\ & (((!\CPU|IR\(5)) # (!\CPU|mcode|Mux37~2_combout\)) # (!\CPU|mcode|Mux105~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|mcode|Mux37~2_combout\,
	datac => \CPU|mcode|process_0~0_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux110~4_combout\);

-- Location: LCCOMB_X21_Y7_N28
\CPU|mcode|Mux110~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~5_combout\ = (\CPU|IR\(7) & (\CPU|mcode|Mux124~5_combout\ & ((!\CPU|IR\(6))))) # (!\CPU|IR\(7) & (((\CPU|mcode|Mux110~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux124~5_combout\,
	datac => \CPU|mcode|Mux110~4_combout\,
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux110~5_combout\);

-- Location: LCCOMB_X18_Y9_N10
\CPU|mcode|Mux110~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~6_combout\ = (\CPU|IR\(4) & (\CPU|mcode|Set_BusA_To~0_combout\)) # (!\CPU|IR\(4) & ((\CPU|mcode|Mux110~5_combout\) # ((\CPU|mcode|Set_BusA_To~0_combout\ & \CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Set_BusA_To~0_combout\,
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux110~5_combout\,
	combout => \CPU|mcode|Mux110~6_combout\);

-- Location: LCCOMB_X18_Y9_N20
\CPU|mcode|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux56~0_combout\ = (\CPU|IR\(3) & ((\CPU|IR\(1)) # ((\CPU|mcode|Mux110~6_combout\)))) # (!\CPU|IR\(3) & (!\CPU|IR\(1) & (\CPU|mcode|Mux110~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(1),
	datac => \CPU|mcode|Mux110~10_combout\,
	datad => \CPU|mcode|Mux110~6_combout\,
	combout => \CPU|mcode|Mux56~0_combout\);

-- Location: LCCOMB_X17_Y9_N30
\CPU|mcode|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux8~0_combout\ = (\CPU|IR\(0) & (((\CPU|IR\(6)) # (!\CPU|IR\(5))))) # (!\CPU|IR\(0) & ((\CPU|IR\(1) & ((\CPU|IR\(6)))) # (!\CPU|IR\(1) & (!\CPU|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(5),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y9_N18
\CPU|mcode|Mux110~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~16_combout\ = (\CPU|IR\(5) & (\CPU|mcode|Mux105~2_combout\ & (\CPU|IR\(6) & \CPU|mcode|Mux37~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|mcode|Mux105~2_combout\,
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux37~2_combout\,
	combout => \CPU|mcode|Mux110~16_combout\);

-- Location: LCCOMB_X17_Y9_N8
\CPU|mcode|Mux109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~0_combout\ = (\CPU|IR\(4) & (!\CPU|mcode|Mux110~16_combout\ & (!\CPU|mcode|Mux108~1_combout\ & !\CPU|mcode|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Mux110~16_combout\,
	datac => \CPU|mcode|Mux108~1_combout\,
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Mux109~0_combout\);

-- Location: LCCOMB_X17_Y9_N20
\CPU|mcode|Mux110~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~14_combout\ = (!\CPU|IR\(0) & (!\CPU|IR\(7) & !\CPU|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux110~14_combout\);

-- Location: LCCOMB_X17_Y9_N4
\CPU|mcode|Mux110~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~11_combout\ = (\CPU|IR\(5) & (((!\CPU|IR\(6))))) # (!\CPU|IR\(5) & (!\CPU|mcode|process_0~0_combout\ & (\CPU|mcode|Mux8~0_combout\ & \CPU|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~0_combout\,
	datab => \CPU|mcode|Mux8~0_combout\,
	datac => \CPU|IR\(5),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux110~11_combout\);

-- Location: LCCOMB_X17_Y9_N14
\CPU|mcode|Mux110~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~12_combout\ = (\CPU|IR\(7) & (\CPU|mcode|Mux110~11_combout\ & (\CPU|mcode|Mux124~5_combout\ $ (\CPU|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux124~5_combout\,
	datac => \CPU|mcode|Mux110~11_combout\,
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux110~12_combout\);

-- Location: LCCOMB_X13_Y7_N0
\CPU|mcode|Mux110~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~28_combout\ = (\CPU|IR\(6) & (\CPU|IR\(5) & ((\CPU|IR\(1)) # (\CPU|IR\(0))))) # (!\CPU|IR\(6) & (!\CPU|IR\(5) & ((\CPU|IR\(0)) # (!\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux110~28_combout\);

-- Location: LCCOMB_X17_Y9_N28
\CPU|mcode|Mux110~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~13_combout\ = (!\CPU|mcode|process_0~0_combout\ & ((\CPU|mcode|Mux110~28_combout\) # (!\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux110~28_combout\,
	combout => \CPU|mcode|Mux110~13_combout\);

-- Location: LCCOMB_X17_Y9_N2
\CPU|mcode|Mux110~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~15_combout\ = (!\CPU|IR\(4) & ((\CPU|mcode|Mux110~14_combout\) # ((\CPU|mcode|Mux110~12_combout\) # (\CPU|mcode|Mux110~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Mux110~14_combout\,
	datac => \CPU|mcode|Mux110~12_combout\,
	datad => \CPU|mcode|Mux110~13_combout\,
	combout => \CPU|mcode|Mux110~15_combout\);

-- Location: LCCOMB_X17_Y9_N26
\CPU|mcode|Mux110~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~17_combout\ = (\CPU|mcode|Mux110~15_combout\) # ((\CPU|mcode|Mux109~0_combout\ & ((\CPU|mcode|Mux8~0_combout\) # (!\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux8~0_combout\,
	datac => \CPU|mcode|Mux109~0_combout\,
	datad => \CPU|mcode|Mux110~15_combout\,
	combout => \CPU|mcode|Mux110~17_combout\);

-- Location: LCCOMB_X18_Y9_N6
\CPU|mcode|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux56~1_combout\ = (\CPU|IR\(1) & ((\CPU|mcode|Mux56~0_combout\ & ((\CPU|mcode|Mux110~17_combout\))) # (!\CPU|mcode|Mux56~0_combout\ & (\CPU|mcode|Set_BusA_To~0_combout\)))) # (!\CPU|IR\(1) & (((\CPU|mcode|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Set_BusA_To~0_combout\,
	datac => \CPU|mcode|Mux56~0_combout\,
	datad => \CPU|mcode|Mux110~17_combout\,
	combout => \CPU|mcode|Mux56~1_combout\);

-- Location: LCCOMB_X18_Y9_N30
\CPU|mcode|Mux110~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~26_combout\ = (!\CPU|IR\(4) & ((\CPU|mcode|Mux105~2_combout\ & ((\CPU|mcode|Mux56~1_combout\))) # (!\CPU|mcode|Mux105~2_combout\ & (\CPU|mcode|Set_BusA_To~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Set_BusA_To~0_combout\,
	datac => \CPU|mcode|Mux105~2_combout\,
	datad => \CPU|mcode|Mux56~1_combout\,
	combout => \CPU|mcode|Mux110~26_combout\);

-- Location: LCCOMB_X18_Y9_N22
\CPU|mcode|Mux110~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~24_combout\ = (\CPU|IR\(0) & ((\CPU|mcode|Mux37~0_combout\) # ((\CPU|mcode|Set_BusA_To~0_combout\)))) # (!\CPU|IR\(0) & (((\CPU|mcode|Mux56~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datab => \CPU|mcode|Set_BusA_To~0_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|mcode|Mux56~1_combout\,
	combout => \CPU|mcode|Mux110~24_combout\);

-- Location: LCCOMB_X18_Y9_N24
\CPU|mcode|Mux110~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~25_combout\ = (\CPU|IR\(4) & ((\CPU|mcode|Mux110~23_combout\) # ((!\CPU|IR\(2) & \CPU|mcode|Mux110~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~23_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(2),
	datad => \CPU|mcode|Mux110~24_combout\,
	combout => \CPU|mcode|Mux110~25_combout\);

-- Location: LCCOMB_X18_Y9_N8
\CPU|mcode|Mux110~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~19_combout\ = (\CPU|mcode|Mux110~18_combout\ & ((\CPU|mcode|Mux37~2_combout\) # ((\CPU|mcode|Set_BusA_To~0_combout\)))) # (!\CPU|mcode|Mux110~18_combout\ & (((\CPU|mcode|Mux56~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Set_BusA_To~0_combout\,
	datac => \CPU|mcode|Mux110~18_combout\,
	datad => \CPU|mcode|Mux56~1_combout\,
	combout => \CPU|mcode|Mux110~19_combout\);

-- Location: LCCOMB_X18_Y9_N18
\CPU|mcode|Mux110~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~21_combout\ = (!\CPU|IR\(3) & ((\CPU|mcode|Mux110~20_combout\ & (\CPU|mcode|Mux110~19_combout\)) # (!\CPU|mcode|Mux110~20_combout\ & ((\CPU|mcode|Set_BusA_To~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~20_combout\,
	datab => \CPU|IR\(3),
	datac => \CPU|mcode|Mux110~19_combout\,
	datad => \CPU|mcode|Set_BusA_To~0_combout\,
	combout => \CPU|mcode|Mux110~21_combout\);

-- Location: LCCOMB_X18_Y9_N16
\CPU|mcode|Mux110~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~27_combout\ = (\CPU|mcode|Mux110~21_combout\) # ((\CPU|IR\(3) & ((\CPU|mcode|Mux110~26_combout\) # (\CPU|mcode|Mux110~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux110~26_combout\,
	datac => \CPU|mcode|Mux110~25_combout\,
	datad => \CPU|mcode|Mux110~21_combout\,
	combout => \CPU|mcode|Mux110~27_combout\);

-- Location: LCCOMB_X13_Y9_N24
\CPU|P[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \CPU|P[4]~feeder_combout\);

-- Location: LCFF_X13_Y9_N25
\CPU|P[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(4));

-- Location: LCCOMB_X13_Y9_N4
\CPU|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux47~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & ((\CPU|P\(4)))) # (!\CPU|mcode|Mux110~27_combout\ & (\CPU|S\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(5),
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|P\(4),
	combout => \CPU|Mux47~0_combout\);

-- Location: LCCOMB_X12_Y9_N24
\CPU|mcode|Mux111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux111~1_combout\ = (\CPU|IR\(5) & (((!\CPU|IR\(6) & \CPU|IR\(3))))) # (!\CPU|IR\(5) & (\CPU|mcode|Mux37~3_combout\ & (\CPU|IR\(6) & !\CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~3_combout\,
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux111~1_combout\);

-- Location: LCCOMB_X17_Y9_N22
\CPU|mcode|Mux111~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux111~2_combout\ = (!\CPU|mcode|Mux110~18_combout\ & (\CPU|mcode|Mux111~1_combout\ & (\CPU|mcode|Mux111~0_combout\ & \CPU|mcode|Mux110~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~18_combout\,
	datab => \CPU|mcode|Mux111~1_combout\,
	datac => \CPU|mcode|Mux111~0_combout\,
	datad => \CPU|mcode|Mux110~14_combout\,
	combout => \CPU|mcode|Mux111~2_combout\);

-- Location: LCFF_X24_Y8_N13
\CPU|BusB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[3]~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(3));

-- Location: LCCOMB_X25_Y8_N26
\CPU|alu|Q_t~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~3_combout\ = (\CPU|BusB\(3) & \CPU|BusA_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusB\(3),
	datac => \CPU|BusA_r\(3),
	combout => \CPU|alu|Q_t~3_combout\);

-- Location: LCCOMB_X12_Y7_N28
\CPU|RstCycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|RstCycle~0_combout\ = (\CPU|Break~3_combout\) # ((\CPU|RstCycle~regout\) # ((\CPU|Equal14~0_combout\ & !\CPU|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal14~0_combout\,
	datab => \CPU|Break~3_combout\,
	datac => \CPU|RstCycle~regout\,
	datad => \CPU|Equal14~1_combout\,
	combout => \CPU|RstCycle~0_combout\);

-- Location: LCFF_X12_Y7_N29
\CPU|RstCycle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|RstCycle~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|RstCycle~regout\);

-- Location: LCCOMB_X12_Y9_N18
\CPU|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_0~2_combout\ = (!\CPU|IR\(4) & (!\CPU|IR\(1) & (!\CPU|IR\(6) & !\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(7),
	combout => \CPU|process_0~2_combout\);

-- Location: LCCOMB_X12_Y7_N4
\CPU|mcode|Mux144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~0_combout\ = (\CPU|MCycle\(1) & (!\CPU|MCycle\(2) & ((!\CPU|IR\(5)) # (!\CPU|MCycle\(0))))) # (!\CPU|MCycle\(1) & (\CPU|MCycle\(0) & ((\CPU|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datac => \CPU|IR\(5),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux144~0_combout\);

-- Location: LCCOMB_X12_Y9_N26
\CPU|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_0~0_combout\ = (\CPU|IR\(4) & (\CPU|IR\(1) & (\CPU|IR\(6)))) # (!\CPU|IR\(4) & (!\CPU|IR\(1) & ((!\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(7),
	combout => \CPU|process_0~0_combout\);

-- Location: LCCOMB_X12_Y9_N14
\CPU|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_0~1_combout\ = (\CPU|IR\(3) & (\CPU|process_0~0_combout\ & (\CPU|mcode|Mux37~0_combout\ & !\CPU|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|process_0~0_combout\,
	datac => \CPU|mcode|Mux37~0_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|process_0~1_combout\);

-- Location: LCCOMB_X12_Y9_N6
\CPU|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_0~3_combout\ = (\CPU|process_0~1_combout\) # ((!\CPU|IR\(3) & (\CPU|process_0~2_combout\ & \CPU|mcode|Mux144~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|process_0~2_combout\,
	datac => \CPU|mcode|Mux144~0_combout\,
	datad => \CPU|process_0~1_combout\,
	combout => \CPU|process_0~3_combout\);

-- Location: LCCOMB_X12_Y9_N30
\CPU|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_0~4_combout\ = (!\CPU|IR\(0) & (\CPU|mcode|Mux111~0_combout\ & (\CPU|RstCycle~regout\ & \CPU|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|Mux111~0_combout\,
	datac => \CPU|RstCycle~regout\,
	datad => \CPU|process_0~3_combout\,
	combout => \CPU|process_0~4_combout\);

-- Location: LCCOMB_X14_Y9_N12
\CPU|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~0_combout\ = \CPU|S\(0) $ (VCC)
-- \CPU|Add2~1\ = CARRY(\CPU|S\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|S\(0),
	datad => VCC,
	combout => \CPU|Add2~0_combout\,
	cout => \CPU|Add2~1\);

-- Location: LCCOMB_X17_Y9_N24
\CPU|mcode|Mux137~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux137~0_combout\ = (\CPU|IR\(7) & !\CPU|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux137~0_combout\);

-- Location: LCCOMB_X24_Y7_N26
\CPU|mcode|Mux132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux132~0_combout\ = ((!\CPU|IR\(6) & ((\CPU|IR\(5)) # (!\CPU|Equal9~6_combout\)))) # (!\CPU|mcode|Mux137~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~6_combout\,
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(5),
	datad => \CPU|mcode|Mux137~0_combout\,
	combout => \CPU|mcode|Mux132~0_combout\);

-- Location: LCCOMB_X24_Y7_N12
\CPU|mcode|Mux136~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux136~0_combout\ = (\CPU|IR\(6)) # ((\CPU|Equal9~4_combout\ & !\CPU|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Equal9~4_combout\,
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux136~0_combout\);

-- Location: LCCOMB_X24_Y7_N10
\CPU|ALU_Op_r[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|ALU_Op_r[1]~0_combout\ = (\CPU|IR\(1) & ((\CPU|mcode|Mux136~0_combout\))) # (!\CPU|IR\(1) & (!\CPU|mcode|Mux132~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux132~0_combout\,
	datad => \CPU|mcode|Mux136~0_combout\,
	combout => \CPU|ALU_Op_r[1]~0_combout\);

-- Location: LCFF_X24_Y7_N11
\CPU|ALU_Op_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|ALU_Op_r[1]~0_combout\,
	sdata => \CPU|IR\(6),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|IR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ALU_Op_r\(1));

-- Location: LCFF_X24_Y9_N17
\CPU|BusB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[5]~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(5));

-- Location: LCFF_X24_Y9_N5
\CPU|BusB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[4]~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(4));

-- Location: LCCOMB_X24_Y7_N30
\CPU|mcode|Mux137~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux137~1_combout\ = (\CPU|IR\(6) & (\CPU|IR\(5))) # (!\CPU|IR\(6) & (\CPU|IR\(7) $ (((!\CPU|IR\(5) & \CPU|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(7),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux137~1_combout\);

-- Location: LCCOMB_X24_Y7_N4
\CPU|mcode|Mux137~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux137~2_combout\ = (\CPU|IR\(5) & (((\CPU|mcode|Mux137~1_combout\) # (!\CPU|Equal9~4_combout\)))) # (!\CPU|IR\(5) & (\CPU|Equal9~6_combout\ & ((\CPU|mcode|Mux137~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~6_combout\,
	datab => \CPU|Equal9~4_combout\,
	datac => \CPU|IR\(5),
	datad => \CPU|mcode|Mux137~1_combout\,
	combout => \CPU|mcode|Mux137~2_combout\);

-- Location: LCCOMB_X24_Y7_N16
\CPU|mcode|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux13~0_combout\ = (\CPU|IR\(5) & (!\CPU|IR\(6) & \CPU|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(7),
	combout => \CPU|mcode|Mux13~0_combout\);

-- Location: LCCOMB_X18_Y4_N2
\CPU|Equal9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal9~6_combout\ = (\CPU|IR\(3) & !\CPU|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(2),
	combout => \CPU|Equal9~6_combout\);

-- Location: LCCOMB_X24_Y7_N28
\CPU|mcode|Mux133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux133~0_combout\ = (\CPU|Equal9~6_combout\ & ((\CPU|IR\(4)) # ((!\CPU|mcode|Mux62~1_combout\)))) # (!\CPU|Equal9~6_combout\ & (((\CPU|mcode|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Mux62~1_combout\,
	datac => \CPU|mcode|Mux13~0_combout\,
	datad => \CPU|Equal9~6_combout\,
	combout => \CPU|mcode|Mux133~0_combout\);

-- Location: LCCOMB_X24_Y7_N0
\CPU|ALU_Op_r[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|ALU_Op_r[0]~1_combout\ = (\CPU|IR\(1) & (\CPU|mcode|Mux137~2_combout\)) # (!\CPU|IR\(1) & ((\CPU|mcode|Mux133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux137~2_combout\,
	datad => \CPU|mcode|Mux133~0_combout\,
	combout => \CPU|ALU_Op_r[0]~1_combout\);

-- Location: LCFF_X24_Y7_N1
\CPU|ALU_Op_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|ALU_Op_r[0]~1_combout\,
	sdata => \CPU|IR\(5),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|IR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ALU_Op_r\(0));

-- Location: LCFF_X24_Y8_N21
\CPU|BusB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAH[0]~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(0));

-- Location: LCCOMB_X21_Y6_N22
\CPU|mcode|Mux115~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux115~5_combout\ = (\CPU|IR\(4) & (((\CPU|mcode|Mux37~3_combout\)))) # (!\CPU|IR\(4) & (\CPU|mcode|Mux37~2_combout\ & ((\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Mux37~3_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux115~5_combout\);

-- Location: LCCOMB_X14_Y4_N12
\CPU|mcode|Mux104~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~2_combout\ = (\CPU|IR\(2) & \CPU|mcode|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(2),
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Mux104~2_combout\);

-- Location: LCCOMB_X19_Y4_N14
\CPU|mcode|Mux114~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux114~1_combout\ = (\CPU|IR\(5) & (!\CPU|IR\(0) & (!\CPU|IR\(1)))) # (!\CPU|IR\(5) & (((\CPU|IR\(1) & !\CPU|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux114~1_combout\);

-- Location: LCCOMB_X24_Y7_N18
\CPU|mcode|Mux114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux114~0_combout\ = (\CPU|IR\(1) & ((\CPU|mcode|Mux13~0_combout\) # ((!\CPU|IR\(2) & !\CPU|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Mux13~0_combout\,
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux114~0_combout\);

-- Location: LCCOMB_X19_Y4_N22
\CPU|mcode|Mux114~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux114~3_combout\ = (!\CPU|IR\(0) & ((\CPU|mcode|Mux114~0_combout\) # ((\CPU|mcode|Mux114~2_combout\ & \CPU|mcode|Mux114~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux114~2_combout\,
	datab => \CPU|mcode|Mux114~1_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|mcode|Mux114~0_combout\,
	combout => \CPU|mcode|Mux114~3_combout\);

-- Location: LCCOMB_X18_Y4_N22
\CPU|mcode|Mux113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux113~0_combout\ = (\CPU|IR\(2) & (((\CPU|IR\(4))))) # (!\CPU|IR\(2) & (\CPU|IR\(3) & (!\CPU|IR\(4) & !\CPU|mcode|Mux108~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux108~0_combout\,
	combout => \CPU|mcode|Mux113~0_combout\);

-- Location: LCCOMB_X18_Y4_N16
\CPU|mcode|Mux113~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux113~1_combout\ = (\CPU|IR\(5) & (!\CPU|IR\(6) & ((\CPU|mcode|Mux113~0_combout\) # (!\CPU|IR\(4))))) # (!\CPU|IR\(5) & (!\CPU|IR\(4) & ((\CPU|IR\(6)) # (\CPU|mcode|Mux113~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux113~0_combout\,
	combout => \CPU|mcode|Mux113~1_combout\);

-- Location: LCCOMB_X19_Y4_N4
\CPU|mcode|Mux113~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux113~2_combout\ = (!\CPU|IR\(0) & (\CPU|IR\(7) & (!\CPU|IR\(1) & \CPU|mcode|Mux113~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(7),
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux113~1_combout\,
	combout => \CPU|mcode|Mux113~2_combout\);

-- Location: LCCOMB_X19_Y4_N8
\CPU|P~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~4_combout\ = ((!\CPU|mcode|Mux112~4_combout\ & (!\CPU|mcode|Mux114~3_combout\ & !\CPU|mcode|Mux113~2_combout\))) # (!\CPU|mcode|Mux37~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux112~4_combout\,
	datab => \CPU|mcode|Mux114~3_combout\,
	datac => \CPU|mcode|Mux113~2_combout\,
	datad => \CPU|mcode|Mux37~4_combout\,
	combout => \CPU|P~4_combout\);

-- Location: LCCOMB_X18_Y4_N20
\CPU|P~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~5_combout\ = (\CPU|P~4_combout\ & (((\CPU|IR\(0)) # (\CPU|MCycle\(1))) # (!\CPU|mcode|Mux115~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux115~4_combout\,
	datab => \CPU|IR\(0),
	datac => \CPU|MCycle\(1),
	datad => \CPU|P~4_combout\,
	combout => \CPU|P~5_combout\);

-- Location: LCCOMB_X21_Y6_N28
\CPU|P~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~6_combout\ = (\CPU|P~5_combout\ & ((\CPU|IR\(3)) # ((!\CPU|mcode|Mux104~2_combout\) # (!\CPU|mcode|Mux115~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux115~5_combout\,
	datac => \CPU|mcode|Mux104~2_combout\,
	datad => \CPU|P~5_combout\,
	combout => \CPU|P~6_combout\);

-- Location: LCCOMB_X25_Y6_N14
\CPU|P~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~7_combout\ = (\CPU|P~6_combout\ & \CPU|P\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|P~6_combout\,
	datad => \CPU|P\(0),
	combout => \CPU|P~7_combout\);

-- Location: LCCOMB_X25_Y6_N16
\CPU|P~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~10_combout\ = (\CPU|mcode|Mux111~2_combout\ & (((\CPU|alu|Mux7~10_combout\)))) # (!\CPU|mcode|Mux111~2_combout\ & ((\CPU|P~9_combout\) # ((\CPU|P~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P~9_combout\,
	datab => \CPU|alu|Mux7~10_combout\,
	datac => \CPU|P~7_combout\,
	datad => \CPU|mcode|Mux111~2_combout\,
	combout => \CPU|P~10_combout\);

-- Location: LCCOMB_X25_Y6_N18
\CPU|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux19~0_combout\ = (\CPU|IR\(6) & (\CPU|P~10_combout\)) # (!\CPU|IR\(6) & ((\CPU|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datac => \CPU|P~10_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|Mux19~0_combout\);

-- Location: LCCOMB_X25_Y6_N12
\CPU|P[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P[0]~0_combout\ = (\CPU|IR\(7) & (\CPU|P~10_combout\)) # (!\CPU|IR\(7) & ((\CPU|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(7),
	datac => \CPU|P~10_combout\,
	datad => \CPU|Mux19~0_combout\,
	combout => \CPU|P[0]~0_combout\);

-- Location: LCCOMB_X24_Y7_N14
\CPU|Equal9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal9~7_combout\ = ((\CPU|IR\(1)) # (\CPU|IR\(0))) # (!\CPU|Equal9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Equal9~4_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(0),
	combout => \CPU|Equal9~7_combout\);

-- Location: LCFF_X25_Y6_N13
\CPU|P[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P[0]~0_combout\,
	sdata => \CPU|P~10_combout\,
	sload => \CPU|Equal9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(0));

-- Location: LCCOMB_X24_Y8_N4
\CPU|alu|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add0~1_cout\ = CARRY(\CPU|P\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|P\(0),
	datad => VCC,
	cout => \CPU|alu|Add0~1_cout\);

-- Location: LCCOMB_X24_Y8_N6
\CPU|alu|ADC_Q[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|ADC_Q[0]~0_combout\ = (\CPU|BusA_r\(0) & ((\CPU|BusB\(0) & (\CPU|alu|Add0~1_cout\ & VCC)) # (!\CPU|BusB\(0) & (!\CPU|alu|Add0~1_cout\)))) # (!\CPU|BusA_r\(0) & ((\CPU|BusB\(0) & (!\CPU|alu|Add0~1_cout\)) # (!\CPU|BusB\(0) & 
-- ((\CPU|alu|Add0~1_cout\) # (GND)))))
-- \CPU|alu|ADC_Q[0]~1\ = CARRY((\CPU|BusA_r\(0) & (!\CPU|BusB\(0) & !\CPU|alu|Add0~1_cout\)) # (!\CPU|BusA_r\(0) & ((!\CPU|alu|Add0~1_cout\) # (!\CPU|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(0),
	datab => \CPU|BusB\(0),
	datad => VCC,
	cin => \CPU|alu|Add0~1_cout\,
	combout => \CPU|alu|ADC_Q[0]~0_combout\,
	cout => \CPU|alu|ADC_Q[0]~1\);

-- Location: LCCOMB_X24_Y8_N8
\CPU|alu|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add0~2_combout\ = ((\CPU|BusB\(1) $ (\CPU|BusA_r\(1) $ (!\CPU|alu|ADC_Q[0]~1\)))) # (GND)
-- \CPU|alu|Add0~3\ = CARRY((\CPU|BusB\(1) & ((\CPU|BusA_r\(1)) # (!\CPU|alu|ADC_Q[0]~1\))) # (!\CPU|BusB\(1) & (\CPU|BusA_r\(1) & !\CPU|alu|ADC_Q[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(1),
	datab => \CPU|BusA_r\(1),
	datad => VCC,
	cin => \CPU|alu|ADC_Q[0]~1\,
	combout => \CPU|alu|Add0~2_combout\,
	cout => \CPU|alu|Add0~3\);

-- Location: LCCOMB_X24_Y8_N10
\CPU|alu|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add0~4_combout\ = (\CPU|BusB\(2) & ((\CPU|BusA_r\(2) & (\CPU|alu|Add0~3\ & VCC)) # (!\CPU|BusA_r\(2) & (!\CPU|alu|Add0~3\)))) # (!\CPU|BusB\(2) & ((\CPU|BusA_r\(2) & (!\CPU|alu|Add0~3\)) # (!\CPU|BusA_r\(2) & ((\CPU|alu|Add0~3\) # (GND)))))
-- \CPU|alu|Add0~5\ = CARRY((\CPU|BusB\(2) & (!\CPU|BusA_r\(2) & !\CPU|alu|Add0~3\)) # (!\CPU|BusB\(2) & ((!\CPU|alu|Add0~3\) # (!\CPU|BusA_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(2),
	datab => \CPU|BusA_r\(2),
	datad => VCC,
	cin => \CPU|alu|Add0~3\,
	combout => \CPU|alu|Add0~4_combout\,
	cout => \CPU|alu|Add0~5\);

-- Location: LCCOMB_X24_Y8_N12
\CPU|alu|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add0~6_combout\ = ((\CPU|BusA_r\(3) $ (\CPU|BusB\(3) $ (!\CPU|alu|Add0~5\)))) # (GND)
-- \CPU|alu|Add0~7\ = CARRY((\CPU|BusA_r\(3) & ((\CPU|BusB\(3)) # (!\CPU|alu|Add0~5\))) # (!\CPU|BusA_r\(3) & (\CPU|BusB\(3) & !\CPU|alu|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(3),
	datab => \CPU|BusB\(3),
	datad => VCC,
	cin => \CPU|alu|Add0~5\,
	combout => \CPU|alu|Add0~6_combout\,
	cout => \CPU|alu|Add0~7\);

-- Location: LCCOMB_X24_Y8_N14
\CPU|alu|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add0~8_combout\ = \CPU|alu|Add0~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CPU|alu|Add0~7\,
	combout => \CPU|alu|Add0~8_combout\);

-- Location: LCCOMB_X24_Y8_N28
\CPU|alu|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~0_combout\ = (!\CPU|alu|Add0~2_combout\ & !\CPU|alu|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Add0~2_combout\,
	datad => \CPU|alu|Add0~4_combout\,
	combout => \CPU|alu|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y8_N0
\CPU|alu|AL[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|AL[6]~1_combout\ = (\CPU|alu|Add0~6_combout\ & (\CPU|P\(3) & (\CPU|alu|Add0~8_combout\ & !\CPU|alu|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~6_combout\,
	datab => \CPU|P\(3),
	datac => \CPU|alu|Add0~8_combout\,
	datad => \CPU|alu|Mux11~0_combout\,
	combout => \CPU|alu|AL[6]~1_combout\);

-- Location: LCCOMB_X24_Y9_N12
\CPU|alu|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add3~1_cout\ = CARRY((\CPU|alu|AL[5]~0_combout\) # (\CPU|alu|AL[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|AL[5]~0_combout\,
	datab => \CPU|alu|AL[6]~1_combout\,
	datad => VCC,
	cout => \CPU|alu|Add3~1_cout\);

-- Location: LCCOMB_X24_Y9_N14
\CPU|alu|ADC_Q[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|ADC_Q[4]~2_combout\ = (\CPU|BusA_r\(4) & ((\CPU|BusB\(4) & (\CPU|alu|Add3~1_cout\ & VCC)) # (!\CPU|BusB\(4) & (!\CPU|alu|Add3~1_cout\)))) # (!\CPU|BusA_r\(4) & ((\CPU|BusB\(4) & (!\CPU|alu|Add3~1_cout\)) # (!\CPU|BusB\(4) & 
-- ((\CPU|alu|Add3~1_cout\) # (GND)))))
-- \CPU|alu|ADC_Q[4]~3\ = CARRY((\CPU|BusA_r\(4) & (!\CPU|BusB\(4) & !\CPU|alu|Add3~1_cout\)) # (!\CPU|BusA_r\(4) & ((!\CPU|alu|Add3~1_cout\) # (!\CPU|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(4),
	datab => \CPU|BusB\(4),
	datad => VCC,
	cin => \CPU|alu|Add3~1_cout\,
	combout => \CPU|alu|ADC_Q[4]~2_combout\,
	cout => \CPU|alu|ADC_Q[4]~3\);

-- Location: LCCOMB_X25_Y7_N22
\CPU|alu|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~4_combout\ = (\CPU|ALU_Op_r\(1) & ((\CPU|ALU_Op_r\(0) & ((\CPU|alu|ADC_Q[4]~2_combout\))) # (!\CPU|ALU_Op_r\(0) & (\CPU|BusA_r\(4))))) # (!\CPU|ALU_Op_r\(1) & (\CPU|BusA_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|BusA_r\(4),
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|alu|ADC_Q[4]~2_combout\,
	combout => \CPU|alu|Mux3~4_combout\);

-- Location: LCCOMB_X25_Y7_N16
\CPU|alu|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~5_combout\ = (\CPU|ALU_Op_r\(0) & (\CPU|alu|Mux3~4_combout\ & ((\CPU|BusB\(4)) # (\CPU|ALU_Op_r\(1))))) # (!\CPU|ALU_Op_r\(0) & ((\CPU|alu|Mux3~4_combout\ & ((!\CPU|ALU_Op_r\(1)) # (!\CPU|BusB\(4)))) # (!\CPU|alu|Mux3~4_combout\ & 
-- (\CPU|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|alu|Mux3~4_combout\,
	datac => \CPU|BusB\(4),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux3~5_combout\);

-- Location: LCCOMB_X27_Y8_N30
\CPU|alu|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~1_combout\ = (!\CPU|ALU_Op_r\(3) & \CPU|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|ALU_Op_r\(3),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y8_N4
\CPU|alu|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~0_combout\ = (\CPU|ALU_Op_r\(3) $ (\CPU|ALU_Op_r\(0))) # (!\CPU|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|ALU_Op_r\(3),
	datad => \CPU|ALU_Op_r\(0),
	combout => \CPU|alu|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y8_N8
\CPU|alu|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~0_combout\ = (\CPU|alu|Mux7~0_combout\ & (((\CPU|BusA_r\(4)) # (\CPU|alu|Mux7~1_combout\)))) # (!\CPU|alu|Mux7~0_combout\ & (\CPU|alu|Add6~2_combout\ & ((!\CPU|alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~2_combout\,
	datab => \CPU|alu|Mux7~0_combout\,
	datac => \CPU|BusA_r\(4),
	datad => \CPU|alu|Mux7~1_combout\,
	combout => \CPU|alu|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y8_N22
\CPU|alu|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~8_combout\ = (\CPU|BusA_r\(4) & (\CPU|alu|Add10~7\ $ (GND))) # (!\CPU|BusA_r\(4) & (!\CPU|alu|Add10~7\ & VCC))
-- \CPU|alu|Add10~9\ = CARRY((\CPU|BusA_r\(4) & !\CPU|alu|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(4),
	datad => VCC,
	cin => \CPU|alu|Add10~7\,
	combout => \CPU|alu|Add10~8_combout\,
	cout => \CPU|alu|Add10~9\);

-- Location: LCCOMB_X27_Y8_N2
\CPU|alu|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~1_combout\ = (\CPU|alu|Mux7~1_combout\ & ((\CPU|alu|Mux3~0_combout\ & ((\CPU|alu|Add10~8_combout\))) # (!\CPU|alu|Mux3~0_combout\ & (\CPU|alu|Add9~8_combout\)))) # (!\CPU|alu|Mux7~1_combout\ & (((\CPU|alu|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add9~8_combout\,
	datab => \CPU|alu|Mux7~1_combout\,
	datac => \CPU|alu|Mux3~0_combout\,
	datad => \CPU|alu|Add10~8_combout\,
	combout => \CPU|alu|Mux3~1_combout\);

-- Location: LCCOMB_X26_Y7_N10
\CPU|alu|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~4_combout\ = ((!\CPU|ALU_Op_r\(3) & \CPU|ALU_Op_r\(1))) # (!\CPU|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|ALU_Op_r\(2),
	combout => \CPU|alu|Mux7~4_combout\);

-- Location: LCCOMB_X26_Y7_N22
\CPU|alu|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~2_combout\ = (\CPU|alu|Mux7~6_combout\ & (((\CPU|alu|Mux7~4_combout\)))) # (!\CPU|alu|Mux7~6_combout\ & ((\CPU|alu|Mux7~4_combout\ & ((\CPU|alu|Mux3~1_combout\))) # (!\CPU|alu|Mux7~4_combout\ & (\CPU|alu|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~6_combout\,
	datab => \CPU|alu|Mux3~5_combout\,
	datac => \CPU|alu|Mux3~1_combout\,
	datad => \CPU|alu|Mux7~4_combout\,
	combout => \CPU|alu|Mux3~2_combout\);

-- Location: LCCOMB_X26_Y7_N0
\CPU|alu|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux3~3_combout\ = (\CPU|alu|Mux7~6_combout\ & ((\CPU|alu|Mux3~2_combout\ & (\CPU|BusA_r\(5))) # (!\CPU|alu|Mux3~2_combout\ & ((\CPU|BusA_r\(3)))))) # (!\CPU|alu|Mux7~6_combout\ & (((\CPU|alu|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~6_combout\,
	datab => \CPU|BusA_r\(5),
	datac => \CPU|BusA_r\(3),
	datad => \CPU|alu|Mux3~2_combout\,
	combout => \CPU|alu|Mux3~3_combout\);

-- Location: LCCOMB_X18_Y4_N28
\CPU|mcode|Mux112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux112~0_combout\ = (\CPU|IR\(0)) # ((!\CPU|IR\(7) & (\CPU|IR\(6) & \CPU|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux112~0_combout\);

-- Location: LCCOMB_X18_Y4_N30
\CPU|mcode|Mux112~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux112~2_combout\ = (\CPU|Equal9~6_combout\ & ((\CPU|mcode|Mux112~0_combout\ & ((!\CPU|IR\(4)))) # (!\CPU|mcode|Mux112~0_combout\ & (\CPU|mcode|Mux112~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux112~1_combout\,
	datab => \CPU|mcode|Mux112~0_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|Equal9~6_combout\,
	combout => \CPU|mcode|Mux112~2_combout\);

-- Location: LCCOMB_X18_Y4_N14
\CPU|mcode|Mux112~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux112~4_combout\ = (\CPU|mcode|Mux112~3_combout\) # ((\CPU|mcode|Mux112~2_combout\) # ((!\CPU|mcode|Mux62~1_combout\ & \CPU|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux112~3_combout\,
	datab => \CPU|mcode|Mux62~1_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|mcode|Mux112~2_combout\,
	combout => \CPU|mcode|Mux112~4_combout\);

-- Location: LCCOMB_X18_Y4_N6
\CPU|ABC[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|ABC[7]~2_combout\ = (!\CPU|MCycle\(1) & (!\CPU|MCycle\(2) & (\CPU|mcode|Mux112~4_combout\ & \CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|mcode|Mux112~4_combout\,
	datad => \CPU|MCycle\(0),
	combout => \CPU|ABC[7]~2_combout\);

-- Location: LCFF_X15_Y6_N13
\CPU|ABC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|alu|Mux3~3_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(4));

-- Location: LCCOMB_X18_Y10_N18
\CPU|mcode|Set_BusA_To~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Set_BusA_To~1_combout\ = (\CPU|mcode|Mux7~0_combout\ & (!\CPU|IR\(0) & (\CPU|IR\(7) & !\CPU|mcode|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux7~0_combout\,
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Set_BusA_To~1_combout\);

-- Location: LCCOMB_X18_Y10_N26
\CPU|mcode|Mux110~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~20_combout\ = (!\CPU|IR\(2) & ((\CPU|IR\(0) & ((\CPU|IR\(4)))) # (!\CPU|IR\(0) & (!\CPU|IR\(1) & !\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(2),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux110~20_combout\);

-- Location: LCCOMB_X18_Y10_N28
\CPU|mcode|Mux109~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~9_combout\ = (\CPU|mcode|Set_BusA_To~1_combout\ & ((\CPU|IR\(4)) # ((\CPU|IR\(1)) # (!\CPU|mcode|Mux110~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Set_BusA_To~1_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux110~20_combout\,
	combout => \CPU|mcode|Mux109~9_combout\);

-- Location: LCCOMB_X17_Y6_N14
\CPU|mcode|Mux109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~1_combout\ = (\CPU|IR\(5) & (((!\CPU|IR\(6))))) # (!\CPU|IR\(5) & (\CPU|mcode|Mux105~2_combout\ & (\CPU|mcode|Mux37~1_combout\ & \CPU|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|mcode|Mux37~1_combout\,
	datac => \CPU|IR\(5),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux109~1_combout\);

-- Location: LCCOMB_X17_Y6_N16
\CPU|mcode|Mux109~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~2_combout\ = (\CPU|mcode|Mux109~1_combout\ & ((\CPU|IR\(6)))) # (!\CPU|mcode|Mux109~1_combout\ & (!\CPU|IR\(0) & !\CPU|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datac => \CPU|mcode|Mux109~1_combout\,
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux109~2_combout\);

-- Location: LCCOMB_X18_Y10_N4
\CPU|mcode|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~0_combout\ = (\CPU|IR\(7) & (!\CPU|IR\(0) & ((\CPU|IR\(6)) # (!\CPU|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux55~0_combout\);

-- Location: LCCOMB_X13_Y7_N2
\CPU|mcode|Mux109~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~3_combout\ = (\CPU|IR\(7) & ((\CPU|IR\(6) & ((!\CPU|IR\(1)))) # (!\CPU|IR\(6) & (!\CPU|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux109~3_combout\);

-- Location: LCCOMB_X13_Y7_N28
\CPU|mcode|Mux109~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~4_combout\ = (!\CPU|IR\(0) & (!\CPU|mcode|process_0~0_combout\ & (!\CPU|mcode|Mux110~7_combout\ & \CPU|mcode|Mux109~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|mcode|Mux110~7_combout\,
	datad => \CPU|mcode|Mux109~3_combout\,
	combout => \CPU|mcode|Mux109~4_combout\);

-- Location: LCCOMB_X17_Y10_N0
\CPU|mcode|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~1_combout\ = (\CPU|IR\(3) & ((\CPU|mcode|Mux55~0_combout\) # ((\CPU|IR\(1))))) # (!\CPU|IR\(3) & (((!\CPU|IR\(1) & \CPU|mcode|Mux109~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux55~0_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux109~4_combout\,
	combout => \CPU|mcode|Mux55~1_combout\);

-- Location: LCCOMB_X17_Y10_N30
\CPU|mcode|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~2_combout\ = (\CPU|IR\(1) & (((!\CPU|mcode|Mux55~1_combout\) # (!\CPU|mcode|Mux109~2_combout\)) # (!\CPU|mcode|Mux137~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux137~0_combout\,
	datab => \CPU|mcode|Mux109~2_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux55~1_combout\,
	combout => \CPU|mcode|Mux55~2_combout\);

-- Location: LCCOMB_X18_Y10_N0
\CPU|mcode|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~4_combout\ = (\CPU|mcode|Mux55~3_combout\ & ((\CPU|mcode|Mux55~1_combout\ & ((\CPU|mcode|Mux109~0_combout\))) # (!\CPU|mcode|Mux55~1_combout\ & (!\CPU|mcode|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux55~3_combout\,
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|mcode|Mux55~1_combout\,
	datad => \CPU|mcode|Mux109~0_combout\,
	combout => \CPU|mcode|Mux55~4_combout\);

-- Location: LCCOMB_X18_Y10_N30
\CPU|mcode|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux55~5_combout\ = (\CPU|mcode|Mux55~2_combout\ & (((!\CPU|IR\(5) & \CPU|mcode|Mux55~4_combout\)))) # (!\CPU|mcode|Mux55~2_combout\ & (\CPU|mcode|Mux55~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux55~1_combout\,
	datab => \CPU|IR\(5),
	datac => \CPU|mcode|Mux55~2_combout\,
	datad => \CPU|mcode|Mux55~4_combout\,
	combout => \CPU|mcode|Mux55~5_combout\);

-- Location: LCCOMB_X18_Y10_N14
\CPU|mcode|Mux109~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~10_combout\ = (\CPU|mcode|Mux110~20_combout\ & ((\CPU|mcode|Mux110~18_combout\ & (\CPU|mcode|Mux37~2_combout\)) # (!\CPU|mcode|Mux110~18_combout\ & ((\CPU|mcode|Mux55~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Mux110~20_combout\,
	datac => \CPU|mcode|Mux110~18_combout\,
	datad => \CPU|mcode|Mux55~5_combout\,
	combout => \CPU|mcode|Mux109~10_combout\);

-- Location: LCCOMB_X18_Y10_N12
\CPU|mcode|Mux109~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~5_combout\ = (\CPU|IR\(6) & ((\CPU|IR\(1)))) # (!\CPU|IR\(6) & (\CPU|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(1),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux109~5_combout\);

-- Location: LCCOMB_X18_Y10_N6
\CPU|mcode|Mux109~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~6_combout\ = (\CPU|IR\(7) & (!\CPU|mcode|Mux109~5_combout\ & !\CPU|mcode|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux109~5_combout\,
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Mux109~6_combout\);

-- Location: LCCOMB_X18_Y10_N8
\CPU|mcode|Mux109~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~7_combout\ = (\CPU|IR\(4) & ((\CPU|mcode|Mux37~0_combout\) # ((!\CPU|IR\(0) & \CPU|mcode|Mux109~6_combout\)))) # (!\CPU|IR\(4) & (!\CPU|IR\(0) & ((\CPU|mcode|Mux109~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(0),
	datac => \CPU|mcode|Mux37~0_combout\,
	datad => \CPU|mcode|Mux109~6_combout\,
	combout => \CPU|mcode|Mux109~7_combout\);

-- Location: LCCOMB_X18_Y10_N2
\CPU|mcode|Mux109~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~8_combout\ = (\CPU|IR\(2) & (((\CPU|mcode|Mux109~7_combout\)))) # (!\CPU|IR\(2) & ((\CPU|IR\(0) & (\CPU|mcode|Mux109~7_combout\)) # (!\CPU|IR\(0) & ((\CPU|mcode|Mux55~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(2),
	datab => \CPU|IR\(0),
	datac => \CPU|mcode|Mux109~7_combout\,
	datad => \CPU|mcode|Mux55~5_combout\,
	combout => \CPU|mcode|Mux109~8_combout\);

-- Location: LCCOMB_X18_Y10_N20
\CPU|mcode|Mux109~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux109~11_combout\ = (\CPU|IR\(3) & (((\CPU|mcode|Mux109~8_combout\)))) # (!\CPU|IR\(3) & ((\CPU|mcode|Mux109~9_combout\) # ((\CPU|mcode|Mux109~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux109~9_combout\,
	datac => \CPU|mcode|Mux109~10_combout\,
	datad => \CPU|mcode|Mux109~8_combout\,
	combout => \CPU|mcode|Mux109~11_combout\);

-- Location: LCCOMB_X15_Y9_N30
\CPU|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux48~2_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Y\(4)) # ((!\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|ABC\(4) & \CPU|mcode|Mux110~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(4),
	datab => \CPU|ABC\(4),
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux48~2_combout\);

-- Location: LCCOMB_X20_Y5_N0
\VDU|kbBuffer~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~108_combout\ = (\VDU|kbd_ctl~3_combout\) # (\VDU|ps2ConvertedByte\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~3_combout\,
	datad => \VDU|ps2ConvertedByte\(4),
	combout => \VDU|kbBuffer~108_combout\);

-- Location: LCFF_X15_Y5_N25
\VDU|kbBuffer~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~50_regout\);

-- Location: LCFF_X14_Y5_N25
\VDU|kbBuffer~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~64_regout\);

-- Location: LCFF_X15_Y5_N3
\VDU|kbBuffer~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~57_regout\);

-- Location: LCCOMB_X15_Y5_N2
\VDU|kbBuffer~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~75_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~57_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~43_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~43_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~57_regout\,
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~75_combout\);

-- Location: LCCOMB_X14_Y5_N24
\VDU|kbBuffer~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~76_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~75_combout\ & ((\VDU|kbBuffer~64_regout\))) # (!\VDU|kbBuffer~75_combout\ & (\VDU|kbBuffer~50_regout\)))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~50_regout\,
	datac => \VDU|kbBuffer~64_regout\,
	datad => \VDU|kbBuffer~75_combout\,
	combout => \VDU|kbBuffer~76_combout\);

-- Location: LCCOMB_X18_Y5_N4
\VDU|kbBuffer~36feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~36feeder_combout\ = \VDU|kbBuffer~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~108_combout\,
	combout => \VDU|kbBuffer~36feeder_combout\);

-- Location: LCFF_X18_Y5_N5
\VDU|kbBuffer~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~36feeder_combout\,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~36_regout\);

-- Location: LCCOMB_X21_Y5_N0
\VDU|kbBuffer~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~102_combout\ = (!\VDU|kbInPointer\(2) & (!\VDU|kbInPointer\(0) & (\VDU|kbInPointer\(1) & \VDU|kbBuffer~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(2),
	datab => \VDU|kbInPointer\(0),
	datac => \VDU|kbInPointer\(1),
	datad => \VDU|kbBuffer~101_combout\,
	combout => \VDU|kbBuffer~102_combout\);

-- Location: LCFF_X21_Y5_N7
\VDU|kbBuffer~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~29_regout\);

-- Location: LCCOMB_X18_Y5_N26
\VDU|kbBuffer~15feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~15feeder_combout\ = \VDU|kbBuffer~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~108_combout\,
	combout => \VDU|kbBuffer~15feeder_combout\);

-- Location: LCFF_X18_Y5_N27
\VDU|kbBuffer~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~15feeder_combout\,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~15_regout\);

-- Location: LCFF_X20_Y5_N15
\VDU|kbBuffer~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~108_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~22_regout\);

-- Location: LCCOMB_X20_Y5_N14
\VDU|kbBuffer~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~77_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~22_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~15_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~15_regout\,
	datac => \VDU|kbBuffer~22_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~77_combout\);

-- Location: LCCOMB_X21_Y5_N6
\VDU|kbBuffer~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~78_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~77_combout\ & (\VDU|kbBuffer~36_regout\)) # (!\VDU|kbBuffer~77_combout\ & ((\VDU|kbBuffer~29_regout\))))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(1),
	datab => \VDU|kbBuffer~36_regout\,
	datac => \VDU|kbBuffer~29_regout\,
	datad => \VDU|kbBuffer~77_combout\,
	combout => \VDU|kbBuffer~78_combout\);

-- Location: LCCOMB_X14_Y5_N16
\VDU|dataOut~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~2_combout\ = (\CPU|Mux76~1_combout\ & ((\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~76_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(2),
	datab => \CPU|Mux76~1_combout\,
	datac => \VDU|kbBuffer~76_combout\,
	datad => \VDU|kbBuffer~78_combout\,
	combout => \VDU|dataOut~2_combout\);

-- Location: LCFF_X14_Y5_N17
\VDU|dataOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~2_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(4));

-- Location: LCCOMB_X15_Y9_N6
\CPU|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux48~1_combout\ = (\w_n_VDUCS~0_combout\ & ((\VDU|dataOut\(4)))) # (!\w_n_VDUCS~0_combout\ & (\w_cpuDataIn[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datab => \w_cpuDataIn[4]~16_combout\,
	datad => \VDU|dataOut\(4),
	combout => \CPU|Mux48~1_combout\);

-- Location: LCCOMB_X15_Y9_N28
\CPU|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux48~3_combout\ = (\CPU|Mux48~2_combout\ & ((\CPU|X\(4)) # ((\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|Mux48~2_combout\ & (((!\CPU|mcode|Mux110~27_combout\ & \CPU|Mux48~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(4),
	datab => \CPU|Mux48~2_combout\,
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|Mux48~1_combout\,
	combout => \CPU|Mux48~3_combout\);

-- Location: LCCOMB_X17_Y8_N14
\CPU|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux48~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & ((\CPU|P\(4)))) # (!\CPU|mcode|Mux110~27_combout\ & (\CPU|S\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(4),
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|P\(4),
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux48~0_combout\);

-- Location: LCCOMB_X14_Y8_N20
\CPU|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux48~4_combout\ = (\CPU|Mux48~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux48~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux48~3_combout\,
	datad => \CPU|Mux48~0_combout\,
	combout => \CPU|Mux48~4_combout\);

-- Location: LCFF_X14_Y8_N21
\CPU|BusA_r[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux48~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(4));

-- Location: LCCOMB_X25_Y7_N10
\CPU|alu|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~11_combout\ = (\CPU|BusA_r\(5) & (!\CPU|BusB\(5) & ((!\CPU|BusA_r\(4)) # (!\CPU|BusB\(4))))) # (!\CPU|BusA_r\(5) & (((!\CPU|BusA_r\(4)) # (!\CPU|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(5),
	datab => \CPU|BusB\(5),
	datac => \CPU|BusB\(4),
	datad => \CPU|BusA_r\(4),
	combout => \CPU|alu|Mux11~11_combout\);

-- Location: LCCOMB_X25_Y7_N28
\CPU|alu|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~12_combout\ = (\CPU|alu|Mux11~10_combout\ & (!\CPU|alu|Q_t~4_combout\ & (!\CPU|alu|Q_t~6_combout\ & \CPU|alu|Mux11~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux11~10_combout\,
	datab => \CPU|alu|Q_t~4_combout\,
	datac => \CPU|alu|Q_t~6_combout\,
	datad => \CPU|alu|Mux11~11_combout\,
	combout => \CPU|alu|Mux11~12_combout\);

-- Location: LCCOMB_X22_Y7_N2
\CPU|alu|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Equal5~1_combout\ = (!\CPU|alu|Mux7~10_combout\ & (!\CPU|alu|Mux3~3_combout\ & (!\CPU|S[1]~0_combout\ & !\CPU|S[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~10_combout\,
	datab => \CPU|alu|Mux3~3_combout\,
	datac => \CPU|S[1]~0_combout\,
	datad => \CPU|S[2]~1_combout\,
	combout => \CPU|alu|Equal5~1_combout\);

-- Location: LCCOMB_X22_Y7_N22
\CPU|alu|Equal5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Equal5~2_combout\ = (\CPU|alu|Equal5~0_combout\ & (\CPU|alu|Equal5~1_combout\ & (!\CPU|S[7]~5_combout\ & !\CPU|S[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Equal5~0_combout\,
	datab => \CPU|alu|Equal5~1_combout\,
	datac => \CPU|S[7]~5_combout\,
	datad => \CPU|S[6]~4_combout\,
	combout => \CPU|alu|Equal5~2_combout\);

-- Location: LCCOMB_X22_Y7_N8
\CPU|alu|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~13_combout\ = (\CPU|ALU_Op_r\(0) & (((\CPU|alu|Equal5~2_combout\)))) # (!\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & ((\CPU|alu|Equal5~2_combout\))) # (!\CPU|ALU_Op_r\(1) & (\CPU|alu|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|ALU_Op_r\(1),
	datac => \CPU|alu|Mux11~12_combout\,
	datad => \CPU|alu|Equal5~2_combout\,
	combout => \CPU|alu|Mux11~13_combout\);

-- Location: LCFF_X24_Y8_N27
\CPU|BusB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[2]~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(2));

-- Location: LCFF_X24_Y8_N29
\CPU|BusB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAH[1]~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(1));

-- Location: LCCOMB_X26_Y8_N6
\CPU|alu|Add5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~1_cout\ = CARRY((\CPU|P\(0)) # (!\CPU|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|P\(0),
	datad => VCC,
	cout => \CPU|alu|Add5~1_cout\);

-- Location: LCCOMB_X26_Y8_N8
\CPU|alu|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~2_combout\ = (\CPU|BusA_r\(0) & ((\CPU|BusB\(0) & (!\CPU|alu|Add5~1_cout\)) # (!\CPU|BusB\(0) & (\CPU|alu|Add5~1_cout\ & VCC)))) # (!\CPU|BusA_r\(0) & ((\CPU|BusB\(0) & ((\CPU|alu|Add5~1_cout\) # (GND))) # (!\CPU|BusB\(0) & 
-- (!\CPU|alu|Add5~1_cout\))))
-- \CPU|alu|Add5~3\ = CARRY((\CPU|BusA_r\(0) & (\CPU|BusB\(0) & !\CPU|alu|Add5~1_cout\)) # (!\CPU|BusA_r\(0) & ((\CPU|BusB\(0)) # (!\CPU|alu|Add5~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(0),
	datab => \CPU|BusB\(0),
	datad => VCC,
	cin => \CPU|alu|Add5~1_cout\,
	combout => \CPU|alu|Add5~2_combout\,
	cout => \CPU|alu|Add5~3\);

-- Location: LCCOMB_X26_Y8_N10
\CPU|alu|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~4_combout\ = ((\CPU|BusA_r\(1) $ (\CPU|BusB\(1) $ (\CPU|alu|Add5~3\)))) # (GND)
-- \CPU|alu|Add5~5\ = CARRY((\CPU|BusA_r\(1) & ((!\CPU|alu|Add5~3\) # (!\CPU|BusB\(1)))) # (!\CPU|BusA_r\(1) & (!\CPU|BusB\(1) & !\CPU|alu|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(1),
	datab => \CPU|BusB\(1),
	datad => VCC,
	cin => \CPU|alu|Add5~3\,
	combout => \CPU|alu|Add5~4_combout\,
	cout => \CPU|alu|Add5~5\);

-- Location: LCCOMB_X26_Y8_N14
\CPU|alu|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~8_combout\ = ((\CPU|BusA_r\(3) $ (\CPU|BusB\(3) $ (\CPU|alu|Add5~7\)))) # (GND)
-- \CPU|alu|Add5~9\ = CARRY((\CPU|BusA_r\(3) & ((!\CPU|alu|Add5~7\) # (!\CPU|BusB\(3)))) # (!\CPU|BusA_r\(3) & (!\CPU|BusB\(3) & !\CPU|alu|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(3),
	datab => \CPU|BusB\(3),
	datad => VCC,
	cin => \CPU|alu|Add5~7\,
	combout => \CPU|alu|Add5~8_combout\,
	cout => \CPU|alu|Add5~9\);

-- Location: LCCOMB_X26_Y8_N26
\CPU|alu|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~1_combout\ = (!\CPU|alu|Add5~6_combout\ & (!\CPU|alu|Add5~8_combout\ & (!\CPU|alu|Add5~2_combout\ & !\CPU|alu|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add5~6_combout\,
	datab => \CPU|alu|Add5~8_combout\,
	datac => \CPU|alu|Add5~2_combout\,
	datad => \CPU|alu|Add5~4_combout\,
	combout => \CPU|alu|Mux11~1_combout\);

-- Location: LCCOMB_X24_Y9_N16
\CPU|alu|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add3~2_combout\ = ((\CPU|BusA_r\(5) $ (\CPU|BusB\(5) $ (!\CPU|alu|ADC_Q[4]~3\)))) # (GND)
-- \CPU|alu|Add3~3\ = CARRY((\CPU|BusA_r\(5) & ((\CPU|BusB\(5)) # (!\CPU|alu|ADC_Q[4]~3\))) # (!\CPU|BusA_r\(5) & (\CPU|BusB\(5) & !\CPU|alu|ADC_Q[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(5),
	datab => \CPU|BusB\(5),
	datad => VCC,
	cin => \CPU|alu|ADC_Q[4]~3\,
	combout => \CPU|alu|Add3~2_combout\,
	cout => \CPU|alu|Add3~3\);

-- Location: LCCOMB_X25_Y9_N2
\CPU|alu|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~2_combout\ = (\CPU|BusA_r\(5) & ((!\CPU|BusB\(5)) # (!\CPU|ALU_Op_r\(1)))) # (!\CPU|BusA_r\(5) & ((\CPU|BusB\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|BusA_r\(5),
	datad => \CPU|BusB\(5),
	combout => \CPU|alu|Mux2~2_combout\);

-- Location: LCCOMB_X25_Y9_N14
\CPU|alu|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~9_combout\ = (\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & (!\CPU|P\(3))) # (!\CPU|ALU_Op_r\(1) & ((\CPU|alu|Mux2~2_combout\))))) # (!\CPU|ALU_Op_r\(0) & (((\CPU|alu|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(3),
	datab => \CPU|alu|Mux2~2_combout\,
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux2~9_combout\);

-- Location: LCCOMB_X25_Y9_N6
\CPU|alu|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~5_combout\ = (\CPU|ALU_Op_r\(0) & \CPU|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux0~5_combout\);

-- Location: LCCOMB_X25_Y9_N28
\CPU|alu|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~3_combout\ = (\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Add3~2_combout\ $ (((\CPU|alu|process_0~1_combout\ & !\CPU|alu|Mux2~9_combout\))))) # (!\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|process_0~1_combout\,
	datab => \CPU|alu|Add3~2_combout\,
	datac => \CPU|alu|Mux2~9_combout\,
	datad => \CPU|alu|Mux0~5_combout\,
	combout => \CPU|alu|Mux2~3_combout\);

-- Location: LCCOMB_X26_Y9_N14
\CPU|alu|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~4_combout\ = (\CPU|ALU_Op_r\(3) & (!\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux2~3_combout\)))) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux0~4_combout\) # ((\CPU|BusA_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|alu|Mux0~4_combout\,
	datac => \CPU|BusA_r\(4),
	datad => \CPU|alu|Mux2~3_combout\,
	combout => \CPU|alu|Mux2~4_combout\);

-- Location: LCCOMB_X27_Y9_N30
\CPU|alu|Q_t~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~5_combout\ = (\CPU|BusB\(5) & \CPU|BusA_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusB\(5),
	datad => \CPU|BusA_r\(5),
	combout => \CPU|alu|Q_t~5_combout\);

-- Location: LCCOMB_X26_Y9_N12
\CPU|alu|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~5_combout\ = (\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux2~4_combout\ & (\CPU|BusA_r\(6))) # (!\CPU|alu|Mux2~4_combout\ & ((\CPU|alu|Q_t~5_combout\))))) # (!\CPU|alu|Mux0~4_combout\ & (((\CPU|alu|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(6),
	datab => \CPU|alu|Mux0~4_combout\,
	datac => \CPU|alu|Mux2~4_combout\,
	datad => \CPU|alu|Q_t~5_combout\,
	combout => \CPU|alu|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y9_N28
\CPU|alu|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Equal5~0_combout\ = (!\CPU|S[3]~2_combout\ & ((\CPU|ALU_Op_r\(2) & ((!\CPU|alu|Mux2~5_combout\))) # (!\CPU|ALU_Op_r\(2) & (!\CPU|alu|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux2~8_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datac => \CPU|S[3]~2_combout\,
	datad => \CPU|alu|Mux2~5_combout\,
	combout => \CPU|alu|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y7_N28
\CPU|alu|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~3_combout\ = (\CPU|alu|Equal5~1_combout\ & (!\CPU|S[7]~5_combout\ & !\CPU|S[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Equal5~1_combout\,
	datac => \CPU|S[7]~5_combout\,
	datad => \CPU|S[6]~4_combout\,
	combout => \CPU|alu|Mux11~3_combout\);

-- Location: LCCOMB_X22_Y7_N26
\CPU|alu|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~4_combout\ = (\CPU|ALU_Op_r\(0) & (((\CPU|alu|Equal5~0_combout\ & \CPU|alu|Mux11~3_combout\)))) # (!\CPU|ALU_Op_r\(0) & (\CPU|P\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datab => \CPU|P\(1),
	datac => \CPU|alu|Equal5~0_combout\,
	datad => \CPU|alu|Mux11~3_combout\,
	combout => \CPU|alu|Mux11~4_combout\);

-- Location: LCCOMB_X22_Y7_N20
\CPU|alu|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~5_combout\ = (\CPU|ALU_Op_r\(1) & (\CPU|alu|Mux11~2_combout\ & (\CPU|alu|Mux11~1_combout\))) # (!\CPU|ALU_Op_r\(1) & (((\CPU|alu|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux11~2_combout\,
	datab => \CPU|ALU_Op_r\(1),
	datac => \CPU|alu|Mux11~1_combout\,
	datad => \CPU|alu|Mux11~4_combout\,
	combout => \CPU|alu|Mux11~5_combout\);

-- Location: LCFF_X24_Y9_N21
\CPU|BusB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[7]~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusB\(7));

-- Location: LCCOMB_X25_Y7_N0
\CPU|alu|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add1~1_cout\ = CARRY(\CPU|alu|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~8_combout\,
	datad => VCC,
	cout => \CPU|alu|Add1~1_cout\);

-- Location: LCCOMB_X25_Y7_N2
\CPU|alu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add1~2_combout\ = (\CPU|BusB\(4) & ((\CPU|BusA_r\(4) & (\CPU|alu|Add1~1_cout\ & VCC)) # (!\CPU|BusA_r\(4) & (!\CPU|alu|Add1~1_cout\)))) # (!\CPU|BusB\(4) & ((\CPU|BusA_r\(4) & (!\CPU|alu|Add1~1_cout\)) # (!\CPU|BusA_r\(4) & 
-- ((\CPU|alu|Add1~1_cout\) # (GND)))))
-- \CPU|alu|Add1~3\ = CARRY((\CPU|BusB\(4) & (!\CPU|BusA_r\(4) & !\CPU|alu|Add1~1_cout\)) # (!\CPU|BusB\(4) & ((!\CPU|alu|Add1~1_cout\) # (!\CPU|BusA_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(4),
	datab => \CPU|BusA_r\(4),
	datad => VCC,
	cin => \CPU|alu|Add1~1_cout\,
	combout => \CPU|alu|Add1~2_combout\,
	cout => \CPU|alu|Add1~3\);

-- Location: LCCOMB_X25_Y7_N4
\CPU|alu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add1~4_combout\ = ((\CPU|BusA_r\(5) $ (\CPU|BusB\(5) $ (!\CPU|alu|Add1~3\)))) # (GND)
-- \CPU|alu|Add1~5\ = CARRY((\CPU|BusA_r\(5) & ((\CPU|BusB\(5)) # (!\CPU|alu|Add1~3\))) # (!\CPU|BusA_r\(5) & (\CPU|BusB\(5) & !\CPU|alu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(5),
	datab => \CPU|BusB\(5),
	datad => VCC,
	cin => \CPU|alu|Add1~3\,
	combout => \CPU|alu|Add1~4_combout\,
	cout => \CPU|alu|Add1~5\);

-- Location: LCCOMB_X25_Y7_N8
\CPU|alu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add1~8_combout\ = \CPU|BusA_r\(7) $ (\CPU|alu|Add1~7\ $ (!\CPU|BusB\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(7),
	datad => \CPU|BusB\(7),
	cin => \CPU|alu|Add1~7\,
	combout => \CPU|alu|Add1~8_combout\);

-- Location: LCCOMB_X25_Y7_N18
\CPU|alu|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~6_combout\ = (!\CPU|alu|ADC_Q[0]~0_combout\ & (!\CPU|alu|Add0~6_combout\ & (!\CPU|alu|Add1~4_combout\ & !\CPU|alu|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|ADC_Q[0]~0_combout\,
	datab => \CPU|alu|Add0~6_combout\,
	datac => \CPU|alu|Add1~4_combout\,
	datad => \CPU|alu|Add1~2_combout\,
	combout => \CPU|alu|Mux11~6_combout\);

-- Location: LCCOMB_X25_Y7_N20
\CPU|alu|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~7_combout\ = (!\CPU|alu|Add1~6_combout\ & (!\CPU|alu|Add1~8_combout\ & \CPU|alu|Mux11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add1~6_combout\,
	datac => \CPU|alu|Add1~8_combout\,
	datad => \CPU|alu|Mux11~6_combout\,
	combout => \CPU|alu|Mux11~7_combout\);

-- Location: LCCOMB_X22_Y7_N24
\CPU|alu|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~8_combout\ = (\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Mux11~0_combout\ & (\CPU|alu|Mux11~7_combout\))) # (!\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Equal5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux11~0_combout\,
	datab => \CPU|alu|Mux0~5_combout\,
	datac => \CPU|alu|Mux11~7_combout\,
	datad => \CPU|alu|Equal5~2_combout\,
	combout => \CPU|alu|Mux11~8_combout\);

-- Location: LCCOMB_X22_Y7_N10
\CPU|alu|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~9_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|ALU_Op_r\(3) & (\CPU|alu|Mux11~8_combout\)) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Equal5~2_combout\))))) # (!\CPU|ALU_Op_r\(2) & (!\CPU|ALU_Op_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(2),
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|alu|Mux11~8_combout\,
	datad => \CPU|alu|Equal5~2_combout\,
	combout => \CPU|alu|Mux11~9_combout\);

-- Location: LCCOMB_X22_Y7_N30
\CPU|alu|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux11~14_combout\ = (\CPU|ALU_Op_r\(2) & (((\CPU|alu|Mux11~9_combout\)))) # (!\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux11~9_combout\ & (\CPU|alu|Mux11~13_combout\)) # (!\CPU|alu|Mux11~9_combout\ & ((\CPU|alu|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(2),
	datab => \CPU|alu|Mux11~13_combout\,
	datac => \CPU|alu|Mux11~5_combout\,
	datad => \CPU|alu|Mux11~9_combout\,
	combout => \CPU|alu|Mux11~14_combout\);

-- Location: LCCOMB_X22_Y7_N18
\CPU|P~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~16_combout\ = (\CPU|P~6_combout\ & (\CPU|P\(1))) # (!\CPU|P~6_combout\ & ((\CPU|alu|Mux11~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P~6_combout\,
	datab => \CPU|P\(1),
	datad => \CPU|alu|Mux11~14_combout\,
	combout => \CPU|P~16_combout\);

-- Location: LCCOMB_X22_Y7_N0
\CPU|P~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~17_combout\ = (\CPU|mcode|Mux111~2_combout\ & (\CPU|S[1]~0_combout\)) # (!\CPU|mcode|Mux111~2_combout\ & ((\CPU|P~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S[1]~0_combout\,
	datac => \CPU|mcode|Mux111~2_combout\,
	datad => \CPU|P~16_combout\,
	combout => \CPU|P~17_combout\);

-- Location: LCFF_X22_Y7_N1
\CPU|P[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(1));

-- Location: LCCOMB_X18_Y8_N10
\CPU|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux51~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & ((\CPU|P\(1)))) # (!\CPU|mcode|Mux110~27_combout\ & (\CPU|S\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~27_combout\,
	datab => \CPU|S\(1),
	datac => \CPU|mcode|Mux108~2_combout\,
	datad => \CPU|P\(1),
	combout => \CPU|Mux51~0_combout\);

-- Location: LCCOMB_X19_Y4_N20
\CPU|Y[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Y[7]~0_combout\ = (\CPU|Equal9~5_combout\ & (\CPU|mcode|Mux113~1_combout\ & (\CPU|IR\(7) & \CPU|mcode|Mux37~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~5_combout\,
	datab => \CPU|mcode|Mux113~1_combout\,
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux37~4_combout\,
	combout => \CPU|Y[7]~0_combout\);

-- Location: LCFF_X15_Y8_N5
\CPU|Y[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[1]~0_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(1));

-- Location: LCFF_X14_Y6_N27
\CPU|ABC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[1]~0_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(1));

-- Location: LCCOMB_X19_Y8_N12
\CPU|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux51~1_combout\ = (\CPU|mcode|Mux109~11_combout\ & (((\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|mcode|Mux109~11_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|ABC\(1))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|BAH[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux109~11_combout\,
	datab => \CPU|ABC\(1),
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|BAH[1]~1_combout\,
	combout => \CPU|Mux51~1_combout\);

-- Location: LCCOMB_X15_Y8_N4
\CPU|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux51~2_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Mux51~1_combout\ & ((\CPU|Y\(1)))) # (!\CPU|Mux51~1_combout\ & (\CPU|X\(1))))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|Mux51~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(1),
	datab => \CPU|mcode|Mux109~11_combout\,
	datac => \CPU|Y\(1),
	datad => \CPU|Mux51~1_combout\,
	combout => \CPU|Mux51~2_combout\);

-- Location: LCCOMB_X14_Y8_N30
\CPU|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux51~3_combout\ = (\CPU|Mux51~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux51~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux51~0_combout\,
	datad => \CPU|Mux51~2_combout\,
	combout => \CPU|Mux51~3_combout\);

-- Location: LCFF_X14_Y8_N31
\CPU|BusA_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux51~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(1));

-- Location: LCCOMB_X20_Y6_N16
\CPU|Y[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Y[0]~feeder_combout\ = \CPU|alu|Mux7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|alu|Mux7~10_combout\,
	combout => \CPU|Y[0]~feeder_combout\);

-- Location: LCFF_X20_Y6_N17
\CPU|Y[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Y[0]~feeder_combout\,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(0));

-- Location: LCCOMB_X18_Y5_N14
\VDU|Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add17~0_combout\ = (\VDU|kbReadPointer\(0) & \VDU|kbReadPointer\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|kbReadPointer\(0),
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|Add17~0_combout\);

-- Location: LCCOMB_X19_Y5_N24
\VDU|kbReadPointer[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbReadPointer[2]~2_combout\ = \VDU|kbReadPointer\(2) $ (((\VDU|Equal7~1_combout\ & (\VDU|Add17~0_combout\ & \CPU|Mux76~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal7~1_combout\,
	datab => \VDU|Add17~0_combout\,
	datac => \VDU|kbReadPointer\(2),
	datad => \CPU|Mux76~1_combout\,
	combout => \VDU|kbReadPointer[2]~2_combout\);

-- Location: LCFF_X19_Y5_N25
\VDU|kbReadPointer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|kbReadPointer[2]~2_combout\,
	aclr => \VDU|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbReadPointer\(2));

-- Location: LCCOMB_X19_Y2_N26
\VDU|kbd_ctl~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbd_ctl~3_combout\ = (\VDU|kbd_ctl~1_combout\ & (\VDU|kbd_ctl~2_combout\ & (\VDU|Equal20~0_combout\ & !\VDU|ps2PreviousByte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbd_ctl~1_combout\,
	datab => \VDU|kbd_ctl~2_combout\,
	datac => \VDU|Equal20~0_combout\,
	datad => \VDU|ps2PreviousByte\(4),
	combout => \VDU|kbd_ctl~3_combout\);

-- Location: LCCOMB_X18_Y5_N22
\VDU|kbBuffer~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~99_combout\ = (\VDU|ps2ConvertedByte\(0)) # (\VDU|kbd_ctl~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2ConvertedByte\(0),
	datad => \VDU|kbd_ctl~3_combout\,
	combout => \VDU|kbBuffer~99_combout\);

-- Location: LCFF_X18_Y5_N7
\VDU|kbBuffer~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~32_regout\);

-- Location: LCFF_X18_Y5_N1
\VDU|kbBuffer~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~99_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~11_regout\);

-- Location: LCCOMB_X18_Y5_N0
\VDU|kbBuffer~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~71_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~18_regout\) # ((\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~11_regout\ & !\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~18_regout\,
	datab => \VDU|kbReadPointer\(0),
	datac => \VDU|kbBuffer~11_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~71_combout\);

-- Location: LCCOMB_X18_Y5_N6
\VDU|kbBuffer~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~72_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~71_combout\ & ((\VDU|kbBuffer~32_regout\))) # (!\VDU|kbBuffer~71_combout\ & (\VDU|kbBuffer~25_regout\)))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~25_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~32_regout\,
	datad => \VDU|kbBuffer~71_combout\,
	combout => \VDU|kbBuffer~72_combout\);

-- Location: LCCOMB_X13_Y5_N28
\VDU|dataOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut[0]~0_combout\ = (\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~74_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~74_combout\,
	datab => \VDU|kbReadPointer\(2),
	datad => \VDU|kbBuffer~72_combout\,
	combout => \VDU|dataOut[0]~0_combout\);

-- Location: LCCOMB_X19_Y5_N18
\VDU|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal7~0_combout\ = (\VDU|kbInPointer\(0) & (\VDU|kbReadPointer\(0) & (\VDU|kbInPointer\(1) $ (!\VDU|kbReadPointer\(1))))) # (!\VDU|kbInPointer\(0) & (!\VDU|kbReadPointer\(0) & (\VDU|kbInPointer\(1) $ (!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(0),
	datab => \VDU|kbInPointer\(1),
	datac => \VDU|kbReadPointer\(0),
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|Equal7~0_combout\);

-- Location: LCCOMB_X18_Y5_N20
\VDU|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal7~1_combout\ = (\VDU|kbInPointer\(2) $ (\VDU|kbReadPointer\(2))) # (!\VDU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbInPointer\(2),
	datab => \VDU|kbReadPointer\(2),
	datad => \VDU|Equal7~0_combout\,
	combout => \VDU|Equal7~1_combout\);

-- Location: LCFF_X13_Y5_N29
\VDU|dataOut[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut[0]~0_combout\,
	sdata => \VDU|Equal7~1_combout\,
	sload => \CPU|ALT_INV_Mux76~1_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(0));

-- Location: LCCOMB_X17_Y11_N6
\UART|rxInPointer[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[0]~6_combout\ = \UART|rxInPointer\(0) $ (VCC)
-- \UART|rxInPointer[0]~7\ = CARRY(\UART|rxInPointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datad => VCC,
	combout => \UART|rxInPointer[0]~6_combout\,
	cout => \UART|rxInPointer[0]~7\);

-- Location: LCCOMB_X17_Y11_N8
\UART|rxInPointer[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[1]~8_combout\ = (\UART|rxInPointer\(1) & (!\UART|rxInPointer[0]~7\)) # (!\UART|rxInPointer\(1) & ((\UART|rxInPointer[0]~7\) # (GND)))
-- \UART|rxInPointer[1]~9\ = CARRY((!\UART|rxInPointer[0]~7\) # (!\UART|rxInPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(1),
	datad => VCC,
	cin => \UART|rxInPointer[0]~7\,
	combout => \UART|rxInPointer[1]~8_combout\,
	cout => \UART|rxInPointer[1]~9\);

-- Location: LCCOMB_X22_Y11_N30
\UART|rxState.idle~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.idle~4_combout\ = !\UART|rxState.stopBit~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxState.stopBit~regout\,
	combout => \UART|rxState.idle~4_combout\);

-- Location: LCCOMB_X27_Y7_N30
\BaudRateGen|w_serialCount[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount[4]~0_combout\ = !\BaudRateGen|w_serialCount\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BaudRateGen|w_serialCount\(4),
	combout => \BaudRateGen|w_serialCount[4]~0_combout\);

-- Location: LCFF_X27_Y7_N31
\BaudRateGen|w_serialCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(4));

-- Location: LCCOMB_X27_Y7_N2
\BaudRateGen|w_serialCount_d[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[4]~1_cout\ = CARRY(\BaudRateGen|w_serialCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(4),
	datad => VCC,
	cout => \BaudRateGen|w_serialCount_d[4]~1_cout\);

-- Location: LCCOMB_X27_Y7_N4
\BaudRateGen|w_serialCount_d[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[5]~2_combout\ = (\BaudRateGen|w_serialCount\(5) & (\BaudRateGen|w_serialCount_d[4]~1_cout\ & VCC)) # (!\BaudRateGen|w_serialCount\(5) & (!\BaudRateGen|w_serialCount_d[4]~1_cout\))
-- \BaudRateGen|w_serialCount_d[5]~3\ = CARRY((!\BaudRateGen|w_serialCount\(5) & !\BaudRateGen|w_serialCount_d[4]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(5),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[4]~1_cout\,
	combout => \BaudRateGen|w_serialCount_d[5]~2_combout\,
	cout => \BaudRateGen|w_serialCount_d[5]~3\);

-- Location: LCFF_X27_Y7_N5
\BaudRateGen|w_serialCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(5));

-- Location: LCCOMB_X27_Y7_N8
\BaudRateGen|w_serialCount_d[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[7]~6_combout\ = (\BaudRateGen|w_serialCount\(7) & (!\BaudRateGen|w_serialCount_d[6]~5\)) # (!\BaudRateGen|w_serialCount\(7) & ((\BaudRateGen|w_serialCount_d[6]~5\) # (GND)))
-- \BaudRateGen|w_serialCount_d[7]~7\ = CARRY((!\BaudRateGen|w_serialCount_d[6]~5\) # (!\BaudRateGen|w_serialCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(7),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[6]~5\,
	combout => \BaudRateGen|w_serialCount_d[7]~6_combout\,
	cout => \BaudRateGen|w_serialCount_d[7]~7\);

-- Location: LCFF_X27_Y7_N9
\BaudRateGen|w_serialCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(7));

-- Location: LCCOMB_X27_Y7_N14
\BaudRateGen|w_serialCount_d[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[10]~12_combout\ = (\BaudRateGen|w_serialCount\(10) & (\BaudRateGen|w_serialCount_d[9]~11\ $ (GND))) # (!\BaudRateGen|w_serialCount\(10) & (!\BaudRateGen|w_serialCount_d[9]~11\ & VCC))
-- \BaudRateGen|w_serialCount_d[10]~13\ = CARRY((\BaudRateGen|w_serialCount\(10) & !\BaudRateGen|w_serialCount_d[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(10),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[9]~11\,
	combout => \BaudRateGen|w_serialCount_d[10]~12_combout\,
	cout => \BaudRateGen|w_serialCount_d[10]~13\);

-- Location: LCFF_X27_Y7_N15
\BaudRateGen|w_serialCount[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(10));

-- Location: LCCOMB_X27_Y7_N18
\BaudRateGen|w_serialCount_d[12]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[12]~16_combout\ = (\BaudRateGen|w_serialCount\(12) & (\BaudRateGen|w_serialCount_d[11]~15\ $ (GND))) # (!\BaudRateGen|w_serialCount\(12) & (!\BaudRateGen|w_serialCount_d[11]~15\ & VCC))
-- \BaudRateGen|w_serialCount_d[12]~17\ = CARRY((\BaudRateGen|w_serialCount\(12) & !\BaudRateGen|w_serialCount_d[11]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(12),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[11]~15\,
	combout => \BaudRateGen|w_serialCount_d[12]~16_combout\,
	cout => \BaudRateGen|w_serialCount_d[12]~17\);

-- Location: LCFF_X27_Y7_N19
\BaudRateGen|w_serialCount[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(12));

-- Location: LCCOMB_X27_Y7_N22
\BaudRateGen|w_serialCount_d[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[14]~20_combout\ = (\BaudRateGen|w_serialCount\(14) & (\BaudRateGen|w_serialCount_d[13]~19\ $ (GND))) # (!\BaudRateGen|w_serialCount\(14) & (!\BaudRateGen|w_serialCount_d[13]~19\ & VCC))
-- \BaudRateGen|w_serialCount_d[14]~21\ = CARRY((\BaudRateGen|w_serialCount\(14) & !\BaudRateGen|w_serialCount_d[13]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(14),
	datad => VCC,
	cin => \BaudRateGen|w_serialCount_d[13]~19\,
	combout => \BaudRateGen|w_serialCount_d[14]~20_combout\,
	cout => \BaudRateGen|w_serialCount_d[14]~21\);

-- Location: LCFF_X27_Y7_N23
\BaudRateGen|w_serialCount[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|w_serialCount_d[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(14));

-- Location: LCCOMB_X27_Y7_N24
\BaudRateGen|w_serialCount_d[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|w_serialCount_d[15]~22_combout\ = \BaudRateGen|w_serialCount_d[14]~21\ $ (\BaudRateGen|w_serialCount\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \BaudRateGen|w_serialCount\(15),
	cin => \BaudRateGen|w_serialCount_d[14]~21\,
	combout => \BaudRateGen|w_serialCount_d[15]~22_combout\);

-- Location: LCFF_X27_Y7_N29
\BaudRateGen|w_serialCount[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \BaudRateGen|w_serialCount_d[15]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|w_serialCount\(15));

-- Location: LCCOMB_X26_Y7_N12
\BaudRateGen|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BaudRateGen|process_0~0_combout\ = (!\BaudRateGen|w_serialCount\(15) & \BaudRateGen|w_serialCount_d[15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|w_serialCount\(15),
	datad => \BaudRateGen|w_serialCount_d[15]~22_combout\,
	combout => \BaudRateGen|process_0~0_combout\);

-- Location: LCFF_X26_Y7_N13
\BaudRateGen|o_serialEn\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \BaudRateGen|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BaudRateGen|o_serialEn~regout\);

-- Location: LCCOMB_X22_Y11_N22
\UART|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector0~0_combout\ = (\UART|rxState.dataBit~regout\ & (\UART|rxState.idle~0_combout\ $ (\UART|rxBitCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.idle~0_combout\,
	datac => \UART|rxBitCount\(3),
	datad => \UART|rxState.dataBit~regout\,
	combout => \UART|Selector0~0_combout\);

-- Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rxd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rxd,
	combout => \i_rxd~combout\);

-- Location: LCCOMB_X25_Y11_N6
\UART|rxFilter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[0]~6_combout\ = \UART|rxFilter\(0) $ (VCC)
-- \UART|rxFilter[0]~7\ = CARRY(\UART|rxFilter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(0),
	datad => VCC,
	combout => \UART|rxFilter[0]~6_combout\,
	cout => \UART|rxFilter[0]~7\);

-- Location: LCCOMB_X25_Y11_N8
\UART|rxFilter[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[1]~8_combout\ = (\UART|process_2~4_combout\ & ((\UART|rxFilter\(1) & (!\UART|rxFilter[0]~7\)) # (!\UART|rxFilter\(1) & ((\UART|rxFilter[0]~7\) # (GND))))) # (!\UART|process_2~4_combout\ & ((\UART|rxFilter\(1) & (\UART|rxFilter[0]~7\ & VCC)) 
-- # (!\UART|rxFilter\(1) & (!\UART|rxFilter[0]~7\))))
-- \UART|rxFilter[1]~9\ = CARRY((\UART|process_2~4_combout\ & ((!\UART|rxFilter[0]~7\) # (!\UART|rxFilter\(1)))) # (!\UART|process_2~4_combout\ & (!\UART|rxFilter\(1) & !\UART|rxFilter[0]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|process_2~4_combout\,
	datab => \UART|rxFilter\(1),
	datad => VCC,
	cin => \UART|rxFilter[0]~7\,
	combout => \UART|rxFilter[1]~8_combout\,
	cout => \UART|rxFilter[1]~9\);

-- Location: LCFF_X25_Y11_N7
\UART|rxFilter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[0]~6_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(0));

-- Location: LCCOMB_X25_Y11_N22
\UART|process_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_2~0_combout\ = (!\UART|rxFilter\(2) & (!\UART|rxFilter\(3) & (\i_rxd~combout\ & !\UART|rxFilter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(2),
	datab => \UART|rxFilter\(3),
	datac => \i_rxd~combout\,
	datad => \UART|rxFilter\(0),
	combout => \UART|process_2~0_combout\);

-- Location: LCCOMB_X25_Y11_N0
\UART|process_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_2~1_combout\ = (\UART|rxFilter\(5) & (\UART|rxFilter\(4) & (\UART|rxFilter\(1) & \UART|process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(5),
	datab => \UART|rxFilter\(4),
	datac => \UART|rxFilter\(1),
	datad => \UART|process_2~0_combout\,
	combout => \UART|process_2~1_combout\);

-- Location: LCCOMB_X25_Y11_N24
\UART|rxFilter[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[2]~10_combout\ = (!\UART|process_2~1_combout\ & ((\i_rxd~combout\) # (!\UART|process_2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rxd~combout\,
	datac => \UART|process_2~3_combout\,
	datad => \UART|process_2~1_combout\,
	combout => \UART|rxFilter[2]~10_combout\);

-- Location: LCFF_X25_Y11_N9
\UART|rxFilter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[1]~8_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(1));

-- Location: LCCOMB_X25_Y11_N12
\UART|rxFilter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxFilter[3]~13_combout\ = (\UART|rxFilter\(3) & ((\UART|process_2~4_combout\ & (!\UART|rxFilter[2]~12\)) # (!\UART|process_2~4_combout\ & (\UART|rxFilter[2]~12\ & VCC)))) # (!\UART|rxFilter\(3) & ((\UART|process_2~4_combout\ & 
-- ((\UART|rxFilter[2]~12\) # (GND))) # (!\UART|process_2~4_combout\ & (!\UART|rxFilter[2]~12\))))
-- \UART|rxFilter[3]~14\ = CARRY((\UART|rxFilter\(3) & (\UART|process_2~4_combout\ & !\UART|rxFilter[2]~12\)) # (!\UART|rxFilter\(3) & ((\UART|process_2~4_combout\) # (!\UART|rxFilter[2]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(3),
	datab => \UART|process_2~4_combout\,
	datad => VCC,
	cin => \UART|rxFilter[2]~12\,
	combout => \UART|rxFilter[3]~13_combout\,
	cout => \UART|rxFilter[3]~14\);

-- Location: LCFF_X25_Y11_N13
\UART|rxFilter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[3]~13_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(3));

-- Location: LCCOMB_X25_Y11_N30
\UART|process_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_2~2_combout\ = (!\UART|rxFilter\(2) & (!\UART|rxFilter\(3) & (!\UART|rxFilter\(1) & !\UART|rxFilter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(2),
	datab => \UART|rxFilter\(3),
	datac => \UART|rxFilter\(1),
	datad => \UART|rxFilter\(0),
	combout => \UART|process_2~2_combout\);

-- Location: LCCOMB_X25_Y11_N26
\UART|process_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_2~4_combout\ = (\i_rxd~combout\) # ((!\UART|rxFilter\(5) & (!\UART|rxFilter\(4) & \UART|process_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(5),
	datab => \i_rxd~combout\,
	datac => \UART|rxFilter\(4),
	datad => \UART|process_2~2_combout\,
	combout => \UART|process_2~4_combout\);

-- Location: LCFF_X25_Y11_N15
\UART|rxFilter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxFilter[4]~15_combout\,
	ena => \UART|rxFilter[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxFilter\(4));

-- Location: LCCOMB_X25_Y11_N4
\UART|process_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_2~3_combout\ = (!\UART|rxFilter\(5) & (!\UART|rxFilter\(4) & \UART|process_2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxFilter\(5),
	datac => \UART|rxFilter\(4),
	datad => \UART|process_2~2_combout\,
	combout => \UART|process_2~3_combout\);

-- Location: LCCOMB_X25_Y11_N28
\UART|rxdFiltered~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxdFiltered~0_combout\ = (\i_rxd~combout\ & (((\UART|rxdFiltered~regout\ & !\UART|process_2~1_combout\)))) # (!\i_rxd~combout\ & ((\UART|process_2~3_combout\) # ((\UART|rxdFiltered~regout\ & !\UART|process_2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rxd~combout\,
	datab => \UART|process_2~3_combout\,
	datac => \UART|rxdFiltered~regout\,
	datad => \UART|process_2~1_combout\,
	combout => \UART|rxdFiltered~0_combout\);

-- Location: LCFF_X25_Y11_N29
\UART|rxdFiltered\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxdFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxdFiltered~regout\);

-- Location: LCCOMB_X22_Y11_N26
\UART|rxBitCount[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBitCount[0]~0_combout\ = (!\UART|rxState.idle~regout\ & !\UART|rxdFiltered~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxState.idle~regout\,
	datac => \UART|rxdFiltered~regout\,
	combout => \UART|rxBitCount[0]~0_combout\);

-- Location: LCCOMB_X15_Y11_N4
\UART|rxClockCount[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[0]~6_combout\ = \UART|rxClockCount\(0) $ (VCC)
-- \UART|rxClockCount[0]~7\ = CARRY(\UART|rxClockCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxClockCount\(0),
	datad => VCC,
	combout => \UART|rxClockCount[0]~6_combout\,
	cout => \UART|rxClockCount[0]~7\);

-- Location: LCCOMB_X15_Y11_N12
\UART|rxClockCount[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[4]~16_combout\ = (\UART|rxClockCount\(4) & (\UART|rxClockCount[3]~13\ $ (GND))) # (!\UART|rxClockCount\(4) & (!\UART|rxClockCount[3]~13\ & VCC))
-- \UART|rxClockCount[4]~17\ = CARRY((\UART|rxClockCount\(4) & !\UART|rxClockCount[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(4),
	datad => VCC,
	cin => \UART|rxClockCount[3]~13\,
	combout => \UART|rxClockCount[4]~16_combout\,
	cout => \UART|rxClockCount[4]~17\);

-- Location: LCFF_X15_Y11_N13
\UART|rxClockCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[4]~16_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(4));

-- Location: LCCOMB_X15_Y11_N28
\UART|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal4~0_combout\ = (\UART|rxClockCount\(1) & (\UART|rxClockCount\(2) & (\UART|rxClockCount\(0) & !\UART|rxClockCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(1),
	datab => \UART|rxClockCount\(2),
	datac => \UART|rxClockCount\(0),
	datad => \UART|rxClockCount\(4),
	combout => \UART|Equal4~0_combout\);

-- Location: LCCOMB_X15_Y11_N20
\UART|rxClockCount[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[0]~14_combout\ = ((!\UART|rxClockCount\(3) & (\UART|Equal4~0_combout\ & !\UART|rxClockCount\(5)))) # (!\UART|rxdFiltered~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(3),
	datab => \UART|Equal4~0_combout\,
	datac => \UART|rxClockCount\(5),
	datad => \UART|rxdFiltered~regout\,
	combout => \UART|rxClockCount[0]~14_combout\);

-- Location: LCCOMB_X15_Y11_N22
\UART|rxClockCount[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[0]~15_combout\ = (\UART|rxState.idle~regout\ & (\UART|Equal5~0_combout\)) # (!\UART|rxState.idle~regout\ & ((\UART|rxClockCount[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|Equal5~0_combout\,
	datac => \UART|rxClockCount[0]~14_combout\,
	datad => \UART|rxState.idle~regout\,
	combout => \UART|rxClockCount[0]~15_combout\);

-- Location: LCFF_X15_Y11_N5
\UART|rxClockCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[0]~6_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(0));

-- Location: LCCOMB_X15_Y11_N8
\UART|rxClockCount[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[2]~10_combout\ = (\UART|rxClockCount\(2) & (\UART|rxClockCount[1]~9\ $ (GND))) # (!\UART|rxClockCount\(2) & (!\UART|rxClockCount[1]~9\ & VCC))
-- \UART|rxClockCount[2]~11\ = CARRY((\UART|rxClockCount\(2) & !\UART|rxClockCount[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxClockCount\(2),
	datad => VCC,
	cin => \UART|rxClockCount[1]~9\,
	combout => \UART|rxClockCount[2]~10_combout\,
	cout => \UART|rxClockCount[2]~11\);

-- Location: LCFF_X15_Y11_N9
\UART|rxClockCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[2]~10_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(2));

-- Location: LCCOMB_X15_Y11_N14
\UART|rxClockCount[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxClockCount[5]~18_combout\ = \UART|rxClockCount\(5) $ (\UART|rxClockCount[4]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxClockCount\(5),
	cin => \UART|rxClockCount[4]~17\,
	combout => \UART|rxClockCount[5]~18_combout\);

-- Location: LCFF_X15_Y11_N15
\UART|rxClockCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxClockCount[5]~18_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|rxClockCount[0]~15_combout\,
	ena => \BaudRateGen|o_serialEn~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxClockCount\(5));

-- Location: LCCOMB_X15_Y11_N30
\UART|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal5~0_combout\ = (\UART|rxClockCount\(3) & (!\UART|rxClockCount\(5) & \UART|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxClockCount\(3),
	datac => \UART|rxClockCount\(5),
	datad => \UART|Equal4~0_combout\,
	combout => \UART|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y11_N0
\UART|rxBitCount[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBitCount[0]~1_combout\ = (\BaudRateGen|o_serialEn~regout\ & ((\UART|rxBitCount[0]~0_combout\) # ((\UART|rxState.dataBit~regout\ & \UART|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datab => \UART|rxBitCount[0]~0_combout\,
	datac => \BaudRateGen|o_serialEn~regout\,
	datad => \UART|Equal5~0_combout\,
	combout => \UART|rxBitCount[0]~1_combout\);

-- Location: LCFF_X22_Y11_N23
\UART|rxBitCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector0~0_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxBitCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBitCount\(3));

-- Location: LCCOMB_X22_Y11_N10
\UART|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector3~0_combout\ = (\UART|rxState.dataBit~regout\ & !\UART|rxBitCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datac => \UART|rxBitCount\(0),
	combout => \UART|Selector3~0_combout\);

-- Location: LCFF_X22_Y11_N11
\UART|rxBitCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector3~0_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxBitCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBitCount\(0));

-- Location: LCCOMB_X22_Y11_N4
\UART|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector2~0_combout\ = (\UART|rxState.dataBit~regout\ & (\UART|rxBitCount\(1) $ (\UART|rxBitCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datac => \UART|rxBitCount\(1),
	datad => \UART|rxBitCount\(0),
	combout => \UART|Selector2~0_combout\);

-- Location: LCFF_X22_Y11_N5
\UART|rxBitCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector2~0_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxBitCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBitCount\(1));

-- Location: LCCOMB_X22_Y11_N12
\UART|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector1~0_combout\ = (\UART|rxState.dataBit~regout\ & (\UART|rxBitCount\(2) $ (((\UART|rxBitCount\(1) & \UART|rxBitCount\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datab => \UART|rxBitCount\(1),
	datac => \UART|rxBitCount\(2),
	datad => \UART|rxBitCount\(0),
	combout => \UART|Selector1~0_combout\);

-- Location: LCFF_X22_Y11_N13
\UART|rxBitCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|Selector1~0_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxBitCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBitCount\(2));

-- Location: LCCOMB_X22_Y11_N24
\UART|rxState.idle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.idle~0_combout\ = (\UART|rxBitCount\(0) & (\UART|rxBitCount\(1) & \UART|rxBitCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBitCount\(0),
	datab => \UART|rxBitCount\(1),
	datad => \UART|rxBitCount\(2),
	combout => \UART|rxState.idle~0_combout\);

-- Location: LCCOMB_X22_Y11_N6
\UART|rxState.idle~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.idle~1_combout\ = ((\UART|rxState.dataBit~regout\ & ((\UART|rxBitCount\(3)) # (!\UART|rxState.idle~0_combout\)))) # (!\UART|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datab => \UART|rxBitCount\(3),
	datac => \UART|rxState.idle~0_combout\,
	datad => \UART|Equal5~0_combout\,
	combout => \UART|rxState.idle~1_combout\);

-- Location: LCCOMB_X22_Y11_N8
\UART|rxState.idle~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.idle~3_combout\ = (\BaudRateGen|o_serialEn~regout\ & ((\UART|rxState.idle~regout\ & ((!\UART|rxState.idle~1_combout\))) # (!\UART|rxState.idle~regout\ & (!\UART|rxState.idle~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.idle~2_combout\,
	datab => \UART|rxState.idle~regout\,
	datac => \BaudRateGen|o_serialEn~regout\,
	datad => \UART|rxState.idle~1_combout\,
	combout => \UART|rxState.idle~3_combout\);

-- Location: LCFF_X22_Y11_N31
\UART|rxState.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxState.idle~4_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxState.idle~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxState.idle~regout\);

-- Location: LCCOMB_X22_Y11_N16
\UART|rxState.dataBit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxState.dataBit~0_combout\ = !\UART|rxState.idle~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxState.idle~regout\,
	combout => \UART|rxState.dataBit~0_combout\);

-- Location: LCFF_X22_Y11_N17
\UART|rxState.dataBit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxState.dataBit~0_combout\,
	aclr => \UART|func_reset~regout\,
	ena => \UART|rxState.idle~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxState.dataBit~regout\);

-- Location: LCFF_X22_Y11_N25
\UART|rxState.stopBit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxState.dataBit~regout\,
	aclr => \UART|func_reset~regout\,
	sload => VCC,
	ena => \UART|rxState.idle~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxState.stopBit~regout\);

-- Location: LCCOMB_X19_Y11_N24
\UART|rxInPointer[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[0]~14_combout\ = (\UART|Equal5~0_combout\ & (\UART|rxState.stopBit~regout\ & \BaudRateGen|o_serialEn~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Equal5~0_combout\,
	datab => \UART|rxState.stopBit~regout\,
	datad => \BaudRateGen|o_serialEn~regout\,
	combout => \UART|rxInPointer[0]~14_combout\);

-- Location: LCFF_X17_Y11_N9
\UART|rxInPointer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[1]~8_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(1));

-- Location: LCCOMB_X17_Y11_N10
\UART|rxInPointer[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[2]~10_combout\ = (\UART|rxInPointer\(2) & (\UART|rxInPointer[1]~9\ $ (GND))) # (!\UART|rxInPointer\(2) & (!\UART|rxInPointer[1]~9\ & VCC))
-- \UART|rxInPointer[2]~11\ = CARRY((\UART|rxInPointer\(2) & !\UART|rxInPointer[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datad => VCC,
	cin => \UART|rxInPointer[1]~9\,
	combout => \UART|rxInPointer[2]~10_combout\,
	cout => \UART|rxInPointer[2]~11\);

-- Location: LCCOMB_X17_Y11_N12
\UART|rxInPointer[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[3]~12_combout\ = (\UART|rxInPointer\(3) & (!\UART|rxInPointer[2]~11\)) # (!\UART|rxInPointer\(3) & ((\UART|rxInPointer[2]~11\) # (GND)))
-- \UART|rxInPointer[3]~13\ = CARRY((!\UART|rxInPointer[2]~11\) # (!\UART|rxInPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(3),
	datad => VCC,
	cin => \UART|rxInPointer[2]~11\,
	combout => \UART|rxInPointer[3]~12_combout\,
	cout => \UART|rxInPointer[3]~13\);

-- Location: LCCOMB_X17_Y11_N14
\UART|rxInPointer[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[4]~15_combout\ = (\UART|rxInPointer\(4) & (\UART|rxInPointer[3]~13\ $ (GND))) # (!\UART|rxInPointer\(4) & (!\UART|rxInPointer[3]~13\ & VCC))
-- \UART|rxInPointer[4]~16\ = CARRY((\UART|rxInPointer\(4) & !\UART|rxInPointer[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(4),
	datad => VCC,
	cin => \UART|rxInPointer[3]~13\,
	combout => \UART|rxInPointer[4]~15_combout\,
	cout => \UART|rxInPointer[4]~16\);

-- Location: LCFF_X17_Y11_N15
\UART|rxInPointer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[4]~15_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(4));

-- Location: LCCOMB_X17_Y11_N16
\UART|rxInPointer[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxInPointer[5]~17_combout\ = \UART|rxInPointer\(5) $ (\UART|rxInPointer[4]~16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(5),
	cin => \UART|rxInPointer[4]~16\,
	combout => \UART|rxInPointer[5]~17_combout\);

-- Location: LCFF_X17_Y11_N17
\UART|rxInPointer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[5]~17_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(5));

-- Location: LCFF_X17_Y11_N13
\UART|rxInPointer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[3]~12_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(3));

-- Location: LCCOMB_X17_Y11_N26
\UART|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan4~0_combout\ = (((!\UART|rxInPointer\(0)) # (!\UART|rxInPointer\(1))) # (!\UART|rxInPointer\(3))) # (!\UART|rxInPointer\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(3),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(0),
	combout => \UART|LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y11_N0
\UART|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan4~1_combout\ = (\UART|rxInPointer\(4)) # ((\UART|rxInPointer\(5)) # (!\UART|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(4),
	datac => \UART|rxInPointer\(5),
	datad => \UART|LessThan4~0_combout\,
	combout => \UART|LessThan4~1_combout\);

-- Location: LCFF_X17_Y11_N7
\UART|rxInPointer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[0]~6_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(0));

-- Location: LCCOMB_X19_Y7_N14
\UART|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal0~0_combout\ = (\UART|rxInPointer\(1) & (\UART|rxReadPointer\(1) & (\UART|rxReadPointer\(0) $ (!\UART|rxInPointer\(0))))) # (!\UART|rxInPointer\(1) & (!\UART|rxReadPointer\(1) & (\UART|rxReadPointer\(0) $ (!\UART|rxInPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(1),
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxInPointer\(0),
	datad => \UART|rxReadPointer\(1),
	combout => \UART|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y11_N4
\UART|rxReadPointer[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[2]~12_combout\ = (\UART|rxReadPointer\(2) & (\UART|rxReadPointer[1]~11\ $ (GND))) # (!\UART|rxReadPointer\(2) & (!\UART|rxReadPointer[1]~11\ & VCC))
-- \UART|rxReadPointer[2]~13\ = CARRY((\UART|rxReadPointer\(2) & !\UART|rxReadPointer[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxReadPointer\(2),
	datad => VCC,
	cin => \UART|rxReadPointer[1]~11\,
	combout => \UART|rxReadPointer[2]~12_combout\,
	cout => \UART|rxReadPointer[2]~13\);

-- Location: LCCOMB_X20_Y11_N6
\UART|rxReadPointer[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[3]~14_combout\ = (\UART|rxReadPointer\(3) & (!\UART|rxReadPointer[2]~13\)) # (!\UART|rxReadPointer\(3) & ((\UART|rxReadPointer[2]~13\) # (GND)))
-- \UART|rxReadPointer[3]~15\ = CARRY((!\UART|rxReadPointer[2]~13\) # (!\UART|rxReadPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datad => VCC,
	cin => \UART|rxReadPointer[2]~13\,
	combout => \UART|rxReadPointer[3]~14_combout\,
	cout => \UART|rxReadPointer[3]~15\);

-- Location: LCCOMB_X20_Y11_N8
\UART|rxReadPointer[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[4]~16_combout\ = (\UART|rxReadPointer\(4) & (\UART|rxReadPointer[3]~15\ $ (GND))) # (!\UART|rxReadPointer\(4) & (!\UART|rxReadPointer[3]~15\ & VCC))
-- \UART|rxReadPointer[4]~17\ = CARRY((\UART|rxReadPointer\(4) & !\UART|rxReadPointer[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxReadPointer\(4),
	datad => VCC,
	cin => \UART|rxReadPointer[3]~15\,
	combout => \UART|rxReadPointer[4]~16_combout\,
	cout => \UART|rxReadPointer[4]~17\);

-- Location: LCCOMB_X20_Y11_N10
\UART|rxReadPointer[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[5]~18_combout\ = \UART|rxReadPointer[4]~17\ $ (\UART|rxReadPointer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxReadPointer\(5),
	cin => \UART|rxReadPointer[4]~17\,
	combout => \UART|rxReadPointer[5]~18_combout\);

-- Location: LCCOMB_X19_Y7_N22
\UART|rxReadPointer[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[0]~20_combout\ = (\CPU|Mux76~1_combout\ & (((!\UART|Equal0~0_combout\) # (!\UART|Equal0~2_combout\)) # (!\UART|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Equal0~1_combout\,
	datab => \UART|Equal0~2_combout\,
	datac => \UART|Equal0~0_combout\,
	datad => \CPU|Mux76~1_combout\,
	combout => \UART|rxReadPointer[0]~20_combout\);

-- Location: LCFF_X20_Y11_N11
\UART|rxReadPointer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[5]~18_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(5));

-- Location: LCFF_X20_Y11_N7
\UART|rxReadPointer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[3]~14_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(3));

-- Location: LCCOMB_X21_Y10_N0
\UART|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan3~0_combout\ = (((!\UART|rxReadPointer\(1)) # (!\UART|rxReadPointer\(0))) # (!\UART|rxReadPointer\(3))) # (!\UART|rxReadPointer\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxReadPointer\(0),
	datad => \UART|rxReadPointer\(1),
	combout => \UART|LessThan3~0_combout\);

-- Location: LCCOMB_X19_Y11_N6
\UART|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|LessThan3~1_combout\ = (\UART|rxReadPointer\(4)) # ((\UART|rxReadPointer\(5)) # (!\UART|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxReadPointer\(4),
	datac => \UART|rxReadPointer\(5),
	datad => \UART|LessThan3~0_combout\,
	combout => \UART|LessThan3~1_combout\);

-- Location: LCFF_X20_Y11_N9
\UART|rxReadPointer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[4]~16_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(4));

-- Location: LCCOMB_X19_Y11_N28
\UART|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal0~2_combout\ = (\UART|rxInPointer\(4) & (\UART|rxReadPointer\(4) & (\UART|rxReadPointer\(5) $ (!\UART|rxInPointer\(5))))) # (!\UART|rxInPointer\(4) & (!\UART|rxReadPointer\(4) & (\UART|rxReadPointer\(5) $ (!\UART|rxInPointer\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(4),
	datab => \UART|rxReadPointer\(4),
	datac => \UART|rxReadPointer\(5),
	datad => \UART|rxInPointer\(5),
	combout => \UART|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y7_N30
\UART|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal0~3_combout\ = (\UART|Equal0~1_combout\ & (\UART|Equal0~0_combout\ & \UART|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Equal0~1_combout\,
	datab => \UART|Equal0~0_combout\,
	datad => \UART|Equal0~2_combout\,
	combout => \UART|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y11_N26
\UART|rxCurrentByteBuffer[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxCurrentByteBuffer[7]~3_combout\ = !\UART|rxdFiltered~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxdFiltered~regout\,
	combout => \UART|rxCurrentByteBuffer[7]~3_combout\);

-- Location: LCCOMB_X22_Y11_N18
\UART|rxCurrentByteBuffer[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxCurrentByteBuffer[0]~2_combout\ = (\UART|rxState.dataBit~regout\ & (!\UART|func_reset~regout\ & (\BaudRateGen|o_serialEn~regout\ & \UART|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxState.dataBit~regout\,
	datab => \UART|func_reset~regout\,
	datac => \BaudRateGen|o_serialEn~regout\,
	datad => \UART|Equal5~0_combout\,
	combout => \UART|rxCurrentByteBuffer[0]~2_combout\);

-- Location: LCFF_X15_Y11_N27
\UART|rxCurrentByteBuffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxCurrentByteBuffer[7]~3_combout\,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(7));

-- Location: LCFF_X22_Y10_N23
\UART|rxCurrentByteBuffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(6));

-- Location: LCFF_X21_Y11_N25
\UART|rxCurrentByteBuffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(5));

-- Location: LCCOMB_X22_Y10_N20
\UART|rxCurrentByteBuffer[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxCurrentByteBuffer[4]~feeder_combout\ = \UART|rxCurrentByteBuffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(5),
	combout => \UART|rxCurrentByteBuffer[4]~feeder_combout\);

-- Location: LCFF_X22_Y10_N21
\UART|rxCurrentByteBuffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxCurrentByteBuffer[4]~feeder_combout\,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(4));

-- Location: LCFF_X22_Y10_N27
\UART|rxCurrentByteBuffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(3));

-- Location: LCCOMB_X22_Y10_N12
\UART|rxCurrentByteBuffer[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxCurrentByteBuffer[2]~feeder_combout\ = \UART|rxCurrentByteBuffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(3),
	combout => \UART|rxCurrentByteBuffer[2]~feeder_combout\);

-- Location: LCFF_X22_Y10_N13
\UART|rxCurrentByteBuffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxCurrentByteBuffer[2]~feeder_combout\,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(2));

-- Location: LCFF_X21_Y11_N13
\UART|rxCurrentByteBuffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(1));

-- Location: LCFF_X18_Y10_N7
\UART|rxCurrentByteBuffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxCurrentByteBuffer[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxCurrentByteBuffer\(0));

-- Location: LCCOMB_X20_Y9_N8
\UART|rxBuffer~101feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~101feeder_combout\ = \UART|rxCurrentByteBuffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(0),
	combout => \UART|rxBuffer~101feeder_combout\);

-- Location: LCFF_X17_Y11_N11
\UART|rxInPointer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxInPointer[2]~10_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan4~1_combout\,
	ena => \UART|rxInPointer[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxInPointer\(2));

-- Location: LCCOMB_X20_Y7_N18
\UART|rxBuffer~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~227_combout\ = (\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & (!\UART|rxInPointer\(2) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~227_combout\);

-- Location: LCCOMB_X20_Y9_N14
\UART|rxBuffer~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~228_combout\ = (!\UART|func_reset~regout\ & (\UART|rxInPointer[0]~14_combout\ & \UART|rxBuffer~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datac => \UART|rxInPointer[0]~14_combout\,
	datad => \UART|rxBuffer~227_combout\,
	combout => \UART|rxBuffer~228_combout\);

-- Location: LCFF_X20_Y9_N9
\UART|rxBuffer~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~101feeder_combout\,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~101_regout\);

-- Location: LCCOMB_X19_Y10_N12
\UART|rxBuffer~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~222_combout\ = (\UART|rxBuffer~221_combout\ & (\UART|rxInPointer[0]~14_combout\ & !\UART|func_reset~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~221_combout\,
	datab => \UART|rxInPointer[0]~14_combout\,
	datad => \UART|func_reset~regout\,
	combout => \UART|rxBuffer~222_combout\);

-- Location: LCFF_X19_Y10_N21
\UART|rxBuffer~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~93_regout\);

-- Location: LCCOMB_X19_Y11_N14
\UART|rxBuffer~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~223_combout\ = (!\UART|rxInPointer\(2) & (\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~223_combout\);

-- Location: LCCOMB_X20_Y10_N28
\UART|rxBuffer~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~224_combout\ = (\UART|rxInPointer[0]~14_combout\ & (!\UART|func_reset~regout\ & \UART|rxBuffer~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer[0]~14_combout\,
	datab => \UART|func_reset~regout\,
	datad => \UART|rxBuffer~223_combout\,
	combout => \UART|rxBuffer~224_combout\);

-- Location: LCFF_X20_Y10_N5
\UART|rxBuffer~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~85_regout\);

-- Location: LCCOMB_X20_Y10_N4
\UART|rxBuffer~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~141_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxBuffer~85_regout\) # (\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (\UART|rxBuffer~77_regout\ & ((!\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~77_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~85_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~141_combout\);

-- Location: LCCOMB_X19_Y10_N20
\UART|rxBuffer~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~142_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~141_combout\ & (\UART|rxBuffer~101_regout\)) # (!\UART|rxBuffer~141_combout\ & ((\UART|rxBuffer~93_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~101_regout\,
	datac => \UART|rxBuffer~93_regout\,
	datad => \UART|rxBuffer~141_combout\,
	combout => \UART|rxBuffer~142_combout\);

-- Location: LCCOMB_X19_Y11_N18
\UART|rxBuffer~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~245_combout\ = (\UART|rxInPointer\(2) & (\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~245_combout\);

-- Location: LCCOMB_X20_Y10_N14
\UART|rxBuffer~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~246_combout\ = (\UART|rxInPointer[0]~14_combout\ & (!\UART|func_reset~regout\ & \UART|rxBuffer~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer[0]~14_combout\,
	datab => \UART|func_reset~regout\,
	datad => \UART|rxBuffer~245_combout\,
	combout => \UART|rxBuffer~246_combout\);

-- Location: LCFF_X20_Y10_N19
\UART|rxBuffer~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~117_regout\);

-- Location: LCCOMB_X19_Y11_N2
\UART|rxBuffer~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~249_combout\ = (!\UART|rxInPointer\(1) & (!\UART|rxInPointer\(0) & (\UART|rxInPointer\(2) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(1),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~249_combout\);

-- Location: LCCOMB_X19_Y9_N14
\UART|rxBuffer~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~250_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~249_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~249_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~250_combout\);

-- Location: LCFF_X19_Y9_N31
\UART|rxBuffer~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~109_regout\);

-- Location: LCCOMB_X19_Y9_N30
\UART|rxBuffer~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~148_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~125_regout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~109_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~125_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~109_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~148_combout\);

-- Location: LCCOMB_X20_Y10_N18
\UART|rxBuffer~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~149_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~148_combout\ & (\UART|rxBuffer~133_regout\)) # (!\UART|rxBuffer~148_combout\ & ((\UART|rxBuffer~117_regout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~133_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~117_regout\,
	datad => \UART|rxBuffer~148_combout\,
	combout => \UART|rxBuffer~149_combout\);

-- Location: LCCOMB_X22_Y11_N20
\UART|rxBuffer~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~243_combout\ = (!\UART|rxInPointer\(3) & (\UART|rxInPointer\(0) & (!\UART|rxInPointer\(2) & \UART|rxInPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(3),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(1),
	combout => \UART|rxBuffer~243_combout\);

-- Location: LCCOMB_X21_Y9_N22
\UART|rxBuffer~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~244_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~243_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~243_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~244_combout\);

-- Location: LCFF_X20_Y8_N17
\UART|rxBuffer~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~37_regout\);

-- Location: LCCOMB_X19_Y11_N20
\UART|rxBuffer~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~241_combout\ = (!\UART|rxInPointer\(2) & (!\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~241_combout\);

-- Location: LCCOMB_X20_Y9_N0
\UART|rxBuffer~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~242_combout\ = (!\UART|func_reset~regout\ & (\UART|rxInPointer[0]~14_combout\ & \UART|rxBuffer~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datac => \UART|rxInPointer[0]~14_combout\,
	datad => \UART|rxBuffer~241_combout\,
	combout => \UART|rxBuffer~242_combout\);

-- Location: LCFF_X20_Y8_N31
\UART|rxBuffer~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~13_regout\);

-- Location: LCCOMB_X20_Y8_N30
\UART|rxBuffer~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~145_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~21_regout\) # ((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~13_regout\ & !\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~21_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~13_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~145_combout\);

-- Location: LCCOMB_X20_Y8_N16
\UART|rxBuffer~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~146_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~145_combout\ & ((\UART|rxBuffer~37_regout\))) # (!\UART|rxBuffer~145_combout\ & (\UART|rxBuffer~29_regout\)))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~29_regout\,
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~37_regout\,
	datad => \UART|rxBuffer~145_combout\,
	combout => \UART|rxBuffer~146_combout\);

-- Location: LCCOMB_X20_Y7_N24
\UART|rxBuffer~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~235_combout\ = (\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & (\UART|rxInPointer\(2) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~235_combout\);

-- Location: LCCOMB_X20_Y7_N26
\UART|rxBuffer~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~236_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~235_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~235_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~236_combout\);

-- Location: LCFF_X20_Y7_N29
\UART|rxBuffer~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~69_regout\);

-- Location: LCCOMB_X20_Y7_N14
\UART|rxBuffer~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~233_combout\ = (!\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & (\UART|rxInPointer\(2) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~233_combout\);

-- Location: LCCOMB_X21_Y8_N10
\UART|rxBuffer~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~234_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~233_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~233_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~234_combout\);

-- Location: LCFF_X21_Y8_N23
\UART|rxBuffer~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(0),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~45_regout\);

-- Location: LCCOMB_X21_Y8_N22
\UART|rxBuffer~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~143_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~61_regout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~45_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~61_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~45_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~143_combout\);

-- Location: LCCOMB_X20_Y7_N28
\UART|rxBuffer~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~144_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~143_combout\ & ((\UART|rxBuffer~69_regout\))) # (!\UART|rxBuffer~143_combout\ & (\UART|rxBuffer~53_regout\)))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~53_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~69_regout\,
	datad => \UART|rxBuffer~143_combout\,
	combout => \UART|rxBuffer~144_combout\);

-- Location: LCCOMB_X20_Y7_N22
\UART|rxBuffer~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~147_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3)) # ((\UART|rxBuffer~144_combout\)))) # (!\UART|rxReadPointer\(2) & (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~146_combout\,
	datad => \UART|rxBuffer~144_combout\,
	combout => \UART|rxBuffer~147_combout\);

-- Location: LCCOMB_X20_Y7_N12
\UART|rxBuffer~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~150_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~147_combout\ & ((\UART|rxBuffer~149_combout\))) # (!\UART|rxBuffer~147_combout\ & (\UART|rxBuffer~142_combout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~142_combout\,
	datac => \UART|rxBuffer~149_combout\,
	datad => \UART|rxBuffer~147_combout\,
	combout => \UART|rxBuffer~150_combout\);

-- Location: LCCOMB_X20_Y7_N6
\UART|dataOut~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~2_combout\ = (\CPU|Mux76~1_combout\ & ((\UART|rxBuffer~150_combout\))) # (!\CPU|Mux76~1_combout\ & (!\UART|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux76~1_combout\,
	datac => \UART|Equal0~3_combout\,
	datad => \UART|rxBuffer~150_combout\,
	combout => \UART|dataOut~2_combout\);

-- Location: LCFF_X20_Y7_N7
\UART|dataOut[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~2_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(0));

-- Location: LCCOMB_X17_Y6_N26
\CPU|mcode|Mux118~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~5_combout\ = (\CPU|IR\(0) & !\CPU|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux118~5_combout\);

-- Location: LCCOMB_X21_Y6_N18
\CPU|mcode|Mux121~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux121~3_combout\ = (\CPU|mcode|Mux118~5_combout\ & ((\CPU|IR\(4) & ((\CPU|mcode|Mux37~0_combout\))) # (!\CPU|IR\(4) & (\CPU|mcode|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Mux118~5_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux37~0_combout\,
	combout => \CPU|mcode|Mux121~3_combout\);

-- Location: LCCOMB_X21_Y6_N4
\CPU|mcode|Mux121~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux121~4_combout\ = (\CPU|IR\(3) & (((!\CPU|mcode|Mux37~1_combout\)) # (!\CPU|mcode|Mux121~5_combout\))) # (!\CPU|IR\(3) & (((!\CPU|mcode|Mux121~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux121~5_combout\,
	datab => \CPU|mcode|Mux121~3_combout\,
	datac => \CPU|mcode|Mux37~1_combout\,
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux121~4_combout\);

-- Location: LCCOMB_X13_Y8_N18
\CPU|BAL[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[1]~7_combout\ = (\CPU|Equal7~0_combout\ & \CPU|mcode|Mux121~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|mcode|Mux121~4_combout\,
	combout => \CPU|BAL[1]~7_combout\);

-- Location: LCCOMB_X10_Y8_N16
\CPU|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~2_combout\ = (\CPU|BAL\(1) & (!\CPU|Add7~1\)) # (!\CPU|BAL\(1) & ((\CPU|Add7~1\) # (GND)))
-- \CPU|Add7~3\ = CARRY((!\CPU|Add7~1\) # (!\CPU|BAL\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAL\(1),
	datad => VCC,
	cin => \CPU|Add7~1\,
	combout => \CPU|Add7~2_combout\,
	cout => \CPU|Add7~3\);

-- Location: LCCOMB_X14_Y8_N2
\CPU|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~2_combout\ = (\CPU|BAL\(1) & ((\CPU|Mux51~3_combout\ & (\CPU|Add8~1\ & VCC)) # (!\CPU|Mux51~3_combout\ & (!\CPU|Add8~1\)))) # (!\CPU|BAL\(1) & ((\CPU|Mux51~3_combout\ & (!\CPU|Add8~1\)) # (!\CPU|Mux51~3_combout\ & ((\CPU|Add8~1\) # (GND)))))
-- \CPU|Add8~3\ = CARRY((\CPU|BAL\(1) & (!\CPU|Mux51~3_combout\ & !\CPU|Add8~1\)) # (!\CPU|BAL\(1) & ((!\CPU|Add8~1\) # (!\CPU|Mux51~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(1),
	datab => \CPU|Mux51~3_combout\,
	datad => VCC,
	cin => \CPU|Add8~1\,
	combout => \CPU|Add8~2_combout\,
	cout => \CPU|Add8~3\);

-- Location: LCCOMB_X14_Y8_N24
\CPU|BAL~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~21_combout\ = (\CPU|BAL~20_combout\ & (((\CPU|Add8~2_combout\)) # (!\CPU|BAL[1]~7_combout\))) # (!\CPU|BAL~20_combout\ & (\CPU|BAL[1]~7_combout\ & (\CPU|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL~20_combout\,
	datab => \CPU|BAL[1]~7_combout\,
	datac => \CPU|Add7~2_combout\,
	datad => \CPU|Add8~2_combout\,
	combout => \CPU|BAL~21_combout\);

-- Location: LCCOMB_X24_Y10_N16
\CPU|mcode|Mux120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux120~0_combout\ = (\CPU|IR\(0) & (!\CPU|IR\(3) & !\CPU|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux120~0_combout\);

-- Location: LCCOMB_X17_Y5_N28
\CPU|mcode|Mux119~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux119~1_combout\ = (\CPU|IR\(4) & ((\CPU|mcode|Mux119~0_combout\) # ((!\CPU|mcode|Mux75~0_combout\ & \CPU|mcode|Mux120~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux119~0_combout\,
	datab => \CPU|mcode|Mux75~0_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux120~0_combout\,
	combout => \CPU|mcode|Mux119~1_combout\);

-- Location: LCCOMB_X13_Y8_N20
\CPU|BAL[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[1]~10_combout\ = ((\CPU|mcode|Mux120~4_combout\ $ (\CPU|mcode|Mux119~1_combout\)) # (!\CPU|mcode|Mux121~4_combout\)) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux120~4_combout\,
	datab => \CPU|mcode|Mux119~1_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|mcode|Mux121~4_combout\,
	combout => \CPU|BAL[1]~10_combout\);

-- Location: LCFF_X14_Y8_N25
\CPU|BAL[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL~21_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(1));

-- Location: LCCOMB_X15_Y8_N16
\CPU|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~0_combout\ = (\CPU|Y\(0) & (\CPU|AD\(0) $ (VCC))) # (!\CPU|Y\(0) & (\CPU|AD\(0) & VCC))
-- \CPU|Add10~1\ = CARRY((\CPU|Y\(0) & \CPU|AD\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(0),
	datab => \CPU|AD\(0),
	datad => VCC,
	combout => \CPU|Add10~0_combout\,
	cout => \CPU|Add10~1\);

-- Location: LCCOMB_X18_Y9_N4
\CPU|mcode|Mux110~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux110~2_combout\ = (\CPU|IR\(2) & !\CPU|mcode|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Mux110~2_combout\);

-- Location: LCCOMB_X17_Y6_N0
\CPU|mcode|Mux118~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~4_combout\ = (\CPU|IR\(4) & ((\CPU|IR\(2)))) # (!\CPU|IR\(4) & (\CPU|IR\(0) & !\CPU|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux118~4_combout\);

-- Location: LCCOMB_X17_Y6_N10
\CPU|AD[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD[0]~0_combout\ = ((\CPU|IR\(3)) # (!\CPU|mcode|Mux37~0_combout\)) # (!\CPU|mcode|Mux118~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux118~4_combout\,
	datac => \CPU|IR\(3),
	datad => \CPU|mcode|Mux37~0_combout\,
	combout => \CPU|AD[0]~0_combout\);

-- Location: LCCOMB_X21_Y6_N12
\CPU|AD[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD[0]~3_combout\ = (\CPU|AD[0]~2_combout\ & (!\CPU|IR\(3) & ((\CPU|mcode|Mux110~2_combout\) # (\CPU|AD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~2_combout\,
	datab => \CPU|IR\(3),
	datac => \CPU|mcode|Mux110~2_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD[0]~3_combout\);

-- Location: LCCOMB_X15_Y12_N12
\CPU|AD~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~5_combout\ = (\CPU|AD~4_combout\ & (((\CPU|BAH[0]~0_combout\) # (!\CPU|AD[0]~3_combout\)))) # (!\CPU|AD~4_combout\ & (\CPU|Add10~0_combout\ & (\CPU|AD[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD~4_combout\,
	datab => \CPU|Add10~0_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|BAH[0]~0_combout\,
	combout => \CPU|AD~5_combout\);

-- Location: LCCOMB_X17_Y6_N2
\CPU|mcode|Mux118~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~12_combout\ = (!\CPU|IR\(3) & (\CPU|mcode|Mux37~1_combout\ & ((\CPU|IR\(0)) # (\CPU|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(3),
	datad => \CPU|mcode|Mux37~1_combout\,
	combout => \CPU|mcode|Mux118~12_combout\);

-- Location: LCCOMB_X24_Y10_N22
\CPU|mcode|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|process_0~2_combout\ = (!\CPU|IR\(0) & (!\CPU|IR\(1) & (\CPU|IR\(6) & \CPU|mcode|Mux142~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux142~0_combout\,
	combout => \CPU|mcode|process_0~2_combout\);

-- Location: LCCOMB_X24_Y10_N0
\CPU|mcode|Mux95~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~9_combout\ = (\CPU|IR\(3) & (\CPU|IR\(2) & (\CPU|IR\(5) & \CPU|mcode|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(5),
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux95~9_combout\);

-- Location: LCCOMB_X24_Y10_N8
\CPU|mcode|Mux120~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux120~3_combout\ = (\CPU|mcode|Mux120~0_combout\) # ((\CPU|IR\(3) & (!\CPU|IR\(1) & \CPU|mcode|Mux95~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(1),
	datac => \CPU|mcode|Mux120~0_combout\,
	datad => \CPU|mcode|Mux95~9_combout\,
	combout => \CPU|mcode|Mux120~3_combout\);

-- Location: LCCOMB_X17_Y5_N30
\CPU|mcode|Mux120~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux120~4_combout\ = (\CPU|IR\(4) & (\CPU|mcode|Mux120~2_combout\)) # (!\CPU|IR\(4) & (((\CPU|mcode|Mux37~2_combout\ & \CPU|mcode|Mux120~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux120~2_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|Mux120~3_combout\,
	combout => \CPU|mcode|Mux120~4_combout\);

-- Location: LCCOMB_X17_Y6_N24
\CPU|AD[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD[0]~6_combout\ = ((\CPU|mcode|Mux118~12_combout\) # ((!\CPU|mcode|Mux119~1_combout\ & \CPU|mcode|Mux120~4_combout\))) # (!\CPU|AD[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~0_combout\,
	datab => \CPU|mcode|Mux118~12_combout\,
	datac => \CPU|mcode|Mux119~1_combout\,
	datad => \CPU|mcode|Mux120~4_combout\,
	combout => \CPU|AD[0]~6_combout\);

-- Location: LCFF_X15_Y12_N13
\CPU|AD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|AD~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(0));

-- Location: LCCOMB_X15_Y8_N18
\CPU|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~2_combout\ = (\CPU|AD\(1) & ((\CPU|Y\(1) & (\CPU|Add10~1\ & VCC)) # (!\CPU|Y\(1) & (!\CPU|Add10~1\)))) # (!\CPU|AD\(1) & ((\CPU|Y\(1) & (!\CPU|Add10~1\)) # (!\CPU|Y\(1) & ((\CPU|Add10~1\) # (GND)))))
-- \CPU|Add10~3\ = CARRY((\CPU|AD\(1) & (!\CPU|Y\(1) & !\CPU|Add10~1\)) # (!\CPU|AD\(1) & ((!\CPU|Add10~1\) # (!\CPU|Y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(1),
	datab => \CPU|Y\(1),
	datad => VCC,
	cin => \CPU|Add10~1\,
	combout => \CPU|Add10~2_combout\,
	cout => \CPU|Add10~3\);

-- Location: LCCOMB_X14_Y11_N24
\CPU|AD~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~20_combout\ = (\CPU|AD~19_combout\ & ((\CPU|BAH[1]~1_combout\) # ((!\CPU|AD[0]~3_combout\)))) # (!\CPU|AD~19_combout\ & (((\CPU|Add10~2_combout\ & \CPU|AD[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD~19_combout\,
	datab => \CPU|BAH[1]~1_combout\,
	datac => \CPU|Add10~2_combout\,
	datad => \CPU|AD[0]~3_combout\,
	combout => \CPU|AD~20_combout\);

-- Location: LCFF_X14_Y11_N25
\CPU|AD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|AD~20_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(1));

-- Location: LCCOMB_X14_Y11_N22
\CPU|Mux75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux75~1_combout\ = (\CPU|Mux75~0_combout\ & ((\CPU|BAL\(1)) # ((!\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Mux75~0_combout\ & (((\CPU|AD\(1) & \CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux75~0_combout\,
	datab => \CPU|BAL\(1),
	datac => \CPU|AD\(1),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux75~1_combout\);

-- Location: LCFF_X15_Y8_N3
\CPU|Y[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[3]~2_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(3));

-- Location: LCCOMB_X15_Y8_N20
\CPU|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~4_combout\ = ((\CPU|Y\(2) $ (\CPU|AD\(2) $ (!\CPU|Add10~3\)))) # (GND)
-- \CPU|Add10~5\ = CARRY((\CPU|Y\(2) & ((\CPU|AD\(2)) # (!\CPU|Add10~3\))) # (!\CPU|Y\(2) & (\CPU|AD\(2) & !\CPU|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(2),
	datab => \CPU|AD\(2),
	datad => VCC,
	cin => \CPU|Add10~3\,
	combout => \CPU|Add10~4_combout\,
	cout => \CPU|Add10~5\);

-- Location: LCCOMB_X15_Y12_N8
\CPU|AD~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~7_combout\ = (\CPU|AD[0]~3_combout\ & (((\CPU|Add10~4_combout\) # (\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & (\CPU|Add11~4_combout\ & ((!\CPU|AD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add11~4_combout\,
	datab => \CPU|AD[0]~3_combout\,
	datac => \CPU|Add10~4_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~7_combout\);

-- Location: LCCOMB_X13_Y12_N20
\CPU|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~4_combout\ = (\CPU|AD\(2) & (\CPU|Add6~3\ $ (GND))) # (!\CPU|AD\(2) & (!\CPU|Add6~3\ & VCC))
-- \CPU|Add6~5\ = CARRY((\CPU|AD\(2) & !\CPU|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(2),
	datad => VCC,
	cin => \CPU|Add6~3\,
	combout => \CPU|Add6~4_combout\,
	cout => \CPU|Add6~5\);

-- Location: LCCOMB_X14_Y11_N16
\CPU|AD~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~8_combout\ = (\CPU|AD[0]~0_combout\ & ((\CPU|AD~7_combout\ & (\CPU|BAL[2]~0_combout\)) # (!\CPU|AD~7_combout\ & ((\CPU|Add6~4_combout\))))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|AD~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL[2]~0_combout\,
	datab => \CPU|AD[0]~0_combout\,
	datac => \CPU|AD~7_combout\,
	datad => \CPU|Add6~4_combout\,
	combout => \CPU|AD~8_combout\);

-- Location: LCFF_X14_Y11_N17
\CPU|AD[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~8_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(2));

-- Location: LCCOMB_X15_Y8_N22
\CPU|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~6_combout\ = (\CPU|AD\(3) & ((\CPU|Y\(3) & (\CPU|Add10~5\ & VCC)) # (!\CPU|Y\(3) & (!\CPU|Add10~5\)))) # (!\CPU|AD\(3) & ((\CPU|Y\(3) & (!\CPU|Add10~5\)) # (!\CPU|Y\(3) & ((\CPU|Add10~5\) # (GND)))))
-- \CPU|Add10~7\ = CARRY((\CPU|AD\(3) & (!\CPU|Y\(3) & !\CPU|Add10~5\)) # (!\CPU|AD\(3) & ((!\CPU|Add10~5\) # (!\CPU|Y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(3),
	datab => \CPU|Y\(3),
	datad => VCC,
	cin => \CPU|Add10~5\,
	combout => \CPU|Add10~6_combout\,
	cout => \CPU|Add10~7\);

-- Location: LCCOMB_X20_Y6_N8
\CPU|X[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|X[7]~2_combout\ = (\CPU|MCycle\(0) & (!\CPU|MCycle\(2) & (!\CPU|MCycle\(1) & \CPU|mcode|Mux114~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(0),
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|Mux114~3_combout\,
	combout => \CPU|X[7]~2_combout\);

-- Location: LCFF_X15_Y8_N13
\CPU|X[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[3]~2_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(3));

-- Location: LCFF_X15_Y8_N7
\CPU|X[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[2]~1_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(2));

-- Location: LCCOMB_X22_Y6_N4
\CPU|X[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|X[0]~feeder_combout\ = \CPU|alu|Mux7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|alu|Mux7~10_combout\,
	combout => \CPU|X[0]~feeder_combout\);

-- Location: LCFF_X22_Y6_N5
\CPU|X[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|X[0]~feeder_combout\,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(0));

-- Location: LCCOMB_X15_Y12_N22
\CPU|Add11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~6_combout\ = (\CPU|AD\(3) & ((\CPU|X\(3) & (\CPU|Add11~5\ & VCC)) # (!\CPU|X\(3) & (!\CPU|Add11~5\)))) # (!\CPU|AD\(3) & ((\CPU|X\(3) & (!\CPU|Add11~5\)) # (!\CPU|X\(3) & ((\CPU|Add11~5\) # (GND)))))
-- \CPU|Add11~7\ = CARRY((\CPU|AD\(3) & (!\CPU|X\(3) & !\CPU|Add11~5\)) # (!\CPU|AD\(3) & ((!\CPU|Add11~5\) # (!\CPU|X\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(3),
	datab => \CPU|X\(3),
	datad => VCC,
	cin => \CPU|Add11~5\,
	combout => \CPU|Add11~6_combout\,
	cout => \CPU|Add11~7\);

-- Location: LCCOMB_X15_Y12_N14
\CPU|AD~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~13_combout\ = (\CPU|AD[0]~3_combout\ & (((\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & ((\CPU|AD[0]~0_combout\ & (\CPU|Add6~6_combout\)) # (!\CPU|AD[0]~0_combout\ & ((\CPU|Add11~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add6~6_combout\,
	datab => \CPU|Add11~6_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~13_combout\);

-- Location: LCCOMB_X14_Y10_N24
\CPU|AD~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~14_combout\ = (\CPU|AD[0]~3_combout\ & ((\CPU|AD~13_combout\ & ((\CPU|BAL[3]~1_combout\))) # (!\CPU|AD~13_combout\ & (\CPU|Add10~6_combout\)))) # (!\CPU|AD[0]~3_combout\ & (((\CPU|AD~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~3_combout\,
	datab => \CPU|Add10~6_combout\,
	datac => \CPU|BAL[3]~1_combout\,
	datad => \CPU|AD~13_combout\,
	combout => \CPU|AD~14_combout\);

-- Location: LCFF_X14_Y10_N25
\CPU|AD[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~14_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(3));

-- Location: LCCOMB_X10_Y8_N0
\CPU|BAL[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[3]~feeder_combout\ = \CPU|BAL[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAL[3]~1_combout\,
	combout => \CPU|BAL[3]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N4
\CPU|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~4_combout\ = ((\CPU|BAL\(2) $ (\CPU|Mux50~3_combout\ $ (!\CPU|Add8~3\)))) # (GND)
-- \CPU|Add8~5\ = CARRY((\CPU|BAL\(2) & ((\CPU|Mux50~3_combout\) # (!\CPU|Add8~3\))) # (!\CPU|BAL\(2) & (\CPU|Mux50~3_combout\ & !\CPU|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(2),
	datab => \CPU|Mux50~3_combout\,
	datad => VCC,
	cin => \CPU|Add8~3\,
	combout => \CPU|Add8~4_combout\,
	cout => \CPU|Add8~5\);

-- Location: LCCOMB_X13_Y8_N24
\CPU|BAL~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~14_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~4_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~4_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add7~4_combout\,
	datab => \CPU|mcode|Mux119~1_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|Add8~4_combout\,
	combout => \CPU|BAL~14_combout\);

-- Location: LCFF_X13_Y8_N11
\CPU|BAL[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[2]~0_combout\,
	sdata => \CPU|BAL~14_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(2));

-- Location: LCCOMB_X10_Y8_N20
\CPU|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add7~6_combout\ = (\CPU|BAL\(3) & (!\CPU|Add7~5\)) # (!\CPU|BAL\(3) & ((\CPU|Add7~5\) # (GND)))
-- \CPU|Add7~7\ = CARRY((!\CPU|Add7~5\) # (!\CPU|BAL\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAL\(3),
	datad => VCC,
	cin => \CPU|Add7~5\,
	combout => \CPU|Add7~6_combout\,
	cout => \CPU|Add7~7\);

-- Location: LCCOMB_X14_Y8_N6
\CPU|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~6_combout\ = (\CPU|BAL\(3) & ((\CPU|Mux49~4_combout\ & (\CPU|Add8~5\ & VCC)) # (!\CPU|Mux49~4_combout\ & (!\CPU|Add8~5\)))) # (!\CPU|BAL\(3) & ((\CPU|Mux49~4_combout\ & (!\CPU|Add8~5\)) # (!\CPU|Mux49~4_combout\ & ((\CPU|Add8~5\) # (GND)))))
-- \CPU|Add8~7\ = CARRY((\CPU|BAL\(3) & (!\CPU|Mux49~4_combout\ & !\CPU|Add8~5\)) # (!\CPU|BAL\(3) & ((!\CPU|Add8~5\) # (!\CPU|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(3),
	datab => \CPU|Mux49~4_combout\,
	datad => VCC,
	cin => \CPU|Add8~5\,
	combout => \CPU|Add8~6_combout\,
	cout => \CPU|Add8~7\);

-- Location: LCCOMB_X10_Y8_N4
\CPU|BAL~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~17_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~6_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~6_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datab => \CPU|mcode|Mux119~1_combout\,
	datac => \CPU|Add7~6_combout\,
	datad => \CPU|Add8~6_combout\,
	combout => \CPU|BAL~17_combout\);

-- Location: LCFF_X10_Y8_N1
\CPU|BAL[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[3]~feeder_combout\,
	sdata => \CPU|BAL~17_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(3));

-- Location: LCCOMB_X14_Y7_N2
\CPU|Mux73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux73~1_combout\ = (\CPU|Mux73~0_combout\ & (((\CPU|BAL\(3)) # (!\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Mux73~0_combout\ & (\CPU|AD\(3) & ((\CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux73~0_combout\,
	datab => \CPU|AD\(3),
	datac => \CPU|BAL\(3),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux73~1_combout\);

-- Location: LCCOMB_X19_Y6_N30
\CPU|mcode|Mux106~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~9_combout\ = (!\CPU|MCycle\(0) & (!\CPU|MCycle\(1) & ((\CPU|mcode|Mux106~8_combout\) # (!\CPU|mcode|Mux105~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux106~8_combout\,
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|Mux105~2_combout\,
	combout => \CPU|mcode|Mux106~9_combout\);

-- Location: LCCOMB_X17_Y5_N22
\CPU|mcode|Mux124~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~3_combout\ = (!\CPU|MCycle\(1) & (!\CPU|MCycle\(0) & \CPU|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux124~3_combout\);

-- Location: LCCOMB_X17_Y6_N22
\CPU|mcode|Mux106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~1_combout\ = (\CPU|IR\(5) & (\CPU|mcode|Mux142~0_combout\ & (\CPU|mcode|Mux124~3_combout\ & \CPU|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|mcode|Mux142~0_combout\,
	datac => \CPU|mcode|Mux124~3_combout\,
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux106~1_combout\);

-- Location: LCCOMB_X13_Y7_N14
\CPU|mcode|Mux106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~0_combout\ = (!\CPU|IR\(3) & (!\CPU|IR\(0) & (!\CPU|IR\(2) & !\CPU|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(2),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux106~0_combout\);

-- Location: LCCOMB_X17_Y6_N20
\CPU|mcode|Mux106~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~2_combout\ = (\CPU|mcode|Mux106~0_combout\ & ((\CPU|mcode|Mux106~1_combout\) # ((\CPU|mcode|Mux37~0_combout\ & \CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datab => \CPU|mcode|Mux106~1_combout\,
	datac => \CPU|mcode|Mux106~0_combout\,
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux106~2_combout\);

-- Location: LCCOMB_X24_Y6_N24
\CPU|mcode|Mux106~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~5_combout\ = (\CPU|IR\(4) & \CPU|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(4),
	datad => \CPU|IR\(0),
	combout => \CPU|mcode|Mux106~5_combout\);

-- Location: LCCOMB_X24_Y6_N2
\CPU|mcode|Mux106~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~6_combout\ = (\CPU|mcode|Mux106~4_combout\ & ((\CPU|mcode|Mux106~5_combout\) # ((\CPU|IR\(2) & !\CPU|mcode|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux106~4_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Mux106~5_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux106~6_combout\);

-- Location: LCCOMB_X18_Y6_N8
\CPU|mcode|Mux106~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux106~7_combout\ = (\CPU|mcode|Mux106~2_combout\) # ((!\CPU|MCycle\(2) & ((\CPU|mcode|Mux106~9_combout\) # (\CPU|mcode|Mux106~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(2),
	datab => \CPU|mcode|Mux106~9_combout\,
	datac => \CPU|mcode|Mux106~2_combout\,
	datad => \CPU|mcode|Mux106~6_combout\,
	combout => \CPU|mcode|Mux106~7_combout\);

-- Location: LCCOMB_X15_Y7_N26
\CPU|PC[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[4]~4_combout\ = (\CPU|mcode|Mux106~7_combout\ & ((\CPU|PCAdder\(4)))) # (!\CPU|mcode|Mux106~7_combout\ & (\CPU|DL\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(4),
	datab => \CPU|mcode|Mux106~7_combout\,
	datad => \CPU|PCAdder\(4),
	combout => \CPU|PC[4]~4_combout\);

-- Location: LCCOMB_X14_Y6_N22
\CPU|DL~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~3_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|S[1]~0_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAH[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datac => \CPU|S[1]~0_combout\,
	datad => \CPU|BAH[1]~1_combout\,
	combout => \CPU|DL~3_combout\);

-- Location: LCCOMB_X21_Y6_N26
\CPU|mcode|Mux104~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~8_combout\ = (\CPU|mcode|Mux104~2_combout\ & ((\CPU|IR\(3) & ((\CPU|mcode|Mux37~3_combout\))) # (!\CPU|IR\(3) & (\CPU|mcode|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux104~2_combout\,
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|Mux37~3_combout\,
	combout => \CPU|mcode|Mux104~8_combout\);

-- Location: LCCOMB_X21_Y6_N6
\CPU|mcode|Mux104~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~3_combout\ = (\CPU|mcode|Mux104~2_combout\ & ((\CPU|IR\(3) & (\CPU|mcode|Mux37~2_combout\)) # (!\CPU|IR\(3) & ((\CPU|mcode|Mux37~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux104~2_combout\,
	datac => \CPU|mcode|Mux37~2_combout\,
	datad => \CPU|mcode|Mux37~0_combout\,
	combout => \CPU|mcode|Mux104~3_combout\);

-- Location: LCCOMB_X21_Y6_N8
\CPU|mcode|Mux104~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux104~9_combout\ = (\CPU|mcode|Mux104~7_combout\ & (((!\CPU|IR\(1))) # (!\CPU|mcode|Mux104~8_combout\))) # (!\CPU|mcode|Mux104~7_combout\ & (((\CPU|IR\(1) & !\CPU|mcode|Mux104~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux104~7_combout\,
	datab => \CPU|mcode|Mux104~8_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux104~3_combout\,
	combout => \CPU|mcode|Mux104~9_combout\);

-- Location: LCCOMB_X14_Y6_N4
\CPU|DL[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL[4]~1_combout\ = (\CPU|mcode|Mux123~4_combout\) # (!\CPU|mcode|Mux104~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datad => \CPU|mcode|Mux104~9_combout\,
	combout => \CPU|DL[4]~1_combout\);

-- Location: LCFF_X14_Y6_N23
\CPU|DL[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(1));

-- Location: LCCOMB_X14_Y7_N4
\CPU|PC[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[1]~1_combout\ = (\CPU|mcode|Mux106~7_combout\ & (\CPU|PCAdder\(1))) # (!\CPU|mcode|Mux106~7_combout\ & ((\CPU|DL\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PCAdder\(1),
	datab => \CPU|DL\(1),
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[1]~1_combout\);

-- Location: LCCOMB_X12_Y12_N0
\CPU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~0_combout\ = \CPU|PC\(0) $ (VCC)
-- \CPU|Add0~1\ = CARRY(\CPU|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(0),
	datad => VCC,
	combout => \CPU|Add0~0_combout\,
	cout => \CPU|Add0~1\);

-- Location: LCCOMB_X12_Y12_N2
\CPU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~2_combout\ = (\CPU|PC\(1) & (!\CPU|Add0~1\)) # (!\CPU|PC\(1) & ((\CPU|Add0~1\) # (GND)))
-- \CPU|Add0~3\ = CARRY((!\CPU|Add0~1\) # (!\CPU|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(1),
	datad => VCC,
	cin => \CPU|Add0~1\,
	combout => \CPU|Add0~2_combout\,
	cout => \CPU|Add0~3\);

-- Location: LCCOMB_X21_Y7_N0
\CPU|mcode|Mux144~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~1_combout\ = (!\CPU|IR\(6) & (\CPU|MCycle\(1) & (\CPU|MCycle\(2) & \CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|MCycle\(1),
	datac => \CPU|MCycle\(2),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux144~1_combout\);

-- Location: LCCOMB_X21_Y7_N2
\CPU|mcode|Mux144~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~2_combout\ = (\CPU|mcode|Mux144~1_combout\) # ((\CPU|mcode|Mux105~2_combout\ & (\CPU|mcode|Mux37~3_combout\ & \CPU|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|mcode|Mux37~3_combout\,
	datac => \CPU|IR\(6),
	datad => \CPU|mcode|Mux144~1_combout\,
	combout => \CPU|mcode|Mux144~2_combout\);

-- Location: LCCOMB_X21_Y7_N8
\CPU|mcode|Mux124~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~4_combout\ = (\CPU|mcode|Mux105~2_combout\ & (!\CPU|MCycle\(1) & (\CPU|MCycle\(2) & !\CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|MCycle\(1),
	datac => \CPU|MCycle\(2),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux124~4_combout\);

-- Location: LCCOMB_X21_Y7_N10
\CPU|mcode|Mux144~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux144~3_combout\ = (\CPU|IR\(6) & ((\CPU|IR\(5) & (\CPU|mcode|Mux144~2_combout\)) # (!\CPU|IR\(5) & ((\CPU|mcode|Mux124~4_combout\))))) # (!\CPU|IR\(6) & ((\CPU|IR\(5) & ((\CPU|mcode|Mux124~4_combout\))) # (!\CPU|IR\(5) & 
-- (\CPU|mcode|Mux144~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|mcode|Mux144~2_combout\,
	datac => \CPU|mcode|Mux124~4_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux144~3_combout\);

-- Location: LCCOMB_X21_Y7_N30
\CPU|mcode|Mux105~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~8_combout\ = (\CPU|IR\(4) & (((\CPU|mcode|Mux37~0_combout\)))) # (!\CPU|IR\(4) & (!\CPU|IR\(7) & ((\CPU|mcode|Mux144~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux37~0_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux144~3_combout\,
	combout => \CPU|mcode|Mux105~8_combout\);

-- Location: LCCOMB_X14_Y4_N2
\CPU|mcode|Mux105~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~3_combout\ = (!\CPU|IR\(2) & (!\CPU|IR\(0) & !\CPU|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux105~3_combout\);

-- Location: LCCOMB_X24_Y6_N4
\CPU|mcode|Mux105~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~4_combout\ = (\CPU|IR\(3) & !\CPU|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datac => \CPU|IR\(4),
	combout => \CPU|mcode|Mux105~4_combout\);

-- Location: LCCOMB_X24_Y6_N14
\CPU|mcode|Mux105~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~5_combout\ = (\CPU|MCycle\(0) & ((\CPU|IR\(5) & (\CPU|MCycle\(2) & !\CPU|MCycle\(1))) # (!\CPU|IR\(5) & (!\CPU|MCycle\(2) & \CPU|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux105~5_combout\);

-- Location: LCCOMB_X24_Y6_N0
\CPU|mcode|Mux105~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~6_combout\ = (\CPU|mcode|process_0~1_combout\ & (\CPU|mcode|Mux105~4_combout\ & (\CPU|mcode|Mux105~5_combout\ & \CPU|mcode|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~1_combout\,
	datab => \CPU|mcode|Mux105~4_combout\,
	datac => \CPU|mcode|Mux105~5_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux105~6_combout\);

-- Location: LCCOMB_X21_Y7_N16
\CPU|mcode|Mux105~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux105~7_combout\ = (\CPU|IR\(1)) # ((!\CPU|mcode|Mux105~6_combout\ & ((!\CPU|mcode|Mux105~3_combout\) # (!\CPU|mcode|Mux105~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux105~8_combout\,
	datac => \CPU|mcode|Mux105~3_combout\,
	datad => \CPU|mcode|Mux105~6_combout\,
	combout => \CPU|mcode|Mux105~7_combout\);

-- Location: LCCOMB_X17_Y7_N8
\CPU|PC[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[2]~8_combout\ = (!\CPU|mcode|Mux37~4_combout\ & ((\CPU|Equal7~0_combout\) # (!\CPU|mcode|Mux37~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~1_combout\,
	datac => \CPU|mcode|Mux37~4_combout\,
	datad => \CPU|Equal7~0_combout\,
	combout => \CPU|PC[2]~8_combout\);

-- Location: LCCOMB_X14_Y7_N22
\CPU|PC[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[2]~9_combout\ = ((\CPU|mcode|Mux106~7_combout\) # (!\CPU|mcode|Mux105~7_combout\)) # (!\CPU|PC[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC[2]~8_combout\,
	datac => \CPU|mcode|Mux105~7_combout\,
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[2]~9_combout\);

-- Location: LCFF_X14_Y7_N5
\CPU|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[1]~1_combout\,
	sdata => \CPU|Add0~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(1));

-- Location: LCCOMB_X12_Y12_N4
\CPU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~4_combout\ = (\CPU|PC\(2) & (\CPU|Add0~3\ $ (GND))) # (!\CPU|PC\(2) & (!\CPU|Add0~3\ & VCC))
-- \CPU|Add0~5\ = CARRY((\CPU|PC\(2) & !\CPU|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(2),
	datad => VCC,
	cin => \CPU|Add0~3\,
	combout => \CPU|Add0~4_combout\,
	cout => \CPU|Add0~5\);

-- Location: LCCOMB_X12_Y12_N6
\CPU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~6_combout\ = (\CPU|PC\(3) & (!\CPU|Add0~5\)) # (!\CPU|PC\(3) & ((\CPU|Add0~5\) # (GND)))
-- \CPU|Add0~7\ = CARRY((!\CPU|Add0~5\) # (!\CPU|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(3),
	datad => VCC,
	cin => \CPU|Add0~5\,
	combout => \CPU|Add0~6_combout\,
	cout => \CPU|Add0~7\);

-- Location: LCCOMB_X12_Y12_N8
\CPU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~8_combout\ = (\CPU|PC\(4) & (\CPU|Add0~7\ $ (GND))) # (!\CPU|PC\(4) & (!\CPU|Add0~7\ & VCC))
-- \CPU|Add0~9\ = CARRY((\CPU|PC\(4) & !\CPU|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(4),
	datad => VCC,
	cin => \CPU|Add0~7\,
	combout => \CPU|Add0~8_combout\,
	cout => \CPU|Add0~9\);

-- Location: LCFF_X15_Y7_N27
\CPU|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[4]~4_combout\,
	sdata => \CPU|Add0~8_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(4));

-- Location: LCCOMB_X14_Y6_N24
\CPU|DL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~0_combout\ = (\CPU|mcode|Mux123~4_combout\ & ((\CPU|alu|Mux7~10_combout\))) # (!\CPU|mcode|Mux123~4_combout\ & (\CPU|BAH[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datac => \CPU|BAH[0]~0_combout\,
	datad => \CPU|alu|Mux7~10_combout\,
	combout => \CPU|DL~0_combout\);

-- Location: LCFF_X14_Y6_N25
\CPU|DL[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(0));

-- Location: LCCOMB_X15_Y7_N8
\CPU|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~0_combout\ = (\CPU|PC\(0) & (\CPU|DL\(0) $ (VCC))) # (!\CPU|PC\(0) & (\CPU|DL\(0) & VCC))
-- \CPU|Add5~1\ = CARRY((\CPU|PC\(0) & \CPU|DL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(0),
	datab => \CPU|DL\(0),
	datad => VCC,
	combout => \CPU|Add5~0_combout\,
	cout => \CPU|Add5~1\);

-- Location: LCCOMB_X15_Y7_N12
\CPU|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~4_combout\ = ((\CPU|PC\(2) $ (\CPU|DL\(2) $ (!\CPU|Add5~3\)))) # (GND)
-- \CPU|Add5~5\ = CARRY((\CPU|PC\(2) & ((\CPU|DL\(2)) # (!\CPU|Add5~3\))) # (!\CPU|PC\(2) & (\CPU|DL\(2) & !\CPU|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(2),
	datab => \CPU|DL\(2),
	datad => VCC,
	cin => \CPU|Add5~3\,
	combout => \CPU|Add5~4_combout\,
	cout => \CPU|Add5~5\);

-- Location: LCCOMB_X15_Y7_N14
\CPU|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~6_combout\ = (\CPU|DL\(3) & ((\CPU|PC\(3) & (\CPU|Add5~5\ & VCC)) # (!\CPU|PC\(3) & (!\CPU|Add5~5\)))) # (!\CPU|DL\(3) & ((\CPU|PC\(3) & (!\CPU|Add5~5\)) # (!\CPU|PC\(3) & ((\CPU|Add5~5\) # (GND)))))
-- \CPU|Add5~7\ = CARRY((\CPU|DL\(3) & (!\CPU|PC\(3) & !\CPU|Add5~5\)) # (!\CPU|DL\(3) & ((!\CPU|Add5~5\) # (!\CPU|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(3),
	datab => \CPU|PC\(3),
	datad => VCC,
	cin => \CPU|Add5~5\,
	combout => \CPU|Add5~6_combout\,
	cout => \CPU|Add5~7\);

-- Location: LCCOMB_X14_Y7_N8
\CPU|mcode|Mux124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~0_combout\ = ((!\CPU|mcode|Mux106~0_combout\) # (!\CPU|IR\(4))) # (!\CPU|mcode|Mux37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux106~0_combout\,
	combout => \CPU|mcode|Mux124~0_combout\);

-- Location: LCCOMB_X14_Y7_N0
\CPU|PCAdder[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(3) = (\CPU|mcode|Mux124~0_combout\ & ((\CPU|PC\(3)))) # (!\CPU|mcode|Mux124~0_combout\ & (\CPU|Add5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Add5~6_combout\,
	datac => \CPU|mcode|Mux124~0_combout\,
	datad => \CPU|PC\(3),
	combout => \CPU|PCAdder\(3));

-- Location: LCCOMB_X14_Y7_N18
\CPU|PC[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[3]~3_combout\ = (\CPU|mcode|Mux106~7_combout\ & ((\CPU|PCAdder\(3)))) # (!\CPU|mcode|Mux106~7_combout\ & (\CPU|DL\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(3),
	datab => \CPU|mcode|Mux106~7_combout\,
	datad => \CPU|PCAdder\(3),
	combout => \CPU|PC[3]~3_combout\);

-- Location: LCFF_X14_Y7_N19
\CPU|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[3]~3_combout\,
	sdata => \CPU|Add0~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(3));

-- Location: LCCOMB_X15_Y7_N16
\CPU|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~8_combout\ = ((\CPU|DL\(4) $ (\CPU|PC\(4) $ (!\CPU|Add5~7\)))) # (GND)
-- \CPU|Add5~9\ = CARRY((\CPU|DL\(4) & ((\CPU|PC\(4)) # (!\CPU|Add5~7\))) # (!\CPU|DL\(4) & (\CPU|PC\(4) & !\CPU|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(4),
	datab => \CPU|PC\(4),
	datad => VCC,
	cin => \CPU|Add5~7\,
	combout => \CPU|Add5~8_combout\,
	cout => \CPU|Add5~9\);

-- Location: LCCOMB_X15_Y7_N28
\CPU|PCAdder[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(4) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(4))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(4),
	datac => \CPU|Add5~8_combout\,
	datad => \CPU|mcode|Mux124~0_combout\,
	combout => \CPU|PCAdder\(4));

-- Location: LCCOMB_X14_Y11_N26
\CPU|Mux72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux72~0_combout\ = (\CPU|Set_Addr_To_r\(0) & ((\CPU|S\(4)) # ((\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Set_Addr_To_r\(0) & (((\CPU|PCAdder\(4) & !\CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(4),
	datab => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|PCAdder\(4),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux72~0_combout\);

-- Location: LCCOMB_X15_Y8_N24
\CPU|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~8_combout\ = ((\CPU|Y\(4) $ (\CPU|AD\(4) $ (!\CPU|Add10~7\)))) # (GND)
-- \CPU|Add10~9\ = CARRY((\CPU|Y\(4) & ((\CPU|AD\(4)) # (!\CPU|Add10~7\))) # (!\CPU|Y\(4) & (\CPU|AD\(4) & !\CPU|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(4),
	datab => \CPU|AD\(4),
	datad => VCC,
	cin => \CPU|Add10~7\,
	combout => \CPU|Add10~8_combout\,
	cout => \CPU|Add10~9\);

-- Location: LCCOMB_X15_Y12_N6
\CPU|AD~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~9_combout\ = (\CPU|AD[0]~3_combout\ & (((\CPU|Add10~8_combout\) # (\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & (\CPU|Add11~8_combout\ & ((!\CPU|AD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add11~8_combout\,
	datab => \CPU|Add10~8_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~9_combout\);

-- Location: LCCOMB_X14_Y11_N20
\CPU|AD~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~10_combout\ = (\CPU|AD[0]~0_combout\ & ((\CPU|AD~9_combout\ & ((\CPU|BAL[4]~2_combout\))) # (!\CPU|AD~9_combout\ & (\CPU|Add6~8_combout\)))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|AD~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add6~8_combout\,
	datab => \CPU|AD[0]~0_combout\,
	datac => \CPU|AD~9_combout\,
	datad => \CPU|BAL[4]~2_combout\,
	combout => \CPU|AD~10_combout\);

-- Location: LCFF_X14_Y11_N21
\CPU|AD[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~10_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(4));

-- Location: LCCOMB_X14_Y11_N28
\CPU|Mux72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux72~1_combout\ = (\CPU|Mux72~0_combout\ & ((\CPU|BAL\(4)) # ((!\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Mux72~0_combout\ & (((\CPU|AD\(4) & \CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(4),
	datab => \CPU|Mux72~0_combout\,
	datac => \CPU|AD\(4),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux72~1_combout\);

-- Location: LCCOMB_X15_Y7_N4
\CPU|PC[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[5]~5_combout\ = (\CPU|mcode|Mux106~7_combout\ & ((\CPU|PCAdder\(5)))) # (!\CPU|mcode|Mux106~7_combout\ & (\CPU|DL\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(5),
	datab => \CPU|mcode|Mux106~7_combout\,
	datad => \CPU|PCAdder\(5),
	combout => \CPU|PC[5]~5_combout\);

-- Location: LCCOMB_X12_Y12_N10
\CPU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~10_combout\ = (\CPU|PC\(5) & (!\CPU|Add0~9\)) # (!\CPU|PC\(5) & ((\CPU|Add0~9\) # (GND)))
-- \CPU|Add0~11\ = CARRY((!\CPU|Add0~9\) # (!\CPU|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(5),
	datad => VCC,
	cin => \CPU|Add0~9\,
	combout => \CPU|Add0~10_combout\,
	cout => \CPU|Add0~11\);

-- Location: LCFF_X15_Y7_N5
\CPU|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[5]~5_combout\,
	sdata => \CPU|Add0~10_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(5));

-- Location: LCCOMB_X15_Y7_N18
\CPU|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~10_combout\ = (\CPU|DL\(5) & ((\CPU|PC\(5) & (\CPU|Add5~9\ & VCC)) # (!\CPU|PC\(5) & (!\CPU|Add5~9\)))) # (!\CPU|DL\(5) & ((\CPU|PC\(5) & (!\CPU|Add5~9\)) # (!\CPU|PC\(5) & ((\CPU|Add5~9\) # (GND)))))
-- \CPU|Add5~11\ = CARRY((\CPU|DL\(5) & (!\CPU|PC\(5) & !\CPU|Add5~9\)) # (!\CPU|DL\(5) & ((!\CPU|Add5~9\) # (!\CPU|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(5),
	datab => \CPU|PC\(5),
	datad => VCC,
	cin => \CPU|Add5~9\,
	combout => \CPU|Add5~10_combout\,
	cout => \CPU|Add5~11\);

-- Location: LCCOMB_X15_Y7_N0
\CPU|PCAdder[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(5) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(5))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux124~0_combout\,
	datac => \CPU|PC\(5),
	datad => \CPU|Add5~10_combout\,
	combout => \CPU|PCAdder\(5));

-- Location: LCCOMB_X14_Y9_N16
\CPU|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~4_combout\ = ((\CPU|S\(2) $ (\CPU|process_0~4_combout\ $ (!\CPU|Add2~3\)))) # (GND)
-- \CPU|Add2~5\ = CARRY((\CPU|S\(2) & ((\CPU|process_0~4_combout\) # (!\CPU|Add2~3\))) # (!\CPU|S\(2) & (\CPU|process_0~4_combout\ & !\CPU|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(2),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~3\,
	combout => \CPU|Add2~4_combout\,
	cout => \CPU|Add2~5\);

-- Location: LCCOMB_X14_Y9_N18
\CPU|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~6_combout\ = (\CPU|S\(3) & ((\CPU|process_0~4_combout\ & (\CPU|Add2~5\ & VCC)) # (!\CPU|process_0~4_combout\ & (!\CPU|Add2~5\)))) # (!\CPU|S\(3) & ((\CPU|process_0~4_combout\ & (!\CPU|Add2~5\)) # (!\CPU|process_0~4_combout\ & ((\CPU|Add2~5\) # 
-- (GND)))))
-- \CPU|Add2~7\ = CARRY((\CPU|S\(3) & (!\CPU|process_0~4_combout\ & !\CPU|Add2~5\)) # (!\CPU|S\(3) & ((!\CPU|Add2~5\) # (!\CPU|process_0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(3),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~5\,
	combout => \CPU|Add2~6_combout\,
	cout => \CPU|Add2~7\);

-- Location: LCCOMB_X14_Y9_N20
\CPU|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~8_combout\ = ((\CPU|S\(4) $ (\CPU|process_0~4_combout\ $ (!\CPU|Add2~7\)))) # (GND)
-- \CPU|Add2~9\ = CARRY((\CPU|S\(4) & ((\CPU|process_0~4_combout\) # (!\CPU|Add2~7\))) # (!\CPU|S\(4) & (\CPU|process_0~4_combout\ & !\CPU|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(4),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~7\,
	combout => \CPU|Add2~8_combout\,
	cout => \CPU|Add2~9\);

-- Location: LCCOMB_X14_Y9_N22
\CPU|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~10_combout\ = (\CPU|S\(5) & ((\CPU|process_0~4_combout\ & (\CPU|Add2~9\ & VCC)) # (!\CPU|process_0~4_combout\ & (!\CPU|Add2~9\)))) # (!\CPU|S\(5) & ((\CPU|process_0~4_combout\ & (!\CPU|Add2~9\)) # (!\CPU|process_0~4_combout\ & ((\CPU|Add2~9\) # 
-- (GND)))))
-- \CPU|Add2~11\ = CARRY((\CPU|S\(5) & (!\CPU|process_0~4_combout\ & !\CPU|Add2~9\)) # (!\CPU|S\(5) & ((!\CPU|Add2~9\) # (!\CPU|process_0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(5),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~9\,
	combout => \CPU|Add2~10_combout\,
	cout => \CPU|Add2~11\);

-- Location: LCCOMB_X19_Y6_N24
\CPU|mcode|Mux116~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux116~1_combout\ = (((!\CPU|mcode|Mux37~4_combout\) # (!\CPU|mcode|Mux62~1_combout\)) # (!\CPU|Equal9~4_combout\)) # (!\CPU|mcode|Mux116~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux116~0_combout\,
	datab => \CPU|Equal9~4_combout\,
	datac => \CPU|mcode|Mux62~1_combout\,
	datad => \CPU|mcode|Mux37~4_combout\,
	combout => \CPU|mcode|Mux116~1_combout\);

-- Location: LCCOMB_X12_Y9_N20
\CPU|S[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~11_combout\ = (\CPU|IR\(4) & (((!\CPU|IR\(6))) # (!\CPU|IR\(1)))) # (!\CPU|IR\(4) & ((\CPU|IR\(1)) # ((\CPU|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(7),
	combout => \CPU|S[0]~11_combout\);

-- Location: LCCOMB_X17_Y4_N2
\CPU|S[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~8_combout\ = (\CPU|MCycle\(1) & (\CPU|MCycle\(2))) # (!\CPU|MCycle\(1) & (((\CPU|IR\(5)) # (!\CPU|MCycle\(0))) # (!\CPU|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(0),
	datad => \CPU|IR\(5),
	combout => \CPU|S[0]~8_combout\);

-- Location: LCCOMB_X17_Y4_N28
\CPU|S[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~9_combout\ = (\CPU|MCycle\(0) & \CPU|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|MCycle\(0),
	datad => \CPU|IR\(5),
	combout => \CPU|S[0]~9_combout\);

-- Location: LCCOMB_X17_Y4_N6
\CPU|S[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~10_combout\ = (\CPU|S[0]~8_combout\) # ((\CPU|IR\(3) & ((\CPU|IR\(0)) # (!\CPU|S[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|S[0]~8_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|S[0]~9_combout\,
	combout => \CPU|S[0]~10_combout\);

-- Location: LCCOMB_X12_Y9_N4
\CPU|S[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~12_combout\ = (\CPU|S[0]~7_combout\) # (((\CPU|S[0]~11_combout\) # (\CPU|S[0]~10_combout\)) # (!\CPU|mcode|Mux111~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S[0]~7_combout\,
	datab => \CPU|mcode|Mux111~0_combout\,
	datac => \CPU|S[0]~11_combout\,
	datad => \CPU|S[0]~10_combout\,
	combout => \CPU|S[0]~12_combout\);

-- Location: LCCOMB_X12_Y9_N8
\CPU|S[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[0]~13_combout\ = (\CPU|process_0~4_combout\) # ((!\CPU|mcode|Mux116~1_combout\) # (!\CPU|S[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|process_0~4_combout\,
	datab => \CPU|S[0]~12_combout\,
	datad => \CPU|mcode|Mux116~1_combout\,
	combout => \CPU|S[0]~13_combout\);

-- Location: LCFF_X14_Y9_N1
\CPU|S[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[5]~3_combout\,
	sdata => \CPU|Add2~10_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(5));

-- Location: LCCOMB_X14_Y10_N26
\CPU|Mux71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux71~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Set_Addr_To_r\(0))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & ((\CPU|S\(5)))) # (!\CPU|Set_Addr_To_r\(0) & (\CPU|PCAdder\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|PCAdder\(5),
	datad => \CPU|S\(5),
	combout => \CPU|Mux71~0_combout\);

-- Location: LCCOMB_X15_Y8_N26
\CPU|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~10_combout\ = (\CPU|Y\(5) & ((\CPU|AD\(5) & (\CPU|Add10~9\ & VCC)) # (!\CPU|AD\(5) & (!\CPU|Add10~9\)))) # (!\CPU|Y\(5) & ((\CPU|AD\(5) & (!\CPU|Add10~9\)) # (!\CPU|AD\(5) & ((\CPU|Add10~9\) # (GND)))))
-- \CPU|Add10~11\ = CARRY((\CPU|Y\(5) & (!\CPU|AD\(5) & !\CPU|Add10~9\)) # (!\CPU|Y\(5) & ((!\CPU|Add10~9\) # (!\CPU|AD\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(5),
	datab => \CPU|AD\(5),
	datad => VCC,
	cin => \CPU|Add10~9\,
	combout => \CPU|Add10~10_combout\,
	cout => \CPU|Add10~11\);

-- Location: LCCOMB_X13_Y12_N26
\CPU|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~10_combout\ = (\CPU|AD\(5) & (!\CPU|Add6~9\)) # (!\CPU|AD\(5) & ((\CPU|Add6~9\) # (GND)))
-- \CPU|Add6~11\ = CARRY((!\CPU|Add6~9\) # (!\CPU|AD\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(5),
	datad => VCC,
	cin => \CPU|Add6~9\,
	combout => \CPU|Add6~10_combout\,
	cout => \CPU|Add6~11\);

-- Location: LCFF_X22_Y6_N3
\CPU|X[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|alu|Mux3~3_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(4));

-- Location: LCCOMB_X15_Y12_N26
\CPU|Add11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~10_combout\ = (\CPU|AD\(5) & ((\CPU|X\(5) & (\CPU|Add11~9\ & VCC)) # (!\CPU|X\(5) & (!\CPU|Add11~9\)))) # (!\CPU|AD\(5) & ((\CPU|X\(5) & (!\CPU|Add11~9\)) # (!\CPU|X\(5) & ((\CPU|Add11~9\) # (GND)))))
-- \CPU|Add11~11\ = CARRY((\CPU|AD\(5) & (!\CPU|X\(5) & !\CPU|Add11~9\)) # (!\CPU|AD\(5) & ((!\CPU|Add11~9\) # (!\CPU|X\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(5),
	datab => \CPU|X\(5),
	datad => VCC,
	cin => \CPU|Add11~9\,
	combout => \CPU|Add11~10_combout\,
	cout => \CPU|Add11~11\);

-- Location: LCCOMB_X13_Y12_N4
\CPU|AD~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~15_combout\ = (\CPU|AD[0]~0_combout\ & ((\CPU|Add6~10_combout\) # ((\CPU|AD[0]~3_combout\)))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|Add11~10_combout\ & !\CPU|AD[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~0_combout\,
	datab => \CPU|Add6~10_combout\,
	datac => \CPU|Add11~10_combout\,
	datad => \CPU|AD[0]~3_combout\,
	combout => \CPU|AD~15_combout\);

-- Location: LCCOMB_X13_Y12_N8
\CPU|AD~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~16_combout\ = (\CPU|AD[0]~3_combout\ & ((\CPU|AD~15_combout\ & ((\CPU|BAL[5]~3_combout\))) # (!\CPU|AD~15_combout\ & (\CPU|Add10~10_combout\)))) # (!\CPU|AD[0]~3_combout\ & (((\CPU|AD~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~3_combout\,
	datab => \CPU|Add10~10_combout\,
	datac => \CPU|AD~15_combout\,
	datad => \CPU|BAL[5]~3_combout\,
	combout => \CPU|AD~16_combout\);

-- Location: LCFF_X13_Y12_N9
\CPU|AD[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~16_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(5));

-- Location: LCCOMB_X13_Y8_N28
\CPU|BAL[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[4]~feeder_combout\ = \CPU|BAL[4]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BAL[4]~2_combout\,
	combout => \CPU|BAL[4]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N8
\CPU|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~8_combout\ = ((\CPU|Mux48~4_combout\ $ (\CPU|BAL\(4) $ (!\CPU|Add8~7\)))) # (GND)
-- \CPU|Add8~9\ = CARRY((\CPU|Mux48~4_combout\ & ((\CPU|BAL\(4)) # (!\CPU|Add8~7\))) # (!\CPU|Mux48~4_combout\ & (\CPU|BAL\(4) & !\CPU|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux48~4_combout\,
	datab => \CPU|BAL\(4),
	datad => VCC,
	cin => \CPU|Add8~7\,
	combout => \CPU|Add8~8_combout\,
	cout => \CPU|Add8~9\);

-- Location: LCCOMB_X13_Y8_N8
\CPU|BAL~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~15_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~8_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~8_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add7~8_combout\,
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|Add8~8_combout\,
	datad => \CPU|mcode|Mux119~1_combout\,
	combout => \CPU|BAL~15_combout\);

-- Location: LCFF_X13_Y8_N29
\CPU|BAL[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[4]~feeder_combout\,
	sdata => \CPU|BAL~15_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(4));

-- Location: LCCOMB_X14_Y8_N10
\CPU|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~10_combout\ = (\CPU|Mux47~4_combout\ & ((\CPU|BAL\(5) & (\CPU|Add8~9\ & VCC)) # (!\CPU|BAL\(5) & (!\CPU|Add8~9\)))) # (!\CPU|Mux47~4_combout\ & ((\CPU|BAL\(5) & (!\CPU|Add8~9\)) # (!\CPU|BAL\(5) & ((\CPU|Add8~9\) # (GND)))))
-- \CPU|Add8~11\ = CARRY((\CPU|Mux47~4_combout\ & (!\CPU|BAL\(5) & !\CPU|Add8~9\)) # (!\CPU|Mux47~4_combout\ & ((!\CPU|Add8~9\) # (!\CPU|BAL\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux47~4_combout\,
	datab => \CPU|BAL\(5),
	datad => VCC,
	cin => \CPU|Add8~9\,
	combout => \CPU|Add8~10_combout\,
	cout => \CPU|Add8~11\);

-- Location: LCCOMB_X10_Y8_N8
\CPU|BAL~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~18_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~10_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~10_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datab => \CPU|mcode|Mux119~1_combout\,
	datac => \CPU|Add7~10_combout\,
	datad => \CPU|Add8~10_combout\,
	combout => \CPU|BAL~18_combout\);

-- Location: LCFF_X10_Y8_N11
\CPU|BAL[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[5]~3_combout\,
	sdata => \CPU|BAL~18_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(5));

-- Location: LCCOMB_X14_Y10_N22
\CPU|Mux71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux71~1_combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux71~0_combout\ & ((\CPU|BAL\(5)))) # (!\CPU|Mux71~0_combout\ & (\CPU|AD\(5))))) # (!\CPU|Set_Addr_To_r\(1) & (\CPU|Mux71~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|Mux71~0_combout\,
	datac => \CPU|AD\(5),
	datad => \CPU|BAL\(5),
	combout => \CPU|Mux71~1_combout\);

-- Location: LCCOMB_X13_Y12_N28
\CPU|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~12_combout\ = (\CPU|AD\(6) & (\CPU|Add6~11\ $ (GND))) # (!\CPU|AD\(6) & (!\CPU|Add6~11\ & VCC))
-- \CPU|Add6~13\ = CARRY((\CPU|AD\(6) & !\CPU|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(6),
	datad => VCC,
	cin => \CPU|Add6~11\,
	combout => \CPU|Add6~12_combout\,
	cout => \CPU|Add6~13\);

-- Location: LCFF_X15_Y8_N19
\CPU|X[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[6]~4_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(6));

-- Location: LCCOMB_X15_Y12_N28
\CPU|Add11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~12_combout\ = ((\CPU|AD\(6) $ (\CPU|X\(6) $ (!\CPU|Add11~11\)))) # (GND)
-- \CPU|Add11~13\ = CARRY((\CPU|AD\(6) & ((\CPU|X\(6)) # (!\CPU|Add11~11\))) # (!\CPU|AD\(6) & (\CPU|X\(6) & !\CPU|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD\(6),
	datab => \CPU|X\(6),
	datad => VCC,
	cin => \CPU|Add11~11\,
	combout => \CPU|Add11~12_combout\,
	cout => \CPU|Add11~13\);

-- Location: LCCOMB_X15_Y12_N0
\CPU|AD~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~11_combout\ = (\CPU|AD[0]~3_combout\ & ((\CPU|Add10~12_combout\) # ((\CPU|AD[0]~0_combout\)))) # (!\CPU|AD[0]~3_combout\ & (((\CPU|Add11~12_combout\ & !\CPU|AD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add10~12_combout\,
	datab => \CPU|Add11~12_combout\,
	datac => \CPU|AD[0]~3_combout\,
	datad => \CPU|AD[0]~0_combout\,
	combout => \CPU|AD~11_combout\);

-- Location: LCCOMB_X13_Y12_N2
\CPU|AD~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~12_combout\ = (\CPU|AD[0]~0_combout\ & ((\CPU|AD~11_combout\ & ((\CPU|BAL[6]~4_combout\))) # (!\CPU|AD~11_combout\ & (\CPU|Add6~12_combout\)))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|AD~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~0_combout\,
	datab => \CPU|Add6~12_combout\,
	datac => \CPU|AD~11_combout\,
	datad => \CPU|BAL[6]~4_combout\,
	combout => \CPU|AD~12_combout\);

-- Location: LCFF_X13_Y12_N3
\CPU|AD[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~12_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(6));

-- Location: LCCOMB_X14_Y8_N12
\CPU|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add8~12_combout\ = ((\CPU|BAL\(6) $ (\CPU|Mux46~4_combout\ $ (!\CPU|Add8~11\)))) # (GND)
-- \CPU|Add8~13\ = CARRY((\CPU|BAL\(6) & ((\CPU|Mux46~4_combout\) # (!\CPU|Add8~11\))) # (!\CPU|BAL\(6) & (\CPU|Mux46~4_combout\ & !\CPU|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(6),
	datab => \CPU|Mux46~4_combout\,
	datad => VCC,
	cin => \CPU|Add8~11\,
	combout => \CPU|Add8~12_combout\,
	cout => \CPU|Add8~13\);

-- Location: LCCOMB_X13_Y8_N16
\CPU|BAL~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~16_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~12_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~12_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add7~12_combout\,
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|Add8~12_combout\,
	datad => \CPU|mcode|Mux119~1_combout\,
	combout => \CPU|BAL~16_combout\);

-- Location: LCFF_X13_Y8_N13
\CPU|BAL[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[6]~4_combout\,
	sdata => \CPU|BAL~16_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(6));

-- Location: LCCOMB_X14_Y11_N14
\CPU|Mux70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux70~1_combout\ = (\CPU|Mux70~0_combout\ & (((\CPU|BAL\(6)) # (!\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Mux70~0_combout\ & (\CPU|AD\(6) & ((\CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux70~0_combout\,
	datab => \CPU|AD\(6),
	datac => \CPU|BAL\(6),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux70~1_combout\);

-- Location: LCCOMB_X14_Y12_N26
\CPU|Mux68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux68~1_combout\ = (\CPU|BAH\(0) & \CPU|Set_Addr_To_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(0),
	datad => \CPU|Set_Addr_To_r\(0),
	combout => \CPU|Mux68~1_combout\);

-- Location: LCCOMB_X14_Y11_N30
\CPU|Mux68\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux68~combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux68~1_combout\))) # (!\CPU|Set_Addr_To_r\(1) & (\CPU|Mux68~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux68~0_combout\,
	datac => \CPU|Mux68~1_combout\,
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux68~combout\);

-- Location: LCCOMB_X13_Y11_N4
\CPU|Mux67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux67~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(1),
	combout => \CPU|Mux67~1_combout\);

-- Location: LCCOMB_X14_Y7_N28
\CPU|PC[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[7]~7_combout\ = (\CPU|mcode|Mux106~7_combout\ & (\CPU|PCAdder\(7))) # (!\CPU|mcode|Mux106~7_combout\ & ((\CPU|DL\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PCAdder\(7),
	datab => \CPU|DL\(7),
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[7]~7_combout\);

-- Location: LCCOMB_X15_Y7_N20
\CPU|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~12_combout\ = ((\CPU|DL\(6) $ (\CPU|PC\(6) $ (!\CPU|Add5~11\)))) # (GND)
-- \CPU|Add5~13\ = CARRY((\CPU|DL\(6) & ((\CPU|PC\(6)) # (!\CPU|Add5~11\))) # (!\CPU|DL\(6) & (\CPU|PC\(6) & !\CPU|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(6),
	datab => \CPU|PC\(6),
	datad => VCC,
	cin => \CPU|Add5~11\,
	combout => \CPU|Add5~12_combout\,
	cout => \CPU|Add5~13\);

-- Location: LCCOMB_X15_Y7_N6
\CPU|PCAdder[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(6) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(6))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(6),
	datac => \CPU|Add5~12_combout\,
	datad => \CPU|mcode|Mux124~0_combout\,
	combout => \CPU|PCAdder\(6));

-- Location: LCCOMB_X15_Y7_N2
\CPU|PC[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[6]~6_combout\ = (\CPU|mcode|Mux106~7_combout\ & ((\CPU|PCAdder\(6)))) # (!\CPU|mcode|Mux106~7_combout\ & (\CPU|DL\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(6),
	datab => \CPU|PCAdder\(6),
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[6]~6_combout\);

-- Location: LCCOMB_X12_Y12_N12
\CPU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~12_combout\ = (\CPU|PC\(6) & (\CPU|Add0~11\ $ (GND))) # (!\CPU|PC\(6) & (!\CPU|Add0~11\ & VCC))
-- \CPU|Add0~13\ = CARRY((\CPU|PC\(6) & !\CPU|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(6),
	datad => VCC,
	cin => \CPU|Add0~11\,
	combout => \CPU|Add0~12_combout\,
	cout => \CPU|Add0~13\);

-- Location: LCFF_X15_Y7_N3
\CPU|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[6]~6_combout\,
	sdata => \CPU|Add0~12_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(6));

-- Location: LCCOMB_X12_Y12_N14
\CPU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~14_combout\ = (\CPU|PC\(7) & (!\CPU|Add0~13\)) # (!\CPU|PC\(7) & ((\CPU|Add0~13\) # (GND)))
-- \CPU|Add0~15\ = CARRY((!\CPU|Add0~13\) # (!\CPU|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(7),
	datad => VCC,
	cin => \CPU|Add0~13\,
	combout => \CPU|Add0~14_combout\,
	cout => \CPU|Add0~15\);

-- Location: LCFF_X14_Y7_N29
\CPU|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[7]~7_combout\,
	sdata => \CPU|Add0~14_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(7));

-- Location: LCCOMB_X12_Y12_N16
\CPU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~16_combout\ = (\CPU|PC\(8) & (\CPU|Add0~15\ $ (GND))) # (!\CPU|PC\(8) & (!\CPU|Add0~15\ & VCC))
-- \CPU|Add0~17\ = CARRY((\CPU|PC\(8) & !\CPU|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(8),
	datad => VCC,
	cin => \CPU|Add0~15\,
	combout => \CPU|Add0~16_combout\,
	cout => \CPU|Add0~17\);

-- Location: LCCOMB_X14_Y7_N6
\CPU|PC[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[8]~12_combout\ = (\CPU|mcode|Mux105~7_combout\) # ((\CPU|mcode|Mux106~7_combout\ & ((!\CPU|DL\(7)) # (!\CPU|PC[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC[8]~10_combout\,
	datab => \CPU|DL\(7),
	datac => \CPU|mcode|Mux105~7_combout\,
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[8]~12_combout\);

-- Location: LCCOMB_X12_Y11_N4
\CPU|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~0_combout\ = \CPU|PC\(8) $ (VCC)
-- \CPU|Add4~1\ = CARRY(\CPU|PC\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(8),
	datad => VCC,
	combout => \CPU|Add4~0_combout\,
	cout => \CPU|Add4~1\);

-- Location: LCCOMB_X12_Y10_N28
\CPU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux7~0_combout\ = (\CPU|PC[8]~11_combout\ & ((\CPU|Add4~0_combout\) # ((\CPU|PC[8]~12_combout\)))) # (!\CPU|PC[8]~11_combout\ & (((!\CPU|PC[8]~12_combout\ & \CPU|BAH[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC[8]~11_combout\,
	datab => \CPU|Add4~0_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|BAH[0]~0_combout\,
	combout => \CPU|Mux7~0_combout\);

-- Location: LCCOMB_X12_Y10_N0
\CPU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux7~1_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Mux7~0_combout\ & (\CPU|Add3~0_combout\)) # (!\CPU|Mux7~0_combout\ & ((\CPU|Add0~16_combout\))))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add3~0_combout\,
	datab => \CPU|Add0~16_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|Mux7~0_combout\,
	combout => \CPU|Mux7~1_combout\);

-- Location: LCCOMB_X14_Y7_N12
\CPU|PC[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[8]~13_combout\ = ((\CPU|mcode|Mux105~7_combout\ & ((\CPU|mcode|Mux106~7_combout\))) # (!\CPU|mcode|Mux105~7_combout\ & ((\CPU|PC[8]~10_combout\) # (!\CPU|mcode|Mux106~7_combout\)))) # (!\CPU|PC[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC[8]~10_combout\,
	datab => \CPU|PC[2]~8_combout\,
	datac => \CPU|mcode|Mux105~7_combout\,
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[8]~13_combout\);

-- Location: LCFF_X12_Y10_N1
\CPU|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux7~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(8));

-- Location: LCCOMB_X12_Y10_N14
\CPU|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~2_combout\ = (\CPU|PC\(9) & (!\CPU|Add3~1\)) # (!\CPU|PC\(9) & ((\CPU|Add3~1\) # (GND)))
-- \CPU|Add3~3\ = CARRY((!\CPU|Add3~1\) # (!\CPU|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(9),
	datad => VCC,
	cin => \CPU|Add3~1\,
	combout => \CPU|Add3~2_combout\,
	cout => \CPU|Add3~3\);

-- Location: LCCOMB_X17_Y6_N30
\CPU|PC[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[8]~10_combout\ = (\CPU|mcode|Mux37~0_combout\ & (\CPU|Add5~16_combout\ & (\CPU|mcode|Mux106~0_combout\ & \CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datab => \CPU|Add5~16_combout\,
	datac => \CPU|mcode|Mux106~0_combout\,
	datad => \CPU|IR\(4),
	combout => \CPU|PC[8]~10_combout\);

-- Location: LCCOMB_X15_Y10_N26
\CPU|PC[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[8]~11_combout\ = (\CPU|mcode|Mux106~7_combout\ & (\CPU|PC[8]~10_combout\ & !\CPU|mcode|Mux105~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux106~7_combout\,
	datac => \CPU|PC[8]~10_combout\,
	datad => \CPU|mcode|Mux105~7_combout\,
	combout => \CPU|PC[8]~11_combout\);

-- Location: LCCOMB_X12_Y11_N20
\CPU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux6~0_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Add0~18_combout\) # ((\CPU|PC[8]~11_combout\)))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|BAH[1]~1_combout\ & !\CPU|PC[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add0~18_combout\,
	datab => \CPU|BAH[1]~1_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|PC[8]~11_combout\,
	combout => \CPU|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y11_N2
\CPU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux6~1_combout\ = (\CPU|Mux6~0_combout\ & (((\CPU|Add3~2_combout\) # (!\CPU|PC[8]~11_combout\)))) # (!\CPU|Mux6~0_combout\ & (\CPU|Add4~2_combout\ & ((\CPU|PC[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add4~2_combout\,
	datab => \CPU|Add3~2_combout\,
	datac => \CPU|Mux6~0_combout\,
	datad => \CPU|PC[8]~11_combout\,
	combout => \CPU|Mux6~1_combout\);

-- Location: LCFF_X12_Y11_N3
\CPU|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux6~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(9));

-- Location: LCCOMB_X13_Y11_N20
\CPU|Mux67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux67~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PC\(9),
	combout => \CPU|Mux67~0_combout\);

-- Location: LCCOMB_X13_Y11_N8
\CPU|Mux67\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux67~combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Mux67~1_combout\)) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux67~1_combout\,
	datac => \CPU|Mux67~0_combout\,
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux67~combout\);

-- Location: LCCOMB_X14_Y12_N12
\CPU|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~4_combout\ = (\CPU|BAH\(2) & (\CPU|Add9~3\ $ (GND))) # (!\CPU|BAH\(2) & (!\CPU|Add9~3\ & VCC))
-- \CPU|Add9~5\ = CARRY((\CPU|BAH\(2) & !\CPU|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAH\(2),
	datad => VCC,
	cin => \CPU|Add9~3\,
	combout => \CPU|Add9~4_combout\,
	cout => \CPU|Add9~5\);

-- Location: LCCOMB_X13_Y11_N26
\CPU|Add9~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~21_combout\ = (\CPU|mcode|Mux122~2_combout\ & ((\CPU|Add9~4_combout\) # ((!\CPU|Equal7~0_combout\)))) # (!\CPU|mcode|Mux122~2_combout\ & (((\CPU|BAL[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux122~2_combout\,
	datab => \CPU|Add9~4_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|BAL[2]~0_combout\,
	combout => \CPU|Add9~21_combout\);

-- Location: LCCOMB_X19_Y8_N2
\CPU|BAH[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[7]~5_combout\ = (((\CPU|mcode|Mux120~4_combout\ & \CPU|mcode|Mux119~1_combout\)) # (!\CPU|mcode|Mux122~2_combout\)) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datab => \CPU|mcode|Mux120~4_combout\,
	datac => \CPU|mcode|Mux119~1_combout\,
	datad => \CPU|mcode|Mux122~2_combout\,
	combout => \CPU|BAH[7]~5_combout\);

-- Location: LCFF_X13_Y11_N27
\CPU|BAH[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~21_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(2));

-- Location: LCCOMB_X13_Y11_N16
\CPU|Mux66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux66~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(2),
	combout => \CPU|Mux66~1_combout\);

-- Location: LCCOMB_X12_Y12_N20
\CPU|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~20_combout\ = (\CPU|PC\(10) & (\CPU|Add0~19\ $ (GND))) # (!\CPU|PC\(10) & (!\CPU|Add0~19\ & VCC))
-- \CPU|Add0~21\ = CARRY((\CPU|PC\(10) & !\CPU|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(10),
	datad => VCC,
	cin => \CPU|Add0~19\,
	combout => \CPU|Add0~20_combout\,
	cout => \CPU|Add0~21\);

-- Location: LCCOMB_X12_Y11_N8
\CPU|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~4_combout\ = (\CPU|PC\(10) & ((GND) # (!\CPU|Add4~3\))) # (!\CPU|PC\(10) & (\CPU|Add4~3\ $ (GND)))
-- \CPU|Add4~5\ = CARRY((\CPU|PC\(10)) # (!\CPU|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(10),
	datad => VCC,
	cin => \CPU|Add4~3\,
	combout => \CPU|Add4~4_combout\,
	cout => \CPU|Add4~5\);

-- Location: LCCOMB_X12_Y11_N28
\CPU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux5~0_combout\ = (\CPU|PC[8]~12_combout\ & (((\CPU|PC[8]~11_combout\)))) # (!\CPU|PC[8]~12_combout\ & ((\CPU|PC[8]~11_combout\ & ((\CPU|Add4~4_combout\))) # (!\CPU|PC[8]~11_combout\ & (\CPU|BAL[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL[2]~0_combout\,
	datab => \CPU|Add4~4_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|PC[8]~11_combout\,
	combout => \CPU|Mux5~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\CPU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux5~1_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Mux5~0_combout\ & (\CPU|Add3~4_combout\)) # (!\CPU|Mux5~0_combout\ & ((\CPU|Add0~20_combout\))))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add3~4_combout\,
	datab => \CPU|Add0~20_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|Mux5~0_combout\,
	combout => \CPU|Mux5~1_combout\);

-- Location: LCFF_X12_Y11_N27
\CPU|PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux5~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(10));

-- Location: LCCOMB_X13_Y11_N0
\CPU|Mux66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux66~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PC\(10),
	combout => \CPU|Mux66~0_combout\);

-- Location: LCCOMB_X13_Y11_N28
\CPU|Mux66\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux66~combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Mux66~1_combout\)) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux66~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Set_Addr_To_r\(1),
	datac => \CPU|Mux66~1_combout\,
	datad => \CPU|Mux66~0_combout\,
	combout => \CPU|Mux66~combout\);

-- Location: LCCOMB_X12_Y11_N22
\CPU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux4~0_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Add0~22_combout\) # ((\CPU|PC[8]~11_combout\)))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|BAL[3]~1_combout\ & !\CPU|PC[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add0~22_combout\,
	datab => \CPU|BAL[3]~1_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|PC[8]~11_combout\,
	combout => \CPU|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y10_N18
\CPU|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~6_combout\ = (\CPU|PC\(11) & (!\CPU|Add3~5\)) # (!\CPU|PC\(11) & ((\CPU|Add3~5\) # (GND)))
-- \CPU|Add3~7\ = CARRY((!\CPU|Add3~5\) # (!\CPU|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(11),
	datad => VCC,
	cin => \CPU|Add3~5\,
	combout => \CPU|Add3~6_combout\,
	cout => \CPU|Add3~7\);

-- Location: LCCOMB_X12_Y10_N30
\CPU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux4~1_combout\ = (\CPU|PC[8]~11_combout\ & ((\CPU|Mux4~0_combout\ & ((\CPU|Add3~6_combout\))) # (!\CPU|Mux4~0_combout\ & (\CPU|Add4~6_combout\)))) # (!\CPU|PC[8]~11_combout\ & (((\CPU|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add4~6_combout\,
	datab => \CPU|PC[8]~11_combout\,
	datac => \CPU|Mux4~0_combout\,
	datad => \CPU|Add3~6_combout\,
	combout => \CPU|Mux4~1_combout\);

-- Location: LCFF_X12_Y10_N31
\CPU|PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux4~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(11));

-- Location: LCCOMB_X13_Y10_N4
\CPU|Mux65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux65~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|PC\(11),
	combout => \CPU|Mux65~0_combout\);

-- Location: LCCOMB_X14_Y10_N18
\CPU|Mux65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux65~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(3),
	combout => \CPU|Mux65~1_combout\);

-- Location: LCCOMB_X14_Y10_N16
\CPU|Mux65\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux65~combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux65~1_combout\))) # (!\CPU|Set_Addr_To_r\(1) & (\CPU|Mux65~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datac => \CPU|Mux65~0_combout\,
	datad => \CPU|Mux65~1_combout\,
	combout => \CPU|Mux65~combout\);

-- Location: M4K_X23_Y7
\ROM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"88CB3BC16C980093070AF616898940002E96676A0408E140E0A407235D0B947554A24D093B2B2224C0646A70CA924E48016890A64A1C65B421FABA85B320CA25CB280254EC6A4A492A70D3A52939313237625248E60C1EA9C02F93416840B0C0011B6622BC44270C420648B521AFCB7EB7F67FDD082FB4C0205832840654AC401625A8AC4ED7E8BC1273623650D2B965B21224597056040E18D1BA08894C0137AB3080EFDDC86C1810409504048347F5BFA9280DAD40000C6A02562A55A321B041EACD6F5809B00CCCC4C229B049A767205100088CCD1296090E2C1BD20CD183396100B641942CB0002002908F0F1202802484A720005A412918DCD00D6B4522",
	mem_init0 => X"264229B608D5292427B35807E4BFC99EFC40380148A650B4E642A426721001E459600096F8BFA031192ED102CB23014008020CCF1041416199872C34780983A54C03CEF0C1361869B3A20234C3BFD436C959021ADB651410A603058884E8AE6410A20A49F1C30100D2077F3515D00CCCCD2BBECC48817214998DA4423542114498824390A51201133014508747800180B329B99B380410D9719615C334168CF4A1DCCEC04F16134DDFC97F5814D20402CA4D0529755005C00230C06009D8296290EA9CC3DA8D0257BBFA37C0E2744495A52F66418C21E85714F9C1E8E9692B548A459AC64E56CE4AE29F59569B2689158A0CF67A3C84EF8B32100F926570A25D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X13_Y9_N2
\w_cpuDataIn[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[0]~23_combout\ = (\ROM|altsyncram_component|auto_generated|address_reg_a\(0)) # (\ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \w_cpuDataIn[0]~23_combout\);

-- Location: LCCOMB_X13_Y9_N28
\w_cpuDataIn[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[0]~24_combout\ = (!\w_n_aciaCS~0_combout\ & ((\w_n_ramCS~0_combout\ & ((\w_cpuDataIn[0]~23_combout\))) # (!\w_n_ramCS~0_combout\ & (\io_extSRamData[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_ramCS~0_combout\,
	datab => \io_extSRamData[0]~0\,
	datac => \w_n_aciaCS~0_combout\,
	datad => \w_cpuDataIn[0]~23_combout\,
	combout => \w_cpuDataIn[0]~24_combout\);

-- Location: LCCOMB_X13_Y9_N30
\w_cpuDataIn[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[0]~25_combout\ = (\w_cpuDataIn[7]~14_combout\ & ((\w_cpuDataIn[0]~24_combout\ & (\ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (!\w_cpuDataIn[0]~24_combout\ & ((\UART|dataOut\(0)))))) # (!\w_cpuDataIn[7]~14_combout\ 
-- & (((\w_cpuDataIn[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datab => \w_cpuDataIn[7]~14_combout\,
	datac => \UART|dataOut\(0),
	datad => \w_cpuDataIn[0]~24_combout\,
	combout => \w_cpuDataIn[0]~25_combout\);

-- Location: LCCOMB_X13_Y9_N12
\CPU|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux52~1_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(0))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[0]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datac => \VDU|dataOut\(0),
	datad => \w_cpuDataIn[0]~25_combout\,
	combout => \CPU|Mux52~1_combout\);

-- Location: LCCOMB_X13_Y9_N26
\CPU|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux52~2_combout\ = (\CPU|mcode|Mux110~27_combout\ & ((\CPU|ABC\(0)) # ((\CPU|mcode|Mux109~11_combout\)))) # (!\CPU|mcode|Mux110~27_combout\ & (((!\CPU|mcode|Mux109~11_combout\ & \CPU|Mux52~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(0),
	datab => \CPU|mcode|Mux110~27_combout\,
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|Mux52~1_combout\,
	combout => \CPU|Mux52~2_combout\);

-- Location: LCCOMB_X13_Y9_N16
\CPU|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux52~3_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Mux52~2_combout\ & ((\CPU|Y\(0)))) # (!\CPU|Mux52~2_combout\ & (\CPU|X\(0))))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(0),
	datab => \CPU|Y\(0),
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|Mux52~2_combout\,
	combout => \CPU|Mux52~3_combout\);

-- Location: LCCOMB_X17_Y8_N8
\CPU|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux52~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & ((\CPU|P\(0)))) # (!\CPU|mcode|Mux110~27_combout\ & (\CPU|S\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(0),
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|P\(0),
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux52~0_combout\);

-- Location: LCCOMB_X14_Y8_N26
\CPU|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux52~4_combout\ = (\CPU|Mux52~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux52~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux52~3_combout\,
	datad => \CPU|Mux52~0_combout\,
	combout => \CPU|Mux52~4_combout\);

-- Location: LCFF_X14_Y8_N27
\CPU|BusA_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux52~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(0));

-- Location: LCCOMB_X27_Y9_N6
\CPU|alu|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~0_combout\ = \CPU|BusA_r\(0) $ (VCC)
-- \CPU|alu|Add9~1\ = CARRY(\CPU|BusA_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(0),
	datad => VCC,
	combout => \CPU|alu|Add9~0_combout\,
	cout => \CPU|alu|Add9~1\);

-- Location: LCCOMB_X27_Y8_N0
\CPU|alu|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~2_combout\ = (\CPU|alu|Mux7~0_combout\ & (((\CPU|alu|Mux7~1_combout\)))) # (!\CPU|alu|Mux7~0_combout\ & ((\CPU|alu|Mux7~1_combout\ & ((\CPU|alu|Add9~0_combout\))) # (!\CPU|alu|Mux7~1_combout\ & (\CPU|alu|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add5~2_combout\,
	datab => \CPU|alu|Mux7~0_combout\,
	datac => \CPU|alu|Add9~0_combout\,
	datad => \CPU|alu|Mux7~1_combout\,
	combout => \CPU|alu|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y8_N6
\CPU|alu|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~3_combout\ = (\CPU|alu|Mux7~0_combout\ & ((\CPU|alu|Mux7~2_combout\ & (\CPU|alu|Add10~0_combout\)) # (!\CPU|alu|Mux7~2_combout\ & ((\CPU|BusA_r\(0)))))) # (!\CPU|alu|Mux7~0_combout\ & (((\CPU|alu|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add10~0_combout\,
	datab => \CPU|BusA_r\(0),
	datac => \CPU|alu|Mux7~0_combout\,
	datad => \CPU|alu|Mux7~2_combout\,
	combout => \CPU|alu|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y8_N20
\CPU|alu|Q_t~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~0_combout\ = (\CPU|BusA_r\(0) & \CPU|BusB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(0),
	datac => \CPU|BusB\(0),
	combout => \CPU|alu|Q_t~0_combout\);

-- Location: LCCOMB_X25_Y8_N8
\CPU|alu|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~8_combout\ = (\CPU|alu|Mux7~7_combout\ & (((\CPU|alu|ADC_Q[0]~0_combout\)) # (!\CPU|ALU_Op_r\(0)))) # (!\CPU|alu|Mux7~7_combout\ & (\CPU|ALU_Op_r\(0) & (\CPU|alu|Q_t~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~7_combout\,
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|alu|Q_t~0_combout\,
	datad => \CPU|alu|ADC_Q[0]~0_combout\,
	combout => \CPU|alu|Mux7~8_combout\);

-- Location: LCCOMB_X26_Y7_N16
\CPU|alu|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~6_combout\ = (\CPU|ALU_Op_r\(2) & !\CPU|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(2),
	datad => \CPU|ALU_Op_r\(3),
	combout => \CPU|alu|Mux7~6_combout\);

-- Location: LCCOMB_X26_Y7_N30
\CPU|alu|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~9_combout\ = (\CPU|alu|Mux7~6_combout\ & ((\CPU|alu|Mux7~5_combout\) # ((\CPU|alu|Mux7~4_combout\)))) # (!\CPU|alu|Mux7~6_combout\ & (((\CPU|alu|Mux7~8_combout\ & !\CPU|alu|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~5_combout\,
	datab => \CPU|alu|Mux7~8_combout\,
	datac => \CPU|alu|Mux7~6_combout\,
	datad => \CPU|alu|Mux7~4_combout\,
	combout => \CPU|alu|Mux7~9_combout\);

-- Location: LCCOMB_X26_Y7_N24
\CPU|alu|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~10_combout\ = (\CPU|alu|Mux7~4_combout\ & ((\CPU|alu|Mux7~9_combout\ & (\CPU|BusA_r\(1))) # (!\CPU|alu|Mux7~9_combout\ & ((\CPU|alu|Mux7~3_combout\))))) # (!\CPU|alu|Mux7~4_combout\ & (((\CPU|alu|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~4_combout\,
	datab => \CPU|BusA_r\(1),
	datac => \CPU|alu|Mux7~3_combout\,
	datad => \CPU|alu|Mux7~9_combout\,
	combout => \CPU|alu|Mux7~10_combout\);

-- Location: LCCOMB_X13_Y6_N16
\CPU|S~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S~6_combout\ = (\CPU|mcode|Mux116~1_combout\ & (\CPU|Add2~0_combout\)) # (!\CPU|mcode|Mux116~1_combout\ & ((\CPU|alu|Mux7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux116~1_combout\,
	datac => \CPU|Add2~0_combout\,
	datad => \CPU|alu|Mux7~10_combout\,
	combout => \CPU|S~6_combout\);

-- Location: LCFF_X13_Y6_N17
\CPU|S[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|S~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(0));

-- Location: LCCOMB_X14_Y9_N14
\CPU|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~2_combout\ = (\CPU|S\(1) & ((\CPU|process_0~4_combout\ & (\CPU|Add2~1\ & VCC)) # (!\CPU|process_0~4_combout\ & (!\CPU|Add2~1\)))) # (!\CPU|S\(1) & ((\CPU|process_0~4_combout\ & (!\CPU|Add2~1\)) # (!\CPU|process_0~4_combout\ & ((\CPU|Add2~1\) # 
-- (GND)))))
-- \CPU|Add2~3\ = CARRY((\CPU|S\(1) & (!\CPU|process_0~4_combout\ & !\CPU|Add2~1\)) # (!\CPU|S\(1) & ((!\CPU|Add2~1\) # (!\CPU|process_0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(1),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~1\,
	combout => \CPU|Add2~2_combout\,
	cout => \CPU|Add2~3\);

-- Location: LCFF_X14_Y9_N3
\CPU|S[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[2]~1_combout\,
	sdata => \CPU|Add2~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(2));

-- Location: LCCOMB_X17_Y8_N12
\CPU|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux50~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|P\(2))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|S\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(2),
	datab => \CPU|S\(2),
	datac => \CPU|mcode|Mux108~2_combout\,
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux50~0_combout\);

-- Location: LCCOMB_X13_Y8_N30
\CPU|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux50~1_combout\ = (\CPU|mcode|Mux109~11_combout\ & (((\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|mcode|Mux109~11_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|ABC\(2))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|BAL[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(2),
	datab => \CPU|mcode|Mux109~11_combout\,
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|BAL[2]~0_combout\,
	combout => \CPU|Mux50~1_combout\);

-- Location: LCCOMB_X15_Y8_N6
\CPU|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux50~2_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Mux50~1_combout\ & (\CPU|Y\(2))) # (!\CPU|Mux50~1_combout\ & ((\CPU|X\(2)))))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|Mux50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(2),
	datab => \CPU|mcode|Mux109~11_combout\,
	datac => \CPU|X\(2),
	datad => \CPU|Mux50~1_combout\,
	combout => \CPU|Mux50~2_combout\);

-- Location: LCCOMB_X14_Y8_N22
\CPU|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux50~3_combout\ = (\CPU|Mux50~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux50~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux50~0_combout\,
	datad => \CPU|Mux50~2_combout\,
	combout => \CPU|Mux50~3_combout\);

-- Location: LCFF_X14_Y8_N23
\CPU|BusA_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux50~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(2));

-- Location: LCCOMB_X25_Y8_N2
\CPU|alu|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~3_combout\ = (\CPU|ALU_Op_r\(3) & (\CPU|alu|Mux4~2_combout\ & ((!\CPU|alu|Mux0~4_combout\)))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|BusA_r\(2)) # (\CPU|alu|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux4~2_combout\,
	datab => \CPU|BusA_r\(2),
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Mux0~4_combout\,
	combout => \CPU|alu|Mux4~3_combout\);

-- Location: LCCOMB_X25_Y8_N16
\CPU|alu|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux4~4_combout\ = (\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux4~3_combout\ & (\CPU|BusA_r\(4))) # (!\CPU|alu|Mux4~3_combout\ & ((\CPU|alu|Q_t~3_combout\))))) # (!\CPU|alu|Mux0~4_combout\ & (((\CPU|alu|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(4),
	datab => \CPU|alu|Q_t~3_combout\,
	datac => \CPU|alu|Mux0~4_combout\,
	datad => \CPU|alu|Mux4~3_combout\,
	combout => \CPU|alu|Mux4~4_combout\);

-- Location: LCCOMB_X14_Y9_N30
\CPU|S[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[3]~2_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux4~4_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux4~7_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Mux4~4_combout\,
	combout => \CPU|S[3]~2_combout\);

-- Location: LCCOMB_X25_Y6_N28
\CPU|P~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~14_combout\ = (\CPU|mcode|Mux111~2_combout\ & ((\CPU|S[3]~2_combout\))) # (!\CPU|mcode|Mux111~2_combout\ & (\CPU|P\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(3),
	datab => \CPU|mcode|Mux111~2_combout\,
	datad => \CPU|S[3]~2_combout\,
	combout => \CPU|P~14_combout\);

-- Location: LCCOMB_X25_Y6_N6
\CPU|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux17~0_combout\ = (\CPU|IR\(6) & (\CPU|IR\(5))) # (!\CPU|IR\(6) & ((\CPU|P~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datac => \CPU|IR\(6),
	datad => \CPU|P~14_combout\,
	combout => \CPU|Mux17~0_combout\);

-- Location: LCCOMB_X25_Y6_N10
\CPU|P[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P[3]~2_combout\ = (\CPU|IR\(7) & ((\CPU|Mux17~0_combout\))) # (!\CPU|IR\(7) & (\CPU|P~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(7),
	datac => \CPU|P~14_combout\,
	datad => \CPU|Mux17~0_combout\,
	combout => \CPU|P[3]~2_combout\);

-- Location: LCFF_X25_Y6_N11
\CPU|P[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P[3]~2_combout\,
	sdata => \CPU|P~14_combout\,
	sload => \CPU|Equal9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(3));

-- Location: LCCOMB_X20_Y8_N24
\CPU|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux49~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & ((\CPU|P\(3)))) # (!\CPU|mcode|Mux110~27_combout\ & (\CPU|S\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(3),
	datab => \CPU|P\(3),
	datac => \CPU|mcode|Mux108~2_combout\,
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux49~0_combout\);

-- Location: LCCOMB_X18_Y5_N18
\VDU|kbBuffer~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~110_combout\ = (\VDU|ps2ConvertedByte\(3)) # (\VDU|kbd_ctl~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2ConvertedByte\(3),
	datad => \VDU|kbd_ctl~3_combout\,
	combout => \VDU|kbBuffer~110_combout\);

-- Location: LCFF_X15_Y5_N13
\VDU|kbBuffer~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~49_regout\);

-- Location: LCFF_X14_Y5_N1
\VDU|kbBuffer~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~63_regout\);

-- Location: LCFF_X15_Y5_N15
\VDU|kbBuffer~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~56_regout\);

-- Location: LCCOMB_X14_Y5_N22
\VDU|kbBuffer~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~83_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~56_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~42_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~42_regout\,
	datab => \VDU|kbBuffer~56_regout\,
	datac => \VDU|kbReadPointer\(1),
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~83_combout\);

-- Location: LCCOMB_X14_Y5_N0
\VDU|kbBuffer~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~84_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~83_combout\ & ((\VDU|kbBuffer~63_regout\))) # (!\VDU|kbBuffer~83_combout\ & (\VDU|kbBuffer~49_regout\)))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~49_regout\,
	datac => \VDU|kbBuffer~63_regout\,
	datad => \VDU|kbBuffer~83_combout\,
	combout => \VDU|kbBuffer~84_combout\);

-- Location: LCFF_X18_Y5_N31
\VDU|kbBuffer~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~35_regout\);

-- Location: LCFF_X20_Y5_N1
\VDU|kbBuffer~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~110_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~21_regout\);

-- Location: LCCOMB_X19_Y5_N2
\VDU|kbBuffer~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~85_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~21_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~14_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~14_regout\,
	datab => \VDU|kbReadPointer\(0),
	datac => \VDU|kbBuffer~21_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~85_combout\);

-- Location: LCCOMB_X18_Y5_N30
\VDU|kbBuffer~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~86_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~85_combout\ & ((\VDU|kbBuffer~35_regout\))) # (!\VDU|kbBuffer~85_combout\ & (\VDU|kbBuffer~28_regout\)))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~28_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~35_regout\,
	datad => \VDU|kbBuffer~85_combout\,
	combout => \VDU|kbBuffer~86_combout\);

-- Location: LCCOMB_X13_Y5_N24
\VDU|dataOut~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~3_combout\ = (\CPU|Mux76~1_combout\ & ((\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~84_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux76~1_combout\,
	datab => \VDU|kbReadPointer\(2),
	datac => \VDU|kbBuffer~84_combout\,
	datad => \VDU|kbBuffer~86_combout\,
	combout => \VDU|dataOut~3_combout\);

-- Location: LCFF_X13_Y5_N25
\VDU|dataOut[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~3_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(3));

-- Location: LCCOMB_X12_Y8_N4
\CPU|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux49~1_combout\ = (\w_n_VDUCS~0_combout\ & ((\VDU|dataOut\(3)))) # (!\w_n_VDUCS~0_combout\ & (\w_cpuDataIn[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_n_VDUCS~0_combout\,
	datac => \w_cpuDataIn[3]~20_combout\,
	datad => \VDU|dataOut\(3),
	combout => \CPU|Mux49~1_combout\);

-- Location: LCCOMB_X15_Y8_N10
\CPU|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux49~2_combout\ = (\CPU|mcode|Mux109~11_combout\ & (((\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|mcode|Mux109~11_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|ABC\(3))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|Mux49~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(3),
	datab => \CPU|mcode|Mux109~11_combout\,
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|Mux49~1_combout\,
	combout => \CPU|Mux49~2_combout\);

-- Location: LCCOMB_X15_Y8_N2
\CPU|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux49~3_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Mux49~2_combout\ & ((\CPU|Y\(3)))) # (!\CPU|Mux49~2_combout\ & (\CPU|X\(3))))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(3),
	datab => \CPU|mcode|Mux109~11_combout\,
	datac => \CPU|Y\(3),
	datad => \CPU|Mux49~2_combout\,
	combout => \CPU|Mux49~3_combout\);

-- Location: LCCOMB_X14_Y8_N28
\CPU|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux49~4_combout\ = (\CPU|Mux49~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux49~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux49~0_combout\,
	datad => \CPU|Mux49~3_combout\,
	combout => \CPU|Mux49~4_combout\);

-- Location: LCFF_X14_Y8_N29
\CPU|BusA_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux49~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(3));

-- Location: LCCOMB_X27_Y8_N24
\CPU|alu|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~10_combout\ = (\CPU|BusA_r\(5) & (!\CPU|alu|Add10~9\)) # (!\CPU|BusA_r\(5) & ((\CPU|alu|Add10~9\) # (GND)))
-- \CPU|alu|Add10~11\ = CARRY((!\CPU|alu|Add10~9\) # (!\CPU|BusA_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(5),
	datad => VCC,
	cin => \CPU|alu|Add10~9\,
	combout => \CPU|alu|Add10~10_combout\,
	cout => \CPU|alu|Add10~11\);

-- Location: LCCOMB_X26_Y8_N16
\CPU|alu|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add5~10_combout\ = \CPU|alu|Add5~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CPU|alu|Add5~9\,
	combout => \CPU|alu|Add5~10_combout\);

-- Location: LCCOMB_X26_Y9_N16
\CPU|alu|Add6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~1_cout\ = CARRY(\CPU|alu|Add5~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|alu|Add5~10_combout\,
	datad => VCC,
	cout => \CPU|alu|Add6~1_cout\);

-- Location: LCCOMB_X26_Y9_N20
\CPU|alu|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~4_combout\ = ((\CPU|BusA_r\(5) $ (\CPU|BusB\(5) $ (\CPU|alu|Add6~3\)))) # (GND)
-- \CPU|alu|Add6~5\ = CARRY((\CPU|BusA_r\(5) & ((!\CPU|alu|Add6~3\) # (!\CPU|BusB\(5)))) # (!\CPU|BusA_r\(5) & (!\CPU|BusB\(5) & !\CPU|alu|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(5),
	datab => \CPU|BusB\(5),
	datad => VCC,
	cin => \CPU|alu|Add6~3\,
	combout => \CPU|alu|Add6~4_combout\,
	cout => \CPU|alu|Add6~5\);

-- Location: LCCOMB_X26_Y9_N22
\CPU|alu|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~6_combout\ = (\CPU|BusA_r\(6) & ((\CPU|BusB\(6) & (!\CPU|alu|Add6~5\)) # (!\CPU|BusB\(6) & (\CPU|alu|Add6~5\ & VCC)))) # (!\CPU|BusA_r\(6) & ((\CPU|BusB\(6) & ((\CPU|alu|Add6~5\) # (GND))) # (!\CPU|BusB\(6) & (!\CPU|alu|Add6~5\))))
-- \CPU|alu|Add6~7\ = CARRY((\CPU|BusA_r\(6) & (\CPU|BusB\(6) & !\CPU|alu|Add6~5\)) # (!\CPU|BusA_r\(6) & ((\CPU|BusB\(6)) # (!\CPU|alu|Add6~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(6),
	datab => \CPU|BusB\(6),
	datad => VCC,
	cin => \CPU|alu|Add6~5\,
	combout => \CPU|alu|Add6~6_combout\,
	cout => \CPU|alu|Add6~7\);

-- Location: LCCOMB_X26_Y9_N26
\CPU|alu|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add6~10_combout\ = \CPU|alu|Add6~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CPU|alu|Add6~9\,
	combout => \CPU|alu|Add6~10_combout\);

-- Location: LCCOMB_X26_Y9_N4
\CPU|alu|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~6_combout\ = (\CPU|ALU_Op_r\(3) & (((\CPU|alu|Add6~10_combout\)) # (!\CPU|P\(3)))) # (!\CPU|ALU_Op_r\(3) & (((\CPU|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(3),
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Add6~10_combout\,
	combout => \CPU|alu|Mux0~6_combout\);

-- Location: LCCOMB_X26_Y9_N8
\CPU|alu|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~7_combout\ = (\CPU|alu|Mux0~6_combout\ & ((\CPU|ALU_Op_r\(3) & (\CPU|alu|Add6~4_combout\)) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Add10~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~4_combout\,
	datab => \CPU|alu|Add10~10_combout\,
	datac => \CPU|alu|Mux0~6_combout\,
	datad => \CPU|ALU_Op_r\(3),
	combout => \CPU|alu|Mux2~7_combout\);

-- Location: LCCOMB_X27_Y9_N16
\CPU|alu|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~10_combout\ = (\CPU|BusA_r\(5) & (\CPU|alu|Add9~9\ & VCC)) # (!\CPU|BusA_r\(5) & (!\CPU|alu|Add9~9\))
-- \CPU|alu|Add9~11\ = CARRY((!\CPU|BusA_r\(5) & !\CPU|alu|Add9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(5),
	datad => VCC,
	cin => \CPU|alu|Add9~9\,
	combout => \CPU|alu|Add9~10_combout\,
	cout => \CPU|alu|Add9~11\);

-- Location: LCCOMB_X26_Y9_N6
\CPU|alu|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~6_combout\ = (!\CPU|alu|Mux0~6_combout\ & ((\CPU|ALU_Op_r\(3) & (!\CPU|alu|Add6~4_combout\)) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Add9~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~4_combout\,
	datab => \CPU|alu|Mux0~6_combout\,
	datac => \CPU|alu|Add9~10_combout\,
	datad => \CPU|ALU_Op_r\(3),
	combout => \CPU|alu|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y9_N26
\CPU|alu|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux2~8_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(5))) # (!\CPU|alu|Mux7~11_combout\ & (((\CPU|alu|Mux2~7_combout\) # (\CPU|alu|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux7~11_combout\,
	datab => \CPU|BusA_r\(5),
	datac => \CPU|alu|Mux2~7_combout\,
	datad => \CPU|alu|Mux2~6_combout\,
	combout => \CPU|alu|Mux2~8_combout\);

-- Location: LCCOMB_X14_Y9_N0
\CPU|S[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[5]~3_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux2~5_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(2),
	datab => \CPU|alu|Mux2~8_combout\,
	datad => \CPU|alu|Mux2~5_combout\,
	combout => \CPU|S[5]~3_combout\);

-- Location: LCFF_X17_Y8_N7
\CPU|X[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[5]~3_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(5));

-- Location: LCFF_X18_Y4_N25
\CPU|Y[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[5]~3_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(5));

-- Location: LCCOMB_X17_Y9_N12
\CPU|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux47~2_combout\ = (\CPU|mcode|Mux110~27_combout\ & ((\CPU|mcode|Mux109~11_combout\ & ((\CPU|Y\(5)))) # (!\CPU|mcode|Mux109~11_combout\ & (\CPU|ABC\(5))))) # (!\CPU|mcode|Mux110~27_combout\ & (((\CPU|mcode|Mux109~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(5),
	datab => \CPU|Y\(5),
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|mcode|Mux109~11_combout\,
	combout => \CPU|Mux47~2_combout\);

-- Location: LCCOMB_X22_Y2_N6
\VDU|ps2Caps~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Caps~0_combout\ = \VDU|ps2Caps~regout\ $ (((\VDU|ps2Scroll~0_combout\ & (\VDU|Equal14~0_combout\ & \VDU|Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Scroll~0_combout\,
	datab => \VDU|Equal14~0_combout\,
	datac => \VDU|ps2Caps~regout\,
	datad => \VDU|Equal21~0_combout\,
	combout => \VDU|ps2Caps~0_combout\);

-- Location: LCFF_X22_Y2_N7
\VDU|ps2Caps\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Caps~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Caps~regout\);

-- Location: LCCOMB_X24_Y2_N6
\VDU|kbBuffer~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~112_combout\ = (\VDU|ps2ConvertedByte\(6) & (!\VDU|ps2Caps~regout\ & ((!\VDU|ps2ConvertedByte\(4)) # (!\VDU|kbBuffer~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~100_combout\,
	datab => \VDU|ps2ConvertedByte\(4),
	datac => \VDU|ps2ConvertedByte\(6),
	datad => \VDU|ps2Caps~regout\,
	combout => \VDU|kbBuffer~112_combout\);

-- Location: LCCOMB_X24_Y2_N8
\VDU|kbBuffer~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~113_combout\ = \VDU|ps2ConvertedByte\(5) $ (((\VDU|kbBuffer~112_combout\ & ((\VDU|ps2ConvertedByte\(4)) # (!\VDU|kbd_ctl~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(5),
	datab => \VDU|ps2ConvertedByte\(4),
	datac => \VDU|kbd_ctl~4_combout\,
	datad => \VDU|kbBuffer~112_combout\,
	combout => \VDU|kbBuffer~113_combout\);

-- Location: LCCOMB_X21_Y5_N20
\VDU|kbBuffer~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~114_combout\ = (\VDU|kbd_ctl~3_combout\) # ((!\VDU|ps2Ctrl~regout\ & \VDU|kbBuffer~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Ctrl~regout\,
	datab => \VDU|kbd_ctl~3_combout\,
	datad => \VDU|kbBuffer~113_combout\,
	combout => \VDU|kbBuffer~114_combout\);

-- Location: LCFF_X15_Y5_N9
\VDU|kbBuffer~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~51_regout\);

-- Location: LCFF_X15_Y5_N23
\VDU|kbBuffer~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~58_regout\);

-- Location: LCCOMB_X15_Y5_N22
\VDU|kbBuffer~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~91_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~58_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~44_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~44_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~58_regout\,
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~91_combout\);

-- Location: LCCOMB_X15_Y5_N8
\VDU|kbBuffer~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~92_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~91_combout\ & (\VDU|kbBuffer~65_regout\)) # (!\VDU|kbBuffer~91_combout\ & ((\VDU|kbBuffer~51_regout\))))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~65_regout\,
	datab => \VDU|kbReadPointer\(0),
	datac => \VDU|kbBuffer~51_regout\,
	datad => \VDU|kbBuffer~91_combout\,
	combout => \VDU|kbBuffer~92_combout\);

-- Location: LCFF_X21_Y5_N17
\VDU|kbBuffer~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~30_regout\);

-- Location: LCFF_X18_Y5_N9
\VDU|kbBuffer~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~16_regout\);

-- Location: LCFF_X20_Y5_N5
\VDU|kbBuffer~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~114_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~23_regout\);

-- Location: LCCOMB_X20_Y5_N4
\VDU|kbBuffer~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~93_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~23_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~16_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~16_regout\,
	datac => \VDU|kbBuffer~23_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~93_combout\);

-- Location: LCCOMB_X15_Y5_N4
\VDU|kbBuffer~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~94_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~93_combout\ & (\VDU|kbBuffer~37_regout\)) # (!\VDU|kbBuffer~93_combout\ & ((\VDU|kbBuffer~30_regout\))))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~37_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~30_regout\,
	datad => \VDU|kbBuffer~93_combout\,
	combout => \VDU|kbBuffer~94_combout\);

-- Location: LCCOMB_X14_Y5_N12
\VDU|dataOut~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~5_combout\ = (\CPU|Mux76~1_combout\ & ((\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~92_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(2),
	datab => \CPU|Mux76~1_combout\,
	datac => \VDU|kbBuffer~92_combout\,
	datad => \VDU|kbBuffer~94_combout\,
	combout => \VDU|dataOut~5_combout\);

-- Location: LCFF_X14_Y5_N13
\VDU|dataOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~5_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(5));

-- Location: LCCOMB_X12_Y8_N10
\CPU|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux47~1_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(5))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[5]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_n_VDUCS~0_combout\,
	datac => \VDU|dataOut\(5),
	datad => \w_cpuDataIn[5]~27_combout\,
	combout => \CPU|Mux47~1_combout\);

-- Location: LCCOMB_X13_Y9_N6
\CPU|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux47~3_combout\ = (\CPU|mcode|Mux110~27_combout\ & (((\CPU|Mux47~2_combout\)))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|Mux47~2_combout\ & (\CPU|X\(5))) # (!\CPU|Mux47~2_combout\ & ((\CPU|Mux47~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~27_combout\,
	datab => \CPU|X\(5),
	datac => \CPU|Mux47~2_combout\,
	datad => \CPU|Mux47~1_combout\,
	combout => \CPU|Mux47~3_combout\);

-- Location: LCCOMB_X13_Y9_N18
\CPU|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux47~4_combout\ = (\CPU|Mux47~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux47~0_combout\,
	datad => \CPU|Mux47~3_combout\,
	combout => \CPU|Mux47~4_combout\);

-- Location: LCFF_X13_Y9_N19
\CPU|BusA_r[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Mux47~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(5));

-- Location: LCCOMB_X24_Y9_N18
\CPU|alu|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add3~4_combout\ = (\CPU|BusA_r\(6) & ((\CPU|BusB\(6) & (\CPU|alu|Add3~3\ & VCC)) # (!\CPU|BusB\(6) & (!\CPU|alu|Add3~3\)))) # (!\CPU|BusA_r\(6) & ((\CPU|BusB\(6) & (!\CPU|alu|Add3~3\)) # (!\CPU|BusB\(6) & ((\CPU|alu|Add3~3\) # (GND)))))
-- \CPU|alu|Add3~5\ = CARRY((\CPU|BusA_r\(6) & (!\CPU|BusB\(6) & !\CPU|alu|Add3~3\)) # (!\CPU|BusA_r\(6) & ((!\CPU|alu|Add3~3\) # (!\CPU|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(6),
	datab => \CPU|BusB\(6),
	datad => VCC,
	cin => \CPU|alu|Add3~3\,
	combout => \CPU|alu|Add3~4_combout\,
	cout => \CPU|alu|Add3~5\);

-- Location: LCCOMB_X24_Y9_N20
\CPU|alu|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add3~6_combout\ = ((\CPU|BusB\(7) $ (\CPU|BusA_r\(7) $ (!\CPU|alu|Add3~5\)))) # (GND)
-- \CPU|alu|Add3~7\ = CARRY((\CPU|BusB\(7) & ((\CPU|BusA_r\(7)) # (!\CPU|alu|Add3~5\))) # (!\CPU|BusB\(7) & (\CPU|BusA_r\(7) & !\CPU|alu|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(7),
	datab => \CPU|BusA_r\(7),
	datad => VCC,
	cin => \CPU|alu|Add3~5\,
	combout => \CPU|alu|Add3~6_combout\,
	cout => \CPU|alu|Add3~7\);

-- Location: LCCOMB_X24_Y9_N22
\CPU|alu|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add3~8_combout\ = \CPU|alu|Add3~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CPU|alu|Add3~7\,
	combout => \CPU|alu|Add3~8_combout\);

-- Location: LCCOMB_X24_Y9_N0
\CPU|alu|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|process_0~1_combout\ = (\CPU|alu|Add3~8_combout\) # ((\CPU|alu|Add3~6_combout\ & ((\CPU|alu|Add3~2_combout\) # (\CPU|alu|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~2_combout\,
	datab => \CPU|alu|Add3~4_combout\,
	datac => \CPU|alu|Add3~6_combout\,
	datad => \CPU|alu|Add3~8_combout\,
	combout => \CPU|alu|process_0~1_combout\);

-- Location: LCCOMB_X24_Y9_N24
\CPU|alu|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~12_combout\ = (\CPU|ALU_Op_r\(1) & (((\CPU|P\(3) & \CPU|alu|process_0~1_combout\)) # (!\CPU|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|P\(3),
	datad => \CPU|alu|process_0~1_combout\,
	combout => \CPU|alu|Mux1~12_combout\);

-- Location: LCCOMB_X24_Y9_N26
\CPU|alu|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~4_combout\ = (\CPU|BusA_r\(6)) # ((\CPU|alu|Mux0~5_combout\ & ((\CPU|alu|Add3~4_combout\) # (\CPU|alu|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(6),
	datab => \CPU|alu|Add3~4_combout\,
	datac => \CPU|alu|Mux1~12_combout\,
	datad => \CPU|alu|Mux0~5_combout\,
	combout => \CPU|alu|Mux1~4_combout\);

-- Location: LCCOMB_X24_Y9_N10
\CPU|alu|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~13_combout\ = (\CPU|ALU_Op_r\(1) & ((\CPU|alu|Mux1~12_combout\ & ((!\CPU|ALU_Op_r\(0)))) # (!\CPU|alu|Mux1~12_combout\ & (!\CPU|alu|Add3~4_combout\ & \CPU|ALU_Op_r\(0))))) # (!\CPU|ALU_Op_r\(1) & (((\CPU|alu|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|alu|Add3~4_combout\,
	datac => \CPU|alu|Mux1~12_combout\,
	datad => \CPU|ALU_Op_r\(0),
	combout => \CPU|alu|Mux1~13_combout\);

-- Location: LCCOMB_X24_Y9_N28
\CPU|alu|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~5_combout\ = (\CPU|alu|Mux1~12_combout\ & ((\CPU|alu|Mux1~13_combout\) # (\CPU|alu|Add3~2_combout\ $ (\CPU|alu|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~2_combout\,
	datab => \CPU|alu|Add3~4_combout\,
	datac => \CPU|alu|Mux1~12_combout\,
	datad => \CPU|alu|Mux1~13_combout\,
	combout => \CPU|alu|Mux1~5_combout\);

-- Location: LCCOMB_X24_Y9_N6
\CPU|alu|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~6_combout\ = (\CPU|alu|Mux1~13_combout\ & (\CPU|alu|Mux1~5_combout\ & (\CPU|alu|Mux1~4_combout\ $ (\CPU|BusB\(6))))) # (!\CPU|alu|Mux1~13_combout\ & (!\CPU|alu|Mux1~5_combout\ & ((\CPU|alu|Mux1~4_combout\) # (\CPU|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux1~13_combout\,
	datab => \CPU|alu|Mux1~4_combout\,
	datac => \CPU|BusB\(6),
	datad => \CPU|alu|Mux1~5_combout\,
	combout => \CPU|alu|Mux1~6_combout\);

-- Location: LCCOMB_X24_Y9_N2
\CPU|alu|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~7_combout\ = (\CPU|alu|Mux0~4_combout\ & (!\CPU|ALU_Op_r\(3))) # (!\CPU|alu|Mux0~4_combout\ & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux1~6_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|BusA_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~4_combout\,
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|BusA_r\(5),
	datad => \CPU|alu|Mux1~6_combout\,
	combout => \CPU|alu|Mux1~7_combout\);

-- Location: LCCOMB_X24_Y9_N8
\CPU|alu|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux1~8_combout\ = (\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux1~7_combout\ & (\CPU|BusA_r\(7))) # (!\CPU|alu|Mux1~7_combout\ & ((\CPU|alu|Q_t~4_combout\))))) # (!\CPU|alu|Mux0~4_combout\ & (((\CPU|alu|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~4_combout\,
	datab => \CPU|BusA_r\(7),
	datac => \CPU|alu|Q_t~4_combout\,
	datad => \CPU|alu|Mux1~7_combout\,
	combout => \CPU|alu|Mux1~8_combout\);

-- Location: LCCOMB_X14_Y9_N8
\CPU|S[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[6]~4_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux1~8_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux1~11_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Mux1~8_combout\,
	combout => \CPU|S[6]~4_combout\);

-- Location: LCCOMB_X14_Y9_N24
\CPU|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~12_combout\ = ((\CPU|S\(6) $ (\CPU|process_0~4_combout\ $ (!\CPU|Add2~11\)))) # (GND)
-- \CPU|Add2~13\ = CARRY((\CPU|S\(6) & ((\CPU|process_0~4_combout\) # (!\CPU|Add2~11\))) # (!\CPU|S\(6) & (\CPU|process_0~4_combout\ & !\CPU|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(6),
	datab => \CPU|process_0~4_combout\,
	datad => VCC,
	cin => \CPU|Add2~11\,
	combout => \CPU|Add2~12_combout\,
	cout => \CPU|Add2~13\);

-- Location: LCFF_X14_Y9_N9
\CPU|S[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[6]~4_combout\,
	sdata => \CPU|Add2~12_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(6));

-- Location: LCCOMB_X13_Y9_N20
\CPU|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux46~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|P\(6))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|S\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(6),
	datab => \CPU|S\(6),
	datac => \CPU|mcode|Mux110~27_combout\,
	datad => \CPU|mcode|Mux108~2_combout\,
	combout => \CPU|Mux46~0_combout\);

-- Location: LCFF_X15_Y8_N27
\CPU|Y[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[6]~4_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(6));

-- Location: LCCOMB_X14_Y9_N10
\CPU|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux46~2_combout\ = (\CPU|mcode|Mux109~11_combout\ & (((\CPU|Y\(6)) # (!\CPU|mcode|Mux110~27_combout\)))) # (!\CPU|mcode|Mux109~11_combout\ & (\CPU|ABC\(6) & ((\CPU|mcode|Mux110~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(6),
	datab => \CPU|Y\(6),
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux46~2_combout\);

-- Location: LCCOMB_X12_Y8_N14
\w_cpuDataIn[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[6]~39_combout\ = (\io_extSRamData[6]~6\) # ((\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[6]~6\,
	datab => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_cpuDataIn[6]~39_combout\);

-- Location: M4K_X11_Y13
\ROM|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"79B498D346DB8CC38108C48DD198000004228108843C61641FC5448C08F0C063AE110A7109F830965603C10004D74B71C1248A8B0750AB75AA0044127491B5F508100420AA1041248102A1822020A30BD67E43628EE05455800A5B4060453224751BCC42D003E20140800463B00412F63B34B2CD0A8319DE652334C215B06B9C2E004D46ADC6645F234BBBB6E08824926C8EE72492BD62F37757C3D8FC1997B5F7993825488904851EDCA10906A1784000498D80085F7B181911F7BC3FBED842B07D88D2F459F2A802BAAB6BB48D4216215352A802830407DA9206988BE8245006DF2E50640FB7A71251F112F65795C253E12C6003D30A09AA6EEEEA90840C01",
	mem_init0 => X"80205031304221D8CD80DC218030C84C4C07B85AAAE7A2626154F7FD55103964B49DE0542F2484A25824DE2926D0BBBFF23E4028E83F911800348D0130E61345FC32C52E8AAC035249A40AA47A80893125B92189923C4D4B86AFBA041372E8302A91D32024370554DA9BAE604AB50AA8024D358740110913402B02194F71FC9D3A90325EB4F2011456D948BBAB7FFF3F843FB9D5586C7555A1BD3B0AAD00A8B108C8013FFA66E306EAC88A8294DE058AC23CC9136DB6C8A369A52228CD0BD43008610C29120A722448008A3CF830CFBFFCFFFFF3BEF7FDFFFFFFFFFFFFE3F0FFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFEAEAABFAAE3FFBAFEFBEAABEEE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y12
\ROM|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F77B77A949594DDD37DF7A9E38C2FFFFFFFFFFC37FD81FF0383FBE070F7CFBFDEFC3F97F6FE1DDDDE42B0448D8C695BC2804F249990A928002AC9D0A0A8009C5495580284398020A008202802052BB968EDC26D5C7655E750F4481989591181AABA1A0818346F58EAD70626AC1A42A6AE5800003468D0849CE86088302A060E1B183A1AB60A0056AD0484335027B88982621CC1291C183074E441E31C2004800330100810AE90A3028AA43AE22250A1400A250102188826D9B0740E82D429D082002EC003415751608E109C1366C5887C363B04463D0105555503AC1514A04078020412404131884059F059AB549",
	mem_init0 => X"66D8ABC0060048412FA327024E00484421054040420108457222E5007708208A8000D0451425C227BC0881DC1253FCC87440124200242115E7F9A6980F6C2108546F44E8D1A24680E71881111580BD55003C80005CAAAA618618655541E500344104181A8000810102040E14888B0407005600AE3704CDE3881941A0DC1A01040BB4D04728C52AD415D8CCD07A86513C2A0972700E22E99515D6F196B02500EF8614933BEA82AAAAAE1A82505C4AA88C3E812069C1013249488260010410C965800A014451AAD2FB56CB560D1A8AAEA001E77AA0F3D10100078846003440BFBD00000E3D02108082FBA600A204004BC499992DAA264918DB12042013349A848C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N16
\w_cpuDataIn[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[6]~28_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_ramCS~0_combout\,
	datab => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	combout => \w_cpuDataIn[6]~28_combout\);

-- Location: LCFF_X20_Y8_N23
\UART|rxBuffer~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~43_regout\);

-- Location: LCFF_X20_Y8_N1
\UART|rxBuffer~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~19_regout\);

-- Location: LCCOMB_X20_Y8_N0
\UART|rxBuffer~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~205_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~35_regout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~19_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~35_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~19_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~205_combout\);

-- Location: LCCOMB_X20_Y8_N22
\UART|rxBuffer~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~206_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~205_combout\ & ((\UART|rxBuffer~43_regout\))) # (!\UART|rxBuffer~205_combout\ & (\UART|rxBuffer~27_regout\)))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~27_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~43_regout\,
	datad => \UART|rxBuffer~205_combout\,
	combout => \UART|rxBuffer~206_combout\);

-- Location: LCFF_X20_Y9_N23
\UART|rxBuffer~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~107_regout\);

-- Location: LCFF_X19_Y10_N5
\UART|rxBuffer~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~99_regout\);

-- Location: LCCOMB_X20_Y7_N8
\UART|rxBuffer~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~225_combout\ = (!\UART|rxInPointer\(0) & (!\UART|rxInPointer\(1) & (!\UART|rxInPointer\(2) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~225_combout\);

-- Location: LCCOMB_X19_Y10_N2
\UART|rxBuffer~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~226_combout\ = (!\UART|func_reset~regout\ & (\UART|rxInPointer[0]~14_combout\ & \UART|rxBuffer~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datab => \UART|rxInPointer[0]~14_combout\,
	datad => \UART|rxBuffer~225_combout\,
	combout => \UART|rxBuffer~226_combout\);

-- Location: LCFF_X19_Y10_N19
\UART|rxBuffer~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~83_regout\);

-- Location: LCCOMB_X19_Y10_N18
\UART|rxBuffer~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~203_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~99_regout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~83_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~99_regout\,
	datac => \UART|rxBuffer~83_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~203_combout\);

-- Location: LCCOMB_X20_Y9_N22
\UART|rxBuffer~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~204_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~203_combout\ & ((\UART|rxBuffer~107_regout\))) # (!\UART|rxBuffer~203_combout\ & (\UART|rxBuffer~91_regout\)))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~91_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~107_regout\,
	datad => \UART|rxBuffer~203_combout\,
	combout => \UART|rxBuffer~204_combout\);

-- Location: LCCOMB_X20_Y9_N16
\UART|rxBuffer~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~207_combout\ = (\UART|rxReadPointer\(2) & (\UART|rxReadPointer\(3))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~204_combout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~206_combout\,
	datad => \UART|rxBuffer~204_combout\,
	combout => \UART|rxBuffer~207_combout\);

-- Location: LCCOMB_X19_Y11_N0
\UART|rxBuffer~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~247_combout\ = (\UART|rxInPointer\(2) & (!\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~247_combout\);

-- Location: LCCOMB_X19_Y9_N8
\UART|rxBuffer~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~248_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~247_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datab => \UART|rxBuffer~247_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~248_combout\);

-- Location: LCFF_X19_Y9_N23
\UART|rxBuffer~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~131_regout\);

-- Location: LCFF_X19_Y9_N29
\UART|rxBuffer~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~115_regout\);

-- Location: LCCOMB_X19_Y9_N28
\UART|rxBuffer~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~208_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~123_regout\) # ((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~115_regout\ & !\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~123_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~115_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~208_combout\);

-- Location: LCCOMB_X19_Y9_N22
\UART|rxBuffer~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~209_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~208_combout\ & (\UART|rxBuffer~139_regout\)) # (!\UART|rxBuffer~208_combout\ & ((\UART|rxBuffer~131_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~139_regout\,
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~131_regout\,
	datad => \UART|rxBuffer~208_combout\,
	combout => \UART|rxBuffer~209_combout\);

-- Location: LCCOMB_X18_Y8_N12
\UART|rxBuffer~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~210_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~207_combout\ & ((\UART|rxBuffer~209_combout\))) # (!\UART|rxBuffer~207_combout\ & (\UART|rxBuffer~202_combout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~202_combout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~207_combout\,
	datad => \UART|rxBuffer~209_combout\,
	combout => \UART|rxBuffer~210_combout\);

-- Location: LCCOMB_X18_Y8_N30
\UART|dataOut~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~7_combout\ = (\CPU|Mux76~1_combout\ & \UART|rxBuffer~210_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~210_combout\,
	combout => \UART|dataOut~7_combout\);

-- Location: LCFF_X18_Y8_N31
\UART|dataOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~7_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(6));

-- Location: LCCOMB_X12_Y8_N18
\w_cpuDataIn[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[6]~29_combout\ = (\w_n_aciaCS~0_combout\ & (((\UART|dataOut\(6))))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[6]~39_combout\ & (\w_cpuDataIn[6]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_aciaCS~0_combout\,
	datab => \w_cpuDataIn[6]~39_combout\,
	datac => \w_cpuDataIn[6]~28_combout\,
	datad => \UART|dataOut\(6),
	combout => \w_cpuDataIn[6]~29_combout\);

-- Location: LCCOMB_X13_Y8_N0
\CPU|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux46~1_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(6))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[6]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datac => \VDU|dataOut\(6),
	datad => \w_cpuDataIn[6]~29_combout\,
	combout => \CPU|Mux46~1_combout\);

-- Location: LCCOMB_X13_Y9_N22
\CPU|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux46~3_combout\ = (\CPU|mcode|Mux110~27_combout\ & (\CPU|Mux46~2_combout\)) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|Mux46~2_combout\ & (\CPU|X\(6))) # (!\CPU|Mux46~2_combout\ & ((\CPU|Mux46~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux110~27_combout\,
	datab => \CPU|Mux46~2_combout\,
	datac => \CPU|X\(6),
	datad => \CPU|Mux46~1_combout\,
	combout => \CPU|Mux46~3_combout\);

-- Location: LCCOMB_X13_Y9_N14
\CPU|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux46~4_combout\ = (\CPU|Mux46~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux46~0_combout\,
	datad => \CPU|Mux46~3_combout\,
	combout => \CPU|Mux46~4_combout\);

-- Location: LCCOMB_X13_Y8_N4
\CPU|BAL~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL~19_combout\ = ((\CPU|mcode|Mux119~1_combout\ & ((\CPU|Add8~14_combout\))) # (!\CPU|mcode|Mux119~1_combout\ & (\CPU|Add7~14_combout\))) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add7~14_combout\,
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|Add8~14_combout\,
	datad => \CPU|mcode|Mux119~1_combout\,
	combout => \CPU|BAL~19_combout\);

-- Location: LCFF_X13_Y8_N27
\CPU|BAL[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAL[7]~feeder_combout\,
	sdata => \CPU|BAL~19_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux121~4_combout\,
	ena => \CPU|BAL[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAL\(7));

-- Location: LCCOMB_X13_Y12_N30
\CPU|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add6~14_combout\ = \CPU|AD\(7) $ (\CPU|Add6~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|AD\(7),
	cin => \CPU|Add6~13\,
	combout => \CPU|Add6~14_combout\);

-- Location: LCFF_X15_Y8_N15
\CPU|X[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[7]~5_combout\,
	sload => VCC,
	ena => \CPU|X[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|X\(7));

-- Location: LCCOMB_X15_Y12_N30
\CPU|Add11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add11~14_combout\ = \CPU|X\(7) $ (\CPU|Add11~13\ $ (\CPU|AD\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|X\(7),
	datad => \CPU|AD\(7),
	cin => \CPU|Add11~13\,
	combout => \CPU|Add11~14_combout\);

-- Location: LCCOMB_X13_Y12_N10
\CPU|AD~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~17_combout\ = (\CPU|AD[0]~0_combout\ & ((\CPU|Add6~14_combout\) # ((\CPU|AD[0]~3_combout\)))) # (!\CPU|AD[0]~0_combout\ & (((\CPU|Add11~14_combout\ & !\CPU|AD[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~0_combout\,
	datab => \CPU|Add6~14_combout\,
	datac => \CPU|Add11~14_combout\,
	datad => \CPU|AD[0]~3_combout\,
	combout => \CPU|AD~17_combout\);

-- Location: LCFF_X15_Y8_N9
\CPU|Y[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[7]~5_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(7));

-- Location: LCCOMB_X15_Y8_N30
\CPU|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add10~14_combout\ = \CPU|Y\(7) $ (\CPU|Add10~13\ $ (\CPU|AD\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Y\(7),
	datad => \CPU|AD\(7),
	cin => \CPU|Add10~13\,
	combout => \CPU|Add10~14_combout\);

-- Location: LCCOMB_X14_Y10_N10
\CPU|AD~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|AD~18_combout\ = (\CPU|AD[0]~3_combout\ & ((\CPU|AD~17_combout\ & ((\CPU|BAL[7]~5_combout\))) # (!\CPU|AD~17_combout\ & (\CPU|Add10~14_combout\)))) # (!\CPU|AD[0]~3_combout\ & (\CPU|AD~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|AD[0]~3_combout\,
	datab => \CPU|AD~17_combout\,
	datac => \CPU|Add10~14_combout\,
	datad => \CPU|BAL[7]~5_combout\,
	combout => \CPU|AD~18_combout\);

-- Location: LCFF_X14_Y10_N11
\CPU|AD[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|AD~18_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|AD[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|AD\(7));

-- Location: LCCOMB_X15_Y7_N22
\CPU|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~14_combout\ = (\CPU|DL\(7) & ((\CPU|PC\(7) & (\CPU|Add5~13\ & VCC)) # (!\CPU|PC\(7) & (!\CPU|Add5~13\)))) # (!\CPU|DL\(7) & ((\CPU|PC\(7) & (!\CPU|Add5~13\)) # (!\CPU|PC\(7) & ((\CPU|Add5~13\) # (GND)))))
-- \CPU|Add5~15\ = CARRY((\CPU|DL\(7) & (!\CPU|PC\(7) & !\CPU|Add5~13\)) # (!\CPU|DL\(7) & ((!\CPU|Add5~13\) # (!\CPU|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(7),
	datab => \CPU|PC\(7),
	datad => VCC,
	cin => \CPU|Add5~13\,
	combout => \CPU|Add5~14_combout\,
	cout => \CPU|Add5~15\);

-- Location: LCCOMB_X14_Y7_N30
\CPU|PCAdder[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(7) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(7))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(7),
	datac => \CPU|mcode|Mux124~0_combout\,
	datad => \CPU|Add5~14_combout\,
	combout => \CPU|PCAdder\(7));

-- Location: LCCOMB_X13_Y11_N2
\CPU|Mux69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux69~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (((\CPU|Set_Addr_To_r\(0))))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & (\CPU|S\(7))) # (!\CPU|Set_Addr_To_r\(0) & ((\CPU|PCAdder\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|S\(7),
	datab => \CPU|Set_Addr_To_r\(1),
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PCAdder\(7),
	combout => \CPU|Mux69~0_combout\);

-- Location: LCCOMB_X13_Y11_N30
\CPU|Mux69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux69~1_combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux69~0_combout\ & (\CPU|BAL\(7))) # (!\CPU|Mux69~0_combout\ & ((\CPU|AD\(7)))))) # (!\CPU|Set_Addr_To_r\(1) & (((\CPU|Mux69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|BAL\(7),
	datac => \CPU|AD\(7),
	datad => \CPU|Mux69~0_combout\,
	combout => \CPU|Mux69~1_combout\);

-- Location: LCCOMB_X13_Y11_N6
\Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = (\CPU|Mux64~combout\ & (\CPU|Mux65~combout\ & \CPU|Mux66~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux64~combout\,
	datac => \CPU|Mux65~combout\,
	datad => \CPU|Mux66~combout\,
	combout => \Equal3~2_combout\);

-- Location: LCCOMB_X13_Y11_N24
\Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = (\CPU|Mux68~combout\ & (\CPU|Mux69~1_combout\ & (\CPU|Mux67~combout\ & \Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux68~combout\,
	datab => \CPU|Mux69~1_combout\,
	datac => \CPU|Mux67~combout\,
	datad => \Equal3~2_combout\,
	combout => \Equal3~3_combout\);

-- Location: LCCOMB_X18_Y11_N18
\Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = (\Equal3~1_combout\ & (\Equal3~0_combout\ & (\Equal3~3_combout\ & !\CPU|Mux75~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~1_combout\,
	datab => \Equal3~0_combout\,
	datac => \Equal3~3_combout\,
	datad => \CPU|Mux75~1_combout\,
	combout => \Equal3~4_combout\);

-- Location: LCCOMB_X18_Y11_N12
\w_n_aciaCS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_n_aciaCS~0_combout\ = (\FNKey1Toggle|loopback~regout\ & ((\Equal3~4_combout\))) # (!\FNKey1Toggle|loopback~regout\ & (\Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FNKey1Toggle|loopback~regout\,
	datac => \Equal4~0_combout\,
	datad => \Equal3~4_combout\,
	combout => \w_n_aciaCS~0_combout\);

-- Location: M4K_X11_Y9
\ROM|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF872649474028160AA829F8A89258B2FFFFFFFFFFCE74431425313180315D306AAD03CF5B400F35B6B1A54A79280E584A88141D55C3322D0A17D6882010088A021685581937E8364CDA5596BE3D68CA180401C404C767E302254056886028EBAF144AE514C489243004A0C8C8CAC8B6E34AE531D3FE06298868648451172A0A65E4B5150800658FB0015838E0710438B2CC0CD82C5088C4AF1713061E34400042000041088241012026A52A1C45029AF5E18284490281411149D32301624C000CC2A8418C3F513DA14008A30375F30A0888846438148A51326802A9150A26A081FF7C0AA8CEFC47448C107E131860C0",
	mem_init0 => X"E480D3D7C599E044F9A4C85B10B3931C8C62E78A1C623182DFFF7520457FFFEA3F8460FBCF23DE312E48C2B8801AF292D32AB4B466B8C60A87FFFFFC072CF7BCFE6A52481523548C5F0C00CC0480215511042AAACC6762CF7DF6C9FEECAD7E9FFFFF53803BFF610D1A342C029CA84A427CB445E4B5DD9940682806001C08BEA392906A800006354ABBC473C1720118BA283604959C4000A071A0208A0BC029024002199D948A0C8000097D3140005000184A17A0CA024936E7ACAF5C7649B0A295F551A469000008ED458278F005673E9E2BB5D695A82BE2F84030D53842A2C7BC77774694050AB01CC2F5D1F8FF0842444432A0D837C62F6171906C8379FE45",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y10
\ROM|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"385B684B2099C18F9F8AD00619982C0026316F7A884DD340A760A3614C18907739251D033BB560000300661642962E58C92084720395FD964073888CB160DBB4072103C2CDE108000613DEBC4F75F11421109018276A6A505A0E2B0869653070218BC202AA4C26E0CF5FF873B07D8BEFBFE6FDF99987381400D89200871FE24C6052214897B5C00601B1055622C6BB6C914422DB784A3694101291C4E124521313A24A45004022008E2C81A411025DA57B89891D2C200020F82326BA770B30838A98830C020CD435574942031006E921B5A10C35575F2A3B4A84340841B75057F141183C07428800003412312122A1138C00C00E12401E802D0551400A5285E4",
	mem_init0 => X"97C43F9E3E6531442687D522AAAAA4C2B4A151558507E025A2020161AF8918A6C9657620E98A3659682C9704C960F396ED001D75674C9802BEDB0870898015C15CB148C00B106DB032B0503415AF9094C8C9801219212420B4929CA000CC0B060C801011694A2A84854E591C4CD91FF57F62880440082004851480440684B1E884248781010B1282A10C164EC500010C29A8280AA40000A0408098055C04F5D63FF57E468022C147B541D5429A9D4D2D4034145030D0E0D206004030A4C03E8559BB3581CB9D00478A722040225484BA79C7DEB6E9F816BB6B11F82A46DDDA6FA1E3CD3D8AF973FB6B976ADFEAE96DFA0DC64901102E464A27BF3BFEABBFCDCF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N30
\w_cpuDataIn[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[2]~21_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_ramCS~0_combout\,
	datab => \ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datac => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \w_cpuDataIn[2]~21_combout\);

-- Location: LCFF_X22_Y8_N19
\UART|rxBuffer~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~71_regout\);

-- Location: LCCOMB_X19_Y11_N4
\UART|rxBuffer~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~231_combout\ = (\UART|rxInPointer\(1) & (!\UART|rxInPointer\(0) & (\UART|rxInPointer\(2) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(1),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~231_combout\);

-- Location: LCCOMB_X19_Y11_N22
\UART|rxBuffer~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~232_combout\ = (\UART|rxInPointer[0]~14_combout\ & (\UART|rxBuffer~231_combout\ & !\UART|func_reset~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer[0]~14_combout\,
	datab => \UART|rxBuffer~231_combout\,
	datad => \UART|func_reset~regout\,
	combout => \UART|rxBuffer~232_combout\);

-- Location: LCFF_X21_Y8_N7
\UART|rxBuffer~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~63_regout\);

-- Location: LCCOMB_X21_Y7_N4
\UART|rxBuffer~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~230_combout\ = (\UART|rxBuffer~229_combout\ & (!\UART|func_reset~regout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~229_combout\,
	datac => \UART|func_reset~regout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~230_combout\);

-- Location: LCFF_X22_Y8_N5
\UART|rxBuffer~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~55_regout\);

-- Location: LCCOMB_X22_Y8_N4
\UART|rxBuffer~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~181_combout\ = (\UART|rxReadPointer\(1) & (((\UART|rxReadPointer\(0))))) # (!\UART|rxReadPointer\(1) & ((\UART|rxReadPointer\(0) & ((\UART|rxBuffer~55_regout\))) # (!\UART|rxReadPointer\(0) & (\UART|rxBuffer~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~47_regout\,
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~55_regout\,
	datad => \UART|rxReadPointer\(0),
	combout => \UART|rxBuffer~181_combout\);

-- Location: LCCOMB_X21_Y8_N6
\UART|rxBuffer~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~182_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~181_combout\ & (\UART|rxBuffer~71_regout\)) # (!\UART|rxBuffer~181_combout\ & ((\UART|rxBuffer~63_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~71_regout\,
	datac => \UART|rxBuffer~63_regout\,
	datad => \UART|rxBuffer~181_combout\,
	combout => \UART|rxBuffer~182_combout\);

-- Location: LCFF_X19_Y9_N7
\UART|rxBuffer~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~127_regout\);

-- Location: LCFF_X20_Y10_N23
\UART|rxBuffer~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~119_regout\);

-- Location: LCCOMB_X20_Y10_N22
\UART|rxBuffer~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~188_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxBuffer~119_regout\) # (\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (\UART|rxBuffer~111_regout\ & ((!\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~111_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~119_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~188_combout\);

-- Location: LCCOMB_X19_Y9_N6
\UART|rxBuffer~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~189_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~188_combout\ & (\UART|rxBuffer~135_regout\)) # (!\UART|rxBuffer~188_combout\ & ((\UART|rxBuffer~127_regout\))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~135_regout\,
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~127_regout\,
	datad => \UART|rxBuffer~188_combout\,
	combout => \UART|rxBuffer~189_combout\);

-- Location: LCCOMB_X21_Y9_N8
\UART|rxBuffer~39feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~39feeder_combout\ = \UART|rxCurrentByteBuffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(2),
	combout => \UART|rxBuffer~39feeder_combout\);

-- Location: LCFF_X21_Y9_N9
\UART|rxBuffer~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~39feeder_combout\,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~39_regout\);

-- Location: LCCOMB_X22_Y11_N14
\UART|rxBuffer~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~239_combout\ = (!\UART|rxInPointer\(3) & (\UART|rxInPointer\(0) & (!\UART|rxInPointer\(2) & !\UART|rxInPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(3),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(1),
	combout => \UART|rxBuffer~239_combout\);

-- Location: LCCOMB_X21_Y10_N24
\UART|rxBuffer~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~240_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~239_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~239_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~240_combout\);

-- Location: LCFF_X21_Y10_N13
\UART|rxBuffer~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~23_regout\);

-- Location: LCCOMB_X19_Y11_N10
\UART|rxBuffer~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~237_combout\ = (!\UART|rxInPointer\(2) & (!\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & !\UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxInPointer\(0),
	datac => \UART|rxInPointer\(1),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~237_combout\);

-- Location: LCCOMB_X19_Y11_N26
\UART|rxBuffer~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~238_combout\ = (\UART|rxInPointer[0]~14_combout\ & (!\UART|func_reset~regout\ & \UART|rxBuffer~237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer[0]~14_combout\,
	datab => \UART|func_reset~regout\,
	datad => \UART|rxBuffer~237_combout\,
	combout => \UART|rxBuffer~238_combout\);

-- Location: LCFF_X21_Y10_N11
\UART|rxBuffer~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~31_regout\);

-- Location: LCCOMB_X21_Y10_N10
\UART|rxBuffer~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~185_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & ((\UART|rxBuffer~31_regout\))) # (!\UART|rxReadPointer\(1) & (\UART|rxBuffer~15_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~15_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~31_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~185_combout\);

-- Location: LCCOMB_X21_Y10_N12
\UART|rxBuffer~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~186_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~185_combout\ & (\UART|rxBuffer~39_regout\)) # (!\UART|rxBuffer~185_combout\ & ((\UART|rxBuffer~23_regout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~39_regout\,
	datac => \UART|rxBuffer~23_regout\,
	datad => \UART|rxBuffer~185_combout\,
	combout => \UART|rxBuffer~186_combout\);

-- Location: LCFF_X20_Y10_N9
\UART|rxBuffer~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~87_regout\);

-- Location: LCFF_X19_Y10_N31
\UART|rxBuffer~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~79_regout\);

-- Location: LCFF_X19_Y10_N9
\UART|rxBuffer~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(2),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~95_regout\);

-- Location: LCCOMB_X19_Y10_N8
\UART|rxBuffer~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~183_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & ((\UART|rxBuffer~95_regout\))) # (!\UART|rxReadPointer\(1) & (\UART|rxBuffer~79_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~79_regout\,
	datac => \UART|rxBuffer~95_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~183_combout\);

-- Location: LCCOMB_X20_Y10_N8
\UART|rxBuffer~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~184_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~183_combout\ & (\UART|rxBuffer~103_regout\)) # (!\UART|rxBuffer~183_combout\ & ((\UART|rxBuffer~87_regout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~103_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~87_regout\,
	datad => \UART|rxBuffer~183_combout\,
	combout => \UART|rxBuffer~184_combout\);

-- Location: LCCOMB_X17_Y10_N2
\UART|rxBuffer~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~187_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2)) # ((\UART|rxBuffer~184_combout\)))) # (!\UART|rxReadPointer\(3) & (!\UART|rxReadPointer\(2) & (\UART|rxBuffer~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~186_combout\,
	datad => \UART|rxBuffer~184_combout\,
	combout => \UART|rxBuffer~187_combout\);

-- Location: LCCOMB_X17_Y10_N28
\UART|rxBuffer~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~190_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~187_combout\ & ((\UART|rxBuffer~189_combout\))) # (!\UART|rxBuffer~187_combout\ & (\UART|rxBuffer~182_combout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~182_combout\,
	datac => \UART|rxBuffer~189_combout\,
	datad => \UART|rxBuffer~187_combout\,
	combout => \UART|rxBuffer~190_combout\);

-- Location: LCCOMB_X17_Y10_N18
\UART|dataOut~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~5_combout\ = (\CPU|Mux76~1_combout\ & \UART|rxBuffer~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~190_combout\,
	combout => \UART|dataOut~5_combout\);

-- Location: LCFF_X17_Y10_N19
\UART|dataOut[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~5_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(2));

-- Location: LCCOMB_X13_Y8_N22
\w_cpuDataIn[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[2]~22_combout\ = (\w_n_aciaCS~0_combout\ & (((\UART|dataOut\(2))))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[2]~37_combout\ & (\w_cpuDataIn[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuDataIn[2]~37_combout\,
	datab => \w_n_aciaCS~0_combout\,
	datac => \w_cpuDataIn[2]~21_combout\,
	datad => \UART|dataOut\(2),
	combout => \w_cpuDataIn[2]~22_combout\);

-- Location: LCCOMB_X13_Y8_N10
\CPU|BAL[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[2]~0_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(2))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datab => \VDU|dataOut\(2),
	datad => \w_cpuDataIn[2]~22_combout\,
	combout => \CPU|BAL[2]~0_combout\);

-- Location: LCFF_X13_Y7_N17
\CPU|IR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	sdata => \CPU|BAL[2]~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(2));

-- Location: LCCOMB_X24_Y10_N2
\CPU|mcode|Mux95~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~7_combout\ = (\CPU|IR\(2) & (((!\CPU|mcode|Mux95~9_combout\)))) # (!\CPU|IR\(2) & (!\CPU|mcode|Mux41~0_combout\ & (!\CPU|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux41~0_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux95~9_combout\,
	combout => \CPU|mcode|Mux95~7_combout\);

-- Location: LCCOMB_X12_Y7_N20
\CPU|mcode|Mux95~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~6_combout\ = (!\CPU|Equal9~5_combout\ & (\CPU|IR\(2) & (\CPU|IR\(4) $ (!\CPU|mcode|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~5_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|process_0~0_combout\,
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux95~6_combout\);

-- Location: LCCOMB_X12_Y7_N26
\CPU|mcode|Mux95~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~8_combout\ = (\CPU|mcode|Mux95~6_combout\) # ((\CPU|Equal9~5_combout\ & (\CPU|mcode|Mux95~7_combout\ & !\CPU|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~5_combout\,
	datab => \CPU|mcode|Mux95~7_combout\,
	datac => \CPU|mcode|Mux95~6_combout\,
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux95~8_combout\);

-- Location: LCCOMB_X22_Y9_N16
\CPU|P[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P[6]~1_combout\ = (\CPU|mcode|Mux111~2_combout\ & ((\CPU|S[6]~4_combout\))) # (!\CPU|mcode|Mux111~2_combout\ & (\CPU|P~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P~11_combout\,
	datab => \CPU|mcode|Mux111~2_combout\,
	datad => \CPU|S[6]~4_combout\,
	combout => \CPU|P[6]~1_combout\);

-- Location: LCCOMB_X22_Y9_N20
\CPU|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux16~2_combout\ = (\CPU|P[6]~1_combout\ & ((\CPU|IR\(6)) # ((!\CPU|IR\(7)) # (!\CPU|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datab => \CPU|IR\(5),
	datac => \CPU|P[6]~1_combout\,
	datad => \CPU|IR\(7),
	combout => \CPU|Mux16~2_combout\);

-- Location: LCFF_X22_Y9_N17
\CPU|P[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P[6]~1_combout\,
	sdata => \CPU|Mux16~2_combout\,
	sload => \CPU|ALT_INV_Equal9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(6));

-- Location: LCCOMB_X22_Y9_N10
\CPU|mcode|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux0~1_combout\ = \CPU|IR\(5) $ (((\CPU|IR\(6) & ((!\CPU|P\(6)))) # (!\CPU|IR\(6) & (!\CPU|P\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(7),
	datab => \CPU|IR\(5),
	datac => \CPU|IR\(6),
	datad => \CPU|P\(6),
	combout => \CPU|mcode|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y7_N22
\CPU|mcode|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux0~0_combout\ = \CPU|IR\(5) $ (((\CPU|IR\(6) & (!\CPU|P\(1))) # (!\CPU|IR\(6) & ((!\CPU|P\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(1),
	datab => \CPU|P\(0),
	datac => \CPU|IR\(5),
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y7_N8
\CPU|mcode|Mux95~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~3_combout\ = (\CPU|IR\(4) & ((\CPU|IR\(7) & ((\CPU|mcode|Mux0~0_combout\))) # (!\CPU|IR\(7) & (\CPU|mcode|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datab => \CPU|mcode|Mux0~1_combout\,
	datac => \CPU|IR\(7),
	datad => \CPU|mcode|Mux0~0_combout\,
	combout => \CPU|mcode|Mux95~3_combout\);

-- Location: LCCOMB_X24_Y10_N10
\CPU|mcode|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux41~0_combout\ = (\CPU|IR\(0)) # ((!\CPU|IR\(3) & ((\CPU|IR\(5)) # (\CPU|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux41~0_combout\);

-- Location: LCCOMB_X24_Y10_N12
\CPU|mcode|Mux95~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~4_combout\ = (\CPU|IR\(2)) # ((\CPU|mcode|Mux142~0_combout\ & (!\CPU|IR\(1) & !\CPU|mcode|Mux41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux142~0_combout\,
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(2),
	datad => \CPU|mcode|Mux41~0_combout\,
	combout => \CPU|mcode|Mux95~4_combout\);

-- Location: LCCOMB_X24_Y7_N6
\CPU|mcode|Mux95~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~5_combout\ = (\CPU|Equal9~5_combout\ & ((\CPU|mcode|Mux95~3_combout\) # ((\CPU|mcode|Mux95~4_combout\)))) # (!\CPU|Equal9~5_combout\ & (((\CPU|mcode|Mux110~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~5_combout\,
	datab => \CPU|mcode|Mux95~3_combout\,
	datac => \CPU|mcode|Mux110~2_combout\,
	datad => \CPU|mcode|Mux95~4_combout\,
	combout => \CPU|mcode|Mux95~5_combout\);

-- Location: LCCOMB_X12_Y7_N22
\CPU|Equal14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal14~1_combout\ = \CPU|MCycle\(1) $ (((\CPU|IR\(3) & (\CPU|mcode|Mux95~8_combout\)) # (!\CPU|IR\(3) & ((\CPU|mcode|Mux95~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux95~8_combout\,
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|Mux95~5_combout\,
	combout => \CPU|Equal14~1_combout\);

-- Location: LCCOMB_X24_Y10_N14
\CPU|mcode|Mux94~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux94~2_combout\ = (\CPU|IR\(2) & (((\CPU|mcode|process_0~0_combout\ & \CPU|IR\(1))))) # (!\CPU|IR\(2) & (\CPU|mcode|Mux142~0_combout\ & ((!\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux142~0_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|process_0~0_combout\,
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux94~2_combout\);

-- Location: LCCOMB_X24_Y10_N18
\CPU|mcode|Mux94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux94~0_combout\ = (\CPU|IR\(4)) # ((\CPU|IR\(1) & (\CPU|mcode|process_0~0_combout\)) # (!\CPU|IR\(1) & ((\CPU|mcode|Mux95~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|process_0~0_combout\,
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(4),
	datad => \CPU|mcode|Mux95~9_combout\,
	combout => \CPU|mcode|Mux94~0_combout\);

-- Location: LCCOMB_X24_Y10_N28
\CPU|mcode|Mux94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux94~1_combout\ = (\CPU|IR\(2) & \CPU|mcode|Mux94~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(2),
	datad => \CPU|mcode|Mux94~0_combout\,
	combout => \CPU|mcode|Mux94~1_combout\);

-- Location: LCCOMB_X24_Y10_N20
\CPU|mcode|Mux94~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux94~3_combout\ = (\CPU|IR\(3) & ((\CPU|IR\(0)) # ((\CPU|mcode|Mux94~1_combout\)))) # (!\CPU|IR\(3) & (!\CPU|IR\(0) & (\CPU|mcode|Mux94~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(0),
	datac => \CPU|mcode|Mux94~2_combout\,
	datad => \CPU|mcode|Mux94~1_combout\,
	combout => \CPU|mcode|Mux94~3_combout\);

-- Location: LCCOMB_X24_Y10_N30
\CPU|mcode|Mux95~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux95~2_combout\ = (\CPU|IR\(4)) # ((\CPU|mcode|process_0~0_combout\ & \CPU|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|IR\(4),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux95~2_combout\);

-- Location: LCCOMB_X24_Y10_N24
\CPU|mcode|Mux94~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux94~4_combout\ = (\CPU|IR\(0) & ((\CPU|mcode|Mux94~3_combout\ & ((\CPU|mcode|Mux95~2_combout\))) # (!\CPU|mcode|Mux94~3_combout\ & (!\CPU|mcode|Mux110~2_combout\)))) # (!\CPU|IR\(0) & (((\CPU|mcode|Mux94~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|Mux110~2_combout\,
	datac => \CPU|mcode|Mux94~3_combout\,
	datad => \CPU|mcode|Mux95~2_combout\,
	combout => \CPU|mcode|Mux94~4_combout\);

-- Location: LCCOMB_X12_Y7_N0
\CPU|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal14~0_combout\ = (\CPU|mcode|Mux96~5_combout\ & (!\CPU|MCycle\(0) & (\CPU|MCycle\(2) $ (!\CPU|mcode|Mux94~4_combout\)))) # (!\CPU|mcode|Mux96~5_combout\ & (\CPU|MCycle\(0) & (\CPU|MCycle\(2) $ (!\CPU|mcode|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux96~5_combout\,
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(0),
	datad => \CPU|mcode|Mux94~4_combout\,
	combout => \CPU|Equal14~0_combout\);

-- Location: LCCOMB_X12_Y7_N10
\CPU|process_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|process_3~0_combout\ = (\CPU|Break~3_combout\) # ((!\CPU|Equal14~1_combout\ & \CPU|Equal14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Equal14~1_combout\,
	datac => \CPU|Break~3_combout\,
	datad => \CPU|Equal14~0_combout\,
	combout => \CPU|process_3~0_combout\);

-- Location: LCCOMB_X12_Y7_N6
\CPU|MCycle~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|MCycle~1_combout\ = (!\CPU|process_3~0_combout\ & (\CPU|MCycle\(0) $ (!\CPU|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(1),
	datad => \CPU|process_3~0_combout\,
	combout => \CPU|MCycle~1_combout\);

-- Location: LCFF_X12_Y7_N7
\CPU|MCycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|MCycle~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|MCycle\(1));

-- Location: LCCOMB_X12_Y7_N18
\CPU|mcode|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~3_combout\ = (\CPU|MCycle\(0) & (!\CPU|MCycle\(1) & \CPU|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(2),
	combout => \CPU|mcode|Mux37~3_combout\);

-- Location: LCCOMB_X21_Y6_N14
\CPU|mcode|Mux122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux122~0_combout\ = (\CPU|mcode|Mux120~0_combout\ & ((\CPU|IR\(4) & (\CPU|mcode|Mux37~2_combout\)) # (!\CPU|IR\(4) & ((\CPU|mcode|Mux37~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|mcode|Mux37~3_combout\,
	datac => \CPU|mcode|Mux120~0_combout\,
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux122~0_combout\);

-- Location: LCCOMB_X24_Y6_N28
\CPU|mcode|Mux122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux122~1_combout\ = (\CPU|mcode|Mux106~5_combout\) # ((\CPU|IR\(2) & ((\CPU|IR\(5)) # (!\CPU|mcode|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Mux106~5_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux122~1_combout\);

-- Location: LCCOMB_X21_Y6_N16
\CPU|mcode|Mux122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux122~2_combout\ = (!\CPU|mcode|Mux122~0_combout\ & (((!\CPU|mcode|Mux122~1_combout\) # (!\CPU|IR\(3))) # (!\CPU|mcode|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~0_combout\,
	datab => \CPU|IR\(3),
	datac => \CPU|mcode|Mux122~0_combout\,
	datad => \CPU|mcode|Mux122~1_combout\,
	combout => \CPU|mcode|Mux122~2_combout\);

-- Location: LCCOMB_X14_Y12_N4
\CPU|Add9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~15_combout\ = (\CPU|mcode|Mux122~2_combout\ & ((\CPU|Add9~13_combout\) # ((!\CPU|Equal7~0_combout\)))) # (!\CPU|mcode|Mux122~2_combout\ & (((\CPU|BAL[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add9~13_combout\,
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|mcode|Mux122~2_combout\,
	datad => \CPU|BAL[6]~4_combout\,
	combout => \CPU|Add9~15_combout\);

-- Location: LCFF_X14_Y12_N5
\CPU|BAH[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~15_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(6));

-- Location: LCCOMB_X15_Y10_N8
\CPU|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux62~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(6),
	combout => \CPU|Mux62~1_combout\);

-- Location: LCCOMB_X12_Y10_N20
\CPU|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~8_combout\ = (\CPU|PC\(12) & (\CPU|Add3~7\ $ (GND))) # (!\CPU|PC\(12) & (!\CPU|Add3~7\ & VCC))
-- \CPU|Add3~9\ = CARRY((\CPU|PC\(12) & !\CPU|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(12),
	datad => VCC,
	cin => \CPU|Add3~7\,
	combout => \CPU|Add3~8_combout\,
	cout => \CPU|Add3~9\);

-- Location: LCCOMB_X12_Y11_N30
\CPU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux3~0_combout\ = (\CPU|PC[8]~12_combout\ & (((\CPU|PC[8]~11_combout\)))) # (!\CPU|PC[8]~12_combout\ & ((\CPU|PC[8]~11_combout\ & (\CPU|Add4~8_combout\)) # (!\CPU|PC[8]~11_combout\ & ((\CPU|BAL[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add4~8_combout\,
	datab => \CPU|BAL[4]~2_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|PC[8]~11_combout\,
	combout => \CPU|Mux3~0_combout\);

-- Location: LCCOMB_X12_Y11_N24
\CPU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux3~1_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Mux3~0_combout\ & ((\CPU|Add3~8_combout\))) # (!\CPU|Mux3~0_combout\ & (\CPU|Add0~24_combout\)))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add0~24_combout\,
	datab => \CPU|Add3~8_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|Mux3~0_combout\,
	combout => \CPU|Mux3~1_combout\);

-- Location: LCFF_X12_Y11_N25
\CPU|PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux3~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(12));

-- Location: LCCOMB_X12_Y10_N22
\CPU|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add3~10_combout\ = (\CPU|PC\(13) & (!\CPU|Add3~9\)) # (!\CPU|PC\(13) & ((\CPU|Add3~9\) # (GND)))
-- \CPU|Add3~11\ = CARRY((!\CPU|Add3~9\) # (!\CPU|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(13),
	datad => VCC,
	cin => \CPU|Add3~9\,
	combout => \CPU|Add3~10_combout\,
	cout => \CPU|Add3~11\);

-- Location: LCCOMB_X12_Y12_N26
\CPU|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~26_combout\ = (\CPU|PC\(13) & (!\CPU|Add0~25\)) # (!\CPU|PC\(13) & ((\CPU|Add0~25\) # (GND)))
-- \CPU|Add0~27\ = CARRY((!\CPU|Add0~25\) # (!\CPU|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(13),
	datad => VCC,
	cin => \CPU|Add0~25\,
	combout => \CPU|Add0~26_combout\,
	cout => \CPU|Add0~27\);

-- Location: LCCOMB_X12_Y10_N10
\CPU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux2~0_combout\ = (\CPU|PC[8]~11_combout\ & (((\CPU|PC[8]~12_combout\)))) # (!\CPU|PC[8]~11_combout\ & ((\CPU|PC[8]~12_combout\ & (\CPU|Add0~26_combout\)) # (!\CPU|PC[8]~12_combout\ & ((\CPU|BAL[5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC[8]~11_combout\,
	datab => \CPU|Add0~26_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|BAL[5]~3_combout\,
	combout => \CPU|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y10_N6
\CPU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux2~1_combout\ = (\CPU|PC[8]~11_combout\ & ((\CPU|Mux2~0_combout\ & ((\CPU|Add3~10_combout\))) # (!\CPU|Mux2~0_combout\ & (\CPU|Add4~10_combout\)))) # (!\CPU|PC[8]~11_combout\ & (((\CPU|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add4~10_combout\,
	datab => \CPU|Add3~10_combout\,
	datac => \CPU|PC[8]~11_combout\,
	datad => \CPU|Mux2~0_combout\,
	combout => \CPU|Mux2~1_combout\);

-- Location: LCFF_X12_Y10_N7
\CPU|PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux2~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(13));

-- Location: LCCOMB_X12_Y10_N2
\CPU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux1~0_combout\ = (\CPU|PC[8]~11_combout\ & ((\CPU|Add4~12_combout\) # ((\CPU|PC[8]~12_combout\)))) # (!\CPU|PC[8]~11_combout\ & (((!\CPU|PC[8]~12_combout\ & \CPU|BAL[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add4~12_combout\,
	datab => \CPU|PC[8]~11_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|BAL[6]~4_combout\,
	combout => \CPU|Mux1~0_combout\);

-- Location: LCCOMB_X12_Y10_N8
\CPU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux1~1_combout\ = (\CPU|PC[8]~12_combout\ & ((\CPU|Mux1~0_combout\ & ((\CPU|Add3~12_combout\))) # (!\CPU|Mux1~0_combout\ & (\CPU|Add0~28_combout\)))) # (!\CPU|PC[8]~12_combout\ & (((\CPU|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add0~28_combout\,
	datab => \CPU|Add3~12_combout\,
	datac => \CPU|PC[8]~12_combout\,
	datad => \CPU|Mux1~0_combout\,
	combout => \CPU|Mux1~1_combout\);

-- Location: LCFF_X12_Y10_N9
\CPU|PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux1~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(14));

-- Location: LCCOMB_X15_Y10_N28
\CPU|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux62~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PC\(14),
	combout => \CPU|Mux62~0_combout\);

-- Location: LCCOMB_X15_Y10_N10
\CPU|Mux62\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux62~combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Mux62~1_combout\)) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux62~1_combout\,
	datac => \CPU|Set_Addr_To_r\(1),
	datad => \CPU|Mux62~0_combout\,
	combout => \CPU|Mux62~combout\);

-- Location: LCCOMB_X15_Y10_N12
\w_cpuDataIn[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[3]~36_combout\ = (\io_extSRamData[3]~3\) # ((\CPU|Mux63~combout\ & (\CPU|Mux61~combout\ & \CPU|Mux62~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux63~combout\,
	datab => \io_extSRamData[3]~3\,
	datac => \CPU|Mux61~combout\,
	datad => \CPU|Mux62~combout\,
	combout => \w_cpuDataIn[3]~36_combout\);

-- Location: M4K_X23_Y8
\ROM|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"B12493D30CD9869895018A442A6755F84948108535AA8ECB57CB2ADE9AD548A8444A4910C8A2A5D77A6BD188AADC8B10E85769018A0AAB7462634CF27499B515CD110025381275B6B182A082302AA1679E346CA5045450F322BB924B414520200131E1C2A2C1E386B04152A6D08612D56AB2AAAD1A839FDFC7B72480BB156B8C607FC9CC9DEF6A1222123264E29504924E8263B6CB2192DB4DC12803A25981C9921AAA8A689C4C0F000E8159918F9186631E8420741FFE0118060622C685590080781298C435E4000039816E82885EC6241A04000023019191C31ED39202A4D8A87FB42A71DB8F8B285564ADCD47BD813AE6BDEB009A15812A5D9D90C2948546",
	mem_init0 => X"AA845A2AAA2810C9CD38CD01000012185803611919C3608144C426515511801A269D74B83830D0A20710050F3481288EEA5822826505807D45414C2935CCF6C7148031090B60500ACD944210F03AC927352687FC084C191D8F0B89574A60EC61005D88803038218012038E89CEE48AA8004D35AC976A94A3AA2824031C17A08619C6FA90E4E62319309A401337FFFFB99C09B93B104D740502711810A167A89108880208508126BAE2B6222010041420004868231C642001ED953A04220C40280404021E24492B840C43427E86FCC408650344919412102C49926820039D5F075150446CC60069BA48044194430C152DEEDC9650100EACAA59109A8445516A61",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y5
\ROM|altsyncram_component|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E054153544CB45AB16CD91EC714AEFFFFFFFFFFDE14D08AAD01381005F00892E0CB5D620A489D32B8840404C991A45515280BF74802A0D240029028202000245069250C4D06D63BAB80EA42C0275248DCDD001DC5EFE4EA558E5A11D09C90541EEF6781438A08B70898640A295310250B60A686A84AB286A39018A8E954712A639228B3A62825058E80E0019580289E438615E46314472111015A0C70C025714CF7D29F5AB9CDC1793E4FE3FE4037AF5704E97E0D379CE20A5421592BB5303C9C3C12C528B18067987764DC68156C711682814A2B156B52839B910DC8C0EB4351ABA14B80A9211D078F470A2F4492",
	mem_init0 => X"8030004A9F532272988A95212B0022964A40280328C86300388861DF8B90411080AD1B82286A15540A83402103299CC1324E2C2089010800B80000025B0A842100881C8382850819F7050000C0406C0002F580040E445575D75C62A8A9EA552E28A28137D55558883060C702A0538207082D026091A0C06D104000011608150683140507018100214040629173083028212DF2751747810C5BE82201EA97E303C53802440201C41CCC282A003A1D0EEE38541520E2C5B26CE86200018A34200040A0A20A203310880000648103006400200220A11001D14001151300A020783968222700A86A95689156AAA152AA0F845DDD09A0B64852911616105B36DAD419",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N2
\w_cpuDataIn[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[3]~19_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\))) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_ramCS~0_combout\,
	datab => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \w_cpuDataIn[3]~19_combout\);

-- Location: LCCOMB_X12_Y8_N8
\w_cpuDataIn[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[3]~20_combout\ = (\w_n_aciaCS~0_combout\ & (\UART|dataOut\(3))) # (!\w_n_aciaCS~0_combout\ & (((\w_cpuDataIn[3]~36_combout\ & \w_cpuDataIn[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|dataOut\(3),
	datab => \w_cpuDataIn[3]~36_combout\,
	datac => \w_n_aciaCS~0_combout\,
	datad => \w_cpuDataIn[3]~19_combout\,
	combout => \w_cpuDataIn[3]~20_combout\);

-- Location: LCCOMB_X12_Y8_N24
\CPU|BAL[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[3]~1_combout\ = (\w_n_VDUCS~0_combout\ & ((\VDU|dataOut\(3)))) # (!\w_n_VDUCS~0_combout\ & (\w_cpuDataIn[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_n_VDUCS~0_combout\,
	datac => \w_cpuDataIn[3]~20_combout\,
	datad => \VDU|dataOut\(3),
	combout => \CPU|BAL[3]~1_combout\);

-- Location: LCFF_X13_Y7_N7
\CPU|IR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	sdata => \CPU|BAL[3]~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(3));

-- Location: LCCOMB_X17_Y6_N8
\CPU|Equal9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal9~4_combout\ = (\CPU|IR\(4) & (\CPU|IR\(3) & !\CPU|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(4),
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(2),
	combout => \CPU|Equal9~4_combout\);

-- Location: LCCOMB_X18_Y6_N26
\CPU|mcode|Mux108~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux108~2_combout\ = (\CPU|IR\(1) & (\CPU|mcode|Mux108~1_combout\ & (!\CPU|mcode|Mux108~0_combout\ & \CPU|Equal9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux108~1_combout\,
	datac => \CPU|mcode|Mux108~0_combout\,
	datad => \CPU|Equal9~4_combout\,
	combout => \CPU|mcode|Mux108~2_combout\);

-- Location: LCCOMB_X14_Y9_N26
\CPU|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add2~14_combout\ = \CPU|process_0~4_combout\ $ (\CPU|Add2~13\ $ (\CPU|S\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|process_0~4_combout\,
	datad => \CPU|S\(7),
	cin => \CPU|Add2~13\,
	combout => \CPU|Add2~14_combout\);

-- Location: LCFF_X14_Y9_N5
\CPU|S[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[7]~5_combout\,
	sdata => \CPU|Add2~14_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(7));

-- Location: LCCOMB_X17_Y8_N4
\CPU|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux45~0_combout\ = (\CPU|mcode|Mux108~2_combout\ & ((\CPU|mcode|Mux110~27_combout\ & (\CPU|P\(7))) # (!\CPU|mcode|Mux110~27_combout\ & ((\CPU|S\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(7),
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|S\(7),
	datad => \CPU|mcode|Mux110~27_combout\,
	combout => \CPU|Mux45~0_combout\);

-- Location: LCCOMB_X12_Y11_N18
\CPU|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add4~14_combout\ = \CPU|PC\(15) $ (!\CPU|Add4~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(15),
	cin => \CPU|Add4~13\,
	combout => \CPU|Add4~14_combout\);

-- Location: LCCOMB_X12_Y12_N30
\CPU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add0~30_combout\ = \CPU|Add0~29\ $ (\CPU|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|PC\(15),
	cin => \CPU|Add0~29\,
	combout => \CPU|Add0~30_combout\);

-- Location: LCCOMB_X13_Y10_N6
\CPU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux0~0_combout\ = (\CPU|PC[8]~11_combout\ & (\CPU|PC[8]~12_combout\)) # (!\CPU|PC[8]~11_combout\ & ((\CPU|PC[8]~12_combout\ & ((\CPU|Add0~30_combout\))) # (!\CPU|PC[8]~12_combout\ & (\CPU|BAL[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC[8]~11_combout\,
	datab => \CPU|PC[8]~12_combout\,
	datac => \CPU|BAL[7]~5_combout\,
	datad => \CPU|Add0~30_combout\,
	combout => \CPU|Mux0~0_combout\);

-- Location: LCCOMB_X12_Y10_N4
\CPU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux0~1_combout\ = (\CPU|PC[8]~11_combout\ & ((\CPU|Mux0~0_combout\ & (\CPU|Add3~14_combout\)) # (!\CPU|Mux0~0_combout\ & ((\CPU|Add4~14_combout\))))) # (!\CPU|PC[8]~11_combout\ & (((\CPU|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add3~14_combout\,
	datab => \CPU|PC[8]~11_combout\,
	datac => \CPU|Add4~14_combout\,
	datad => \CPU|Mux0~0_combout\,
	combout => \CPU|Mux0~1_combout\);

-- Location: LCFF_X12_Y10_N5
\CPU|PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Mux0~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|PC[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(15));

-- Location: LCCOMB_X17_Y6_N4
\CPU|mcode|Mux100~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~3_combout\ = (!\CPU|IR\(3) & (\CPU|MCycle\(1) $ (((!\CPU|IR\(5) & !\CPU|MCycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|MCycle\(0),
	datac => \CPU|IR\(3),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux100~3_combout\);

-- Location: LCCOMB_X18_Y6_N16
\CPU|mcode|Mux100~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~2_combout\ = (!\CPU|MCycle\(2) & \CPU|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(2),
	datad => \CPU|process_0~2_combout\,
	combout => \CPU|mcode|Mux100~2_combout\);

-- Location: LCCOMB_X17_Y6_N6
\CPU|mcode|Mux100~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~4_combout\ = (!\CPU|IR\(2) & ((\CPU|mcode|Mux100~1_combout\) # ((\CPU|mcode|Mux100~3_combout\ & \CPU|mcode|Mux100~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux100~1_combout\,
	datab => \CPU|mcode|Mux100~3_combout\,
	datac => \CPU|mcode|Mux100~2_combout\,
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux100~4_combout\);

-- Location: LCCOMB_X19_Y6_N20
\CPU|mcode|Mux100~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux100~5_combout\ = (!\CPU|IR\(0) & ((\CPU|mcode|Mux62~1_combout\) # (\CPU|mcode|Mux100~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datac => \CPU|mcode|Mux62~1_combout\,
	datad => \CPU|mcode|Mux100~4_combout\,
	combout => \CPU|mcode|Mux100~5_combout\);

-- Location: LCFF_X19_Y6_N21
\CPU|Write_Data_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|mcode|Mux100~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Write_Data_r\(1));

-- Location: LCCOMB_X18_Y6_N24
\CPU|Mux77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux77~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & ((\CPU|PC\(7)))) # (!\CPU|Write_Data_r\(1) & (\CPU|S\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|S\(7),
	datac => \CPU|PC\(7),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux77~0_combout\);

-- Location: LCCOMB_X25_Y9_N16
\CPU|alu|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~11_combout\ = ((!\CPU|ALU_Op_r\(0) & \CPU|ALU_Op_r\(3))) # (!\CPU|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(0),
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux7~11_combout\);

-- Location: LCCOMB_X27_Y8_N28
\CPU|alu|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add10~14_combout\ = \CPU|alu|Add10~13\ $ (\CPU|BusA_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BusA_r\(7),
	cin => \CPU|alu|Add10~13\,
	combout => \CPU|alu|Add10~14_combout\);

-- Location: LCCOMB_X27_Y9_N20
\CPU|alu|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add9~14_combout\ = \CPU|alu|Add9~13\ $ (!\CPU|BusA_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|BusA_r\(7),
	cin => \CPU|alu|Add9~13\,
	combout => \CPU|alu|Add9~14_combout\);

-- Location: LCCOMB_X26_Y9_N30
\CPU|alu|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add8~0_combout\ = \CPU|alu|Add6~8_combout\ $ (((\CPU|alu|Add6~4_combout\ & \CPU|alu|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~8_combout\,
	datac => \CPU|alu|Add6~4_combout\,
	datad => \CPU|alu|Add6~6_combout\,
	combout => \CPU|alu|Add8~0_combout\);

-- Location: LCCOMB_X26_Y9_N0
\CPU|alu|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~12_combout\ = (\CPU|ALU_Op_r\(3) & (((!\CPU|alu|Mux0~6_combout\ & !\CPU|alu|Add8~0_combout\)))) # (!\CPU|ALU_Op_r\(3) & ((\CPU|alu|Add9~14_combout\) # ((\CPU|alu|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|alu|Add9~14_combout\,
	datac => \CPU|alu|Mux0~6_combout\,
	datad => \CPU|alu|Add8~0_combout\,
	combout => \CPU|alu|Mux0~12_combout\);

-- Location: LCCOMB_X26_Y9_N2
\CPU|alu|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~13_combout\ = (\CPU|alu|Mux0~6_combout\ & ((\CPU|alu|Mux0~12_combout\ & ((\CPU|alu|Add10~14_combout\))) # (!\CPU|alu|Mux0~12_combout\ & (\CPU|alu|Add6~8_combout\)))) # (!\CPU|alu|Mux0~6_combout\ & (((\CPU|alu|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add6~8_combout\,
	datab => \CPU|alu|Add10~14_combout\,
	datac => \CPU|alu|Mux0~6_combout\,
	datad => \CPU|alu|Mux0~12_combout\,
	combout => \CPU|alu|Mux0~13_combout\);

-- Location: LCCOMB_X26_Y9_N28
\CPU|alu|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~14_combout\ = (\CPU|alu|Mux7~11_combout\ & (\CPU|BusA_r\(7))) # (!\CPU|alu|Mux7~11_combout\ & ((\CPU|alu|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BusA_r\(7),
	datac => \CPU|alu|Mux7~11_combout\,
	datad => \CPU|alu|Mux0~13_combout\,
	combout => \CPU|alu|Mux0~14_combout\);

-- Location: LCCOMB_X22_Y9_N4
\CPU|alu|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~5_combout\ = (\CPU|ALU_Op_r\(0) & (((\CPU|alu|Mux0~14_combout\)))) # (!\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & ((\CPU|alu|Mux0~14_combout\))) # (!\CPU|ALU_Op_r\(1) & (\CPU|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusB\(7),
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|alu|Mux0~14_combout\,
	combout => \CPU|alu|Mux10~5_combout\);

-- Location: LCCOMB_X22_Y9_N14
\CPU|alu|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~7_combout\ = (\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & (\CPU|alu|Add3~6_combout\)) # (!\CPU|ALU_Op_r\(1) & ((\CPU|alu|Mux0~11_combout\))))) # (!\CPU|ALU_Op_r\(0) & (((\CPU|alu|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~6_combout\,
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|ALU_Op_r\(1),
	datad => \CPU|alu|Mux0~11_combout\,
	combout => \CPU|alu|Mux10~7_combout\);

-- Location: LCCOMB_X22_Y9_N6
\CPU|alu|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~4_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux10~7_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|alu|Mux0~11_combout\)))) # (!\CPU|ALU_Op_r\(2) & (((!\CPU|ALU_Op_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~11_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datac => \CPU|alu|Mux10~7_combout\,
	datad => \CPU|ALU_Op_r\(3),
	combout => \CPU|alu|Mux10~4_combout\);

-- Location: LCCOMB_X22_Y9_N22
\CPU|alu|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux10~6_combout\ = (\CPU|ALU_Op_r\(2) & (((\CPU|alu|Mux10~4_combout\)))) # (!\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux10~4_combout\ & ((\CPU|alu|Mux10~5_combout\))) # (!\CPU|alu|Mux10~4_combout\ & (\CPU|alu|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux10~3_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datac => \CPU|alu|Mux10~5_combout\,
	datad => \CPU|alu|Mux10~4_combout\,
	combout => \CPU|alu|Mux10~6_combout\);

-- Location: LCCOMB_X18_Y9_N2
\CPU|P~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~12_combout\ = (\CPU|mcode|Mux111~2_combout\ & (((\CPU|S[7]~5_combout\)))) # (!\CPU|mcode|Mux111~2_combout\ & (!\CPU|P~6_combout\ & ((\CPU|alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux111~2_combout\,
	datab => \CPU|P~6_combout\,
	datac => \CPU|S[7]~5_combout\,
	datad => \CPU|alu|Mux10~6_combout\,
	combout => \CPU|P~12_combout\);

-- Location: LCCOMB_X18_Y9_N26
\CPU|P~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~13_combout\ = (\CPU|P~12_combout\) # ((!\CPU|mcode|Mux111~2_combout\ & (\CPU|P~6_combout\ & \CPU|P\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux111~2_combout\,
	datab => \CPU|P~6_combout\,
	datac => \CPU|P\(7),
	datad => \CPU|P~12_combout\,
	combout => \CPU|P~13_combout\);

-- Location: LCFF_X18_Y9_N27
\CPU|P[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(7));

-- Location: LCCOMB_X18_Y6_N2
\CPU|Mux77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux77~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux77~0_combout\ & (\CPU|PC\(15))) # (!\CPU|Mux77~0_combout\ & ((\CPU|P\(7)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|PC\(15),
	datac => \CPU|Mux77~0_combout\,
	datad => \CPU|P\(7),
	combout => \CPU|Mux77~1_combout\);

-- Location: LCCOMB_X15_Y6_N2
\CPU|Mux77~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux77~2_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|ABC\(7)) # ((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|DL\(7) & !\CPU|Write_Data_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(7),
	datab => \CPU|DL\(7),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux77~2_combout\);

-- Location: LCCOMB_X17_Y7_N2
\CPU|Mux77~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux77~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux77~2_combout\ & (\CPU|Y\(7))) # (!\CPU|Mux77~2_combout\ & ((\CPU|X\(7)))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux77~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(7),
	datab => \CPU|Write_Data_r\(1),
	datac => \CPU|X\(7),
	datad => \CPU|Mux77~2_combout\,
	combout => \CPU|Mux77~3_combout\);

-- Location: LCCOMB_X17_Y7_N4
\CPU|Mux77~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux77~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux77~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux77~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux77~1_combout\,
	datad => \CPU|Mux77~3_combout\,
	combout => \CPU|Mux77~4_combout\);

-- Location: LCCOMB_X13_Y5_N20
\VDU|controlReg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|controlReg[7]~feeder_combout\ = \CPU|Mux77~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|Mux77~4_combout\,
	combout => \VDU|controlReg[7]~feeder_combout\);

-- Location: LCFF_X13_Y5_N21
\VDU|controlReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	datain => \VDU|controlReg[7]~feeder_combout\,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|controlReg\(7));

-- Location: LCCOMB_X15_Y6_N26
\CPU|Mux82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux82~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & ((\CPU|PC\(2)))) # (!\CPU|Write_Data_r\(1) & (\CPU|S\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|S\(2),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|PC\(2),
	combout => \CPU|Mux82~0_combout\);

-- Location: LCCOMB_X25_Y6_N20
\CPU|P~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P~15_combout\ = (\CPU|mcode|Mux111~2_combout\ & ((\CPU|S[2]~1_combout\))) # (!\CPU|mcode|Mux111~2_combout\ & (\CPU|P\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(2),
	datab => \CPU|mcode|Mux111~2_combout\,
	datad => \CPU|S[2]~1_combout\,
	combout => \CPU|P~15_combout\);

-- Location: LCCOMB_X25_Y6_N22
\CPU|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux18~0_combout\ = (\CPU|IR\(6) & ((\CPU|IR\(5)))) # (!\CPU|IR\(6) & (\CPU|P~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datac => \CPU|P~15_combout\,
	datad => \CPU|IR\(5),
	combout => \CPU|Mux18~0_combout\);

-- Location: LCCOMB_X25_Y6_N0
\CPU|P[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|P[2]~3_combout\ = (\CPU|IR\(7) & (\CPU|P~15_combout\)) # (!\CPU|IR\(7) & ((\CPU|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(7),
	datac => \CPU|P~15_combout\,
	datad => \CPU|Mux18~0_combout\,
	combout => \CPU|P[2]~3_combout\);

-- Location: LCFF_X25_Y6_N1
\CPU|P[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|P[2]~3_combout\,
	sdata => \CPU|P~15_combout\,
	sload => \CPU|Equal9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|P\(2));

-- Location: LCCOMB_X15_Y6_N24
\CPU|Mux82~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux82~1_combout\ = (\CPU|Mux82~0_combout\ & ((\CPU|PC\(10)) # ((!\CPU|Write_Data_r\(0))))) # (!\CPU|Mux82~0_combout\ & (((\CPU|P\(2) & \CPU|Write_Data_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(10),
	datab => \CPU|Mux82~0_combout\,
	datac => \CPU|P\(2),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux82~1_combout\);

-- Location: LCFF_X15_Y8_N25
\CPU|Y[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[2]~1_combout\,
	sload => VCC,
	ena => \CPU|Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Y\(2));

-- Location: LCCOMB_X14_Y6_N18
\CPU|Mux82~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux82~2_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|ABC\(2)) # ((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|DL\(2) & !\CPU|Write_Data_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(2),
	datab => \CPU|DL\(2),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux82~2_combout\);

-- Location: LCCOMB_X14_Y6_N28
\CPU|Mux82~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux82~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux82~2_combout\ & ((\CPU|Y\(2)))) # (!\CPU|Mux82~2_combout\ & (\CPU|X\(2))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(1),
	datab => \CPU|X\(2),
	datac => \CPU|Y\(2),
	datad => \CPU|Mux82~2_combout\,
	combout => \CPU|Mux82~3_combout\);

-- Location: LCCOMB_X15_Y6_N30
\CPU|Mux82~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux82~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux82~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux82~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux82~1_combout\,
	datad => \CPU|Mux82~3_combout\,
	combout => \CPU|Mux82~4_combout\);

-- Location: LCCOMB_X10_Y6_N30
\VDU|dispByteLatch[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispByteLatch[1]~2_combout\ = (\CPU|Mux76~1_combout\ & (\VDU|dispByteWritten~regout\ $ (!\VDU|dispByteSent~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteWritten~regout\,
	datac => \CPU|Mux76~1_combout\,
	datad => \VDU|dispByteSent~regout\,
	combout => \VDU|dispByteLatch[1]~2_combout\);

-- Location: LCFF_X10_Y6_N1
\VDU|dispByteLatch[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux82~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(2));

-- Location: LCCOMB_X14_Y6_N14
\CPU|DL~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~7_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|S[5]~3_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAL[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datac => \CPU|S[5]~3_combout\,
	datad => \CPU|BAL[5]~3_combout\,
	combout => \CPU|DL~7_combout\);

-- Location: LCFF_X14_Y6_N15
\CPU|DL[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~7_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(5));

-- Location: LCCOMB_X18_Y4_N26
\CPU|Mux79~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux79~2_combout\ = (\CPU|Write_Data_r\(1) & (((\CPU|Write_Data_r\(0))))) # (!\CPU|Write_Data_r\(1) & ((\CPU|Write_Data_r\(0) & (\CPU|ABC\(5))) # (!\CPU|Write_Data_r\(0) & ((\CPU|DL\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(5),
	datab => \CPU|DL\(5),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux79~2_combout\);

-- Location: LCCOMB_X18_Y4_N8
\CPU|Mux79~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux79~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux79~2_combout\ & (\CPU|Y\(5))) # (!\CPU|Mux79~2_combout\ & ((\CPU|X\(5)))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux79~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(5),
	datab => \CPU|Write_Data_r\(1),
	datac => \CPU|X\(5),
	datad => \CPU|Mux79~2_combout\,
	combout => \CPU|Mux79~3_combout\);

-- Location: LCCOMB_X18_Y6_N18
\CPU|Mux79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux79~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & (\CPU|PC\(5))) # (!\CPU|Write_Data_r\(1) & ((\CPU|S\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|PC\(5),
	datac => \CPU|S\(5),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux79~0_combout\);

-- Location: LCCOMB_X18_Y6_N28
\CPU|Mux79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux79~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux79~0_combout\ & (\CPU|PC\(13))) # (!\CPU|Mux79~0_combout\ & ((\CPU|P\(4)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|PC\(13),
	datac => \CPU|P\(4),
	datad => \CPU|Mux79~0_combout\,
	combout => \CPU|Mux79~1_combout\);

-- Location: LCCOMB_X18_Y6_N10
\CPU|Mux79~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux79~4_combout\ = (\CPU|Write_Data_r\(2) & ((\CPU|Mux79~1_combout\))) # (!\CPU|Write_Data_r\(2) & (\CPU|Mux79~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux79~3_combout\,
	datad => \CPU|Mux79~1_combout\,
	combout => \CPU|Mux79~4_combout\);

-- Location: LCFF_X10_Y6_N5
\VDU|dispByteLatch[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux79~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(5));

-- Location: LCFF_X10_Y6_N9
\VDU|dispByteLatch[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux84~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(0));

-- Location: LCFF_X10_Y6_N23
\VDU|dispByteLatch[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux83~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(1));

-- Location: LCCOMB_X10_Y6_N8
\VDU|display_store~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~23_combout\ = (\VDU|dispByteLatch\(6) & (\VDU|dispByteLatch\(5) & (\VDU|dispByteLatch\(0) & !\VDU|dispByteLatch\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(6),
	datab => \VDU|dispByteLatch\(5),
	datac => \VDU|dispByteLatch\(0),
	datad => \VDU|dispByteLatch\(1),
	combout => \VDU|display_store~23_combout\);

-- Location: LCCOMB_X10_Y6_N16
\VDU|display_store~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~24_combout\ = (!\VDU|dispByteLatch\(7) & (\VDU|dispByteLatch\(2) & \VDU|display_store~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(7),
	datab => \VDU|dispByteLatch\(2),
	datad => \VDU|display_store~23_combout\,
	combout => \VDU|display_store~24_combout\);

-- Location: LCCOMB_X14_Y9_N28
\CPU|S~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S~14_combout\ = (\CPU|mcode|Mux116~1_combout\ & (\CPU|Add2~8_combout\)) # (!\CPU|mcode|Mux116~1_combout\ & ((\CPU|alu|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux116~1_combout\,
	datac => \CPU|Add2~8_combout\,
	datad => \CPU|alu|Mux3~3_combout\,
	combout => \CPU|S~14_combout\);

-- Location: LCFF_X14_Y9_N29
\CPU|S[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S~14_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(4));

-- Location: LCCOMB_X15_Y6_N22
\CPU|Mux80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux80~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & ((\CPU|PC\(4)))) # (!\CPU|Write_Data_r\(1) & (\CPU|S\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|S\(4),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|PC\(4),
	combout => \CPU|Mux80~0_combout\);

-- Location: LCCOMB_X15_Y6_N4
\CPU|Mux80~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux80~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux80~0_combout\ & ((\CPU|PC\(12)))) # (!\CPU|Mux80~0_combout\ & (\CPU|P\(4))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux80~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|P\(4),
	datac => \CPU|PC\(12),
	datad => \CPU|Mux80~0_combout\,
	combout => \CPU|Mux80~1_combout\);

-- Location: LCCOMB_X13_Y7_N16
\CPU|mcode|Mux123~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux123~4_combout\ = (\CPU|mcode|Mux123~3_combout\ & (\CPU|mcode|process_0~0_combout\ & (\CPU|IR\(2) & \CPU|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~3_combout\,
	datab => \CPU|mcode|process_0~0_combout\,
	datac => \CPU|IR\(2),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux123~4_combout\);

-- Location: LCCOMB_X14_Y6_N2
\CPU|DL~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~4_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|alu|Mux3~3_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAL[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux3~3_combout\,
	datac => \CPU|mcode|Mux123~4_combout\,
	datad => \CPU|BAL[4]~2_combout\,
	combout => \CPU|DL~4_combout\);

-- Location: LCFF_X14_Y6_N3
\CPU|DL[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(4));

-- Location: LCCOMB_X15_Y6_N12
\CPU|Mux80~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux80~2_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|ABC\(4)) # (\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & (\CPU|DL\(4) & ((!\CPU|Write_Data_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(0),
	datab => \CPU|DL\(4),
	datac => \CPU|ABC\(4),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux80~2_combout\);

-- Location: LCCOMB_X15_Y6_N18
\CPU|Mux80~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux80~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux80~2_combout\ & (\CPU|Y\(4))) # (!\CPU|Mux80~2_combout\ & ((\CPU|X\(4)))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(4),
	datab => \CPU|Write_Data_r\(1),
	datac => \CPU|X\(4),
	datad => \CPU|Mux80~2_combout\,
	combout => \CPU|Mux80~3_combout\);

-- Location: LCCOMB_X15_Y6_N16
\CPU|Mux80~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux80~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux80~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux80~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux80~1_combout\,
	datad => \CPU|Mux80~3_combout\,
	combout => \CPU|Mux80~4_combout\);

-- Location: LCFF_X10_Y6_N7
\VDU|dispByteLatch[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux80~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(4));

-- Location: LCFF_X10_Y6_N3
\VDU|dispByteLatch[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux78~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(6));

-- Location: LCCOMB_X8_Y5_N24
\VDU|Equal31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal31~0_combout\ = (\VDU|display_store~12_combout\ & (!\VDU|dispByteLatch\(5) & !\VDU|dispByteLatch\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~12_combout\,
	datab => \VDU|dispByteLatch\(5),
	datac => \VDU|dispByteLatch\(6),
	combout => \VDU|Equal31~0_combout\);

-- Location: LCFF_X10_Y6_N15
\VDU|dispByteLatch[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux77~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(7));

-- Location: LCCOMB_X10_Y6_N22
\VDU|display_store~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~11_combout\ = (\VDU|dispByteLatch\(0) & (\VDU|dispByteLatch\(1) & !\VDU|dispByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteLatch\(0),
	datac => \VDU|dispByteLatch\(1),
	datad => \VDU|dispByteLatch\(2),
	combout => \VDU|display_store~11_combout\);

-- Location: LCCOMB_X10_Y6_N6
\VDU|display_store~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~12_combout\ = (\VDU|dispByteLatch\(3) & (!\VDU|dispByteLatch\(7) & (\VDU|dispByteLatch\(4) & \VDU|display_store~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|dispByteLatch\(7),
	datac => \VDU|dispByteLatch\(4),
	datad => \VDU|display_store~11_combout\,
	combout => \VDU|display_store~12_combout\);

-- Location: LCCOMB_X9_Y7_N12
\VDU|escState.processingAdditionalParams~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~2_combout\ = (\VDU|dispByteLatch\(5)) # (((!\VDU|escState.waitForLeftBracket~regout\ & \VDU|dispByteLatch\(6))) # (!\VDU|display_store~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|escState.waitForLeftBracket~regout\,
	datab => \VDU|dispByteLatch\(5),
	datac => \VDU|dispByteLatch\(6),
	datad => \VDU|display_store~12_combout\,
	combout => \VDU|escState.processingAdditionalParams~2_combout\);

-- Location: LCCOMB_X10_Y6_N4
\VDU|Equal30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal30~0_combout\ = (!\VDU|dispByteLatch\(4) & (!\VDU|dispByteLatch\(7) & (!\VDU|dispByteLatch\(5) & \VDU|dispByteLatch\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|dispByteLatch\(7),
	datac => \VDU|dispByteLatch\(5),
	datad => \VDU|dispByteLatch\(2),
	combout => \VDU|Equal30~0_combout\);

-- Location: LCCOMB_X10_Y6_N2
\VDU|Equal30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal30~1_combout\ = (!\VDU|dispByteLatch\(3) & (\VDU|dispByteLatch\(1) & (!\VDU|dispByteLatch\(6) & \VDU|dispByteLatch\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|dispByteLatch\(1),
	datac => \VDU|dispByteLatch\(6),
	datad => \VDU|dispByteLatch\(0),
	combout => \VDU|Equal30~1_combout\);

-- Location: LCCOMB_X9_Y6_N20
\VDU|Equal30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal30~2_combout\ = (\VDU|Equal30~0_combout\ & \VDU|Equal30~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Equal30~0_combout\,
	datad => \VDU|Equal30~1_combout\,
	combout => \VDU|Equal30~2_combout\);

-- Location: LCCOMB_X8_Y6_N14
\VDU|cursorVert~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~10_combout\ = (!\VDU|display_store~13_combout\ & \VDU|display_store~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|display_store~13_combout\,
	datad => \VDU|display_store~16_combout\,
	combout => \VDU|cursorVert~10_combout\);

-- Location: LCCOMB_X8_Y6_N12
\VDU|dispState~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~32_combout\ = (!\VDU|display_store~28_combout\ & (!\VDU|Equal30~2_combout\ & (\VDU|cursorVert~10_combout\ & \VDU|paramCount[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|Equal30~2_combout\,
	datac => \VDU|cursorVert~10_combout\,
	datad => \VDU|paramCount[0]~0_combout\,
	combout => \VDU|dispState~32_combout\);

-- Location: LCCOMB_X10_Y6_N12
\VDU|display_store~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~17_combout\ = (!\VDU|dispByteLatch\(7) & (\VDU|dispByteLatch\(6) & (!\VDU|dispByteLatch\(5) & !\VDU|dispByteLatch\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(7),
	datab => \VDU|dispByteLatch\(6),
	datac => \VDU|dispByteLatch\(5),
	datad => \VDU|dispByteLatch\(4),
	combout => \VDU|display_store~17_combout\);

-- Location: LCCOMB_X10_Y6_N0
\VDU|display_store~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~25_combout\ = (\VDU|dispByteLatch\(3) & !\VDU|dispByteLatch\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|dispByteLatch\(0),
	combout => \VDU|display_store~25_combout\);

-- Location: LCCOMB_X9_Y6_N2
\VDU|Equal33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal33~2_combout\ = (!\VDU|dispByteLatch\(1) & (!\VDU|dispByteLatch\(2) & (\VDU|display_store~17_combout\ & \VDU|display_store~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(1),
	datab => \VDU|dispByteLatch\(2),
	datac => \VDU|display_store~17_combout\,
	datad => \VDU|display_store~25_combout\,
	combout => \VDU|Equal33~2_combout\);

-- Location: LCCOMB_X9_Y6_N18
\VDU|display_store~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~40_combout\ = (!\VDU|paramCount\(2) & (!\VDU|paramCount\(0) & (\VDU|paramCount\(1) & \VDU|Equal33~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(2),
	datab => \VDU|paramCount\(0),
	datac => \VDU|paramCount\(1),
	datad => \VDU|Equal33~2_combout\,
	combout => \VDU|display_store~40_combout\);

-- Location: LCFF_X14_Y9_N31
\CPU|S[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[3]~2_combout\,
	sdata => \CPU|Add2~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(3));

-- Location: LCCOMB_X15_Y6_N8
\CPU|Mux81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux81~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & (\CPU|PC\(3))) # (!\CPU|Write_Data_r\(1) & ((\CPU|S\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(3),
	datab => \CPU|S\(3),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux81~0_combout\);

-- Location: LCCOMB_X15_Y6_N14
\CPU|Mux81~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux81~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux81~0_combout\ & (\CPU|PC\(11))) # (!\CPU|Mux81~0_combout\ & ((\CPU|P\(3)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(11),
	datab => \CPU|Write_Data_r\(0),
	datac => \CPU|Mux81~0_combout\,
	datad => \CPU|P\(3),
	combout => \CPU|Mux81~1_combout\);

-- Location: LCFF_X14_Y6_N5
\CPU|ABC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|S[3]~2_combout\,
	sload => VCC,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(3));

-- Location: LCCOMB_X14_Y6_N8
\CPU|Mux81~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux81~2_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|ABC\(3)) # (\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & (\CPU|DL\(3) & ((!\CPU|Write_Data_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(3),
	datab => \CPU|ABC\(3),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux81~2_combout\);

-- Location: LCCOMB_X15_Y8_N12
\CPU|Mux81~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux81~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux81~2_combout\ & (\CPU|Y\(3))) # (!\CPU|Mux81~2_combout\ & ((\CPU|X\(3)))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux81~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(1),
	datab => \CPU|Y\(3),
	datac => \CPU|X\(3),
	datad => \CPU|Mux81~2_combout\,
	combout => \CPU|Mux81~3_combout\);

-- Location: LCCOMB_X15_Y6_N28
\CPU|Mux81~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux81~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux81~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux81~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux81~1_combout\,
	datad => \CPU|Mux81~3_combout\,
	combout => \CPU|Mux81~4_combout\);

-- Location: LCFF_X10_Y6_N17
\VDU|dispByteLatch[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux81~4_combout\,
	sload => VCC,
	ena => \VDU|dispByteLatch[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteLatch\(3));

-- Location: LCCOMB_X7_Y9_N8
\VDU|param1[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[1]~13_combout\ = (\VDU|dispByteLatch\(1) & (\VDU|param1\(0) $ (VCC))) # (!\VDU|dispByteLatch\(1) & (\VDU|param1\(0) & VCC))
-- \VDU|param1[1]~14\ = CARRY((\VDU|dispByteLatch\(1) & \VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(1),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|param1[1]~13_combout\,
	cout => \VDU|param1[1]~14\);

-- Location: LCCOMB_X9_Y9_N10
\VDU|param2[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[1]~10_combout\ = (\VDU|dispByteLatch\(1) & (\VDU|param2\(0) $ (VCC))) # (!\VDU|dispByteLatch\(1) & (\VDU|param2\(0) & VCC))
-- \VDU|param2[1]~11\ = CARRY((\VDU|dispByteLatch\(1) & \VDU|param2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(1),
	datab => \VDU|param2\(0),
	datad => VCC,
	combout => \VDU|param2[1]~10_combout\,
	cout => \VDU|param2[1]~11\);

-- Location: LCCOMB_X8_Y9_N4
\VDU|param3[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[1]~10_combout\ = (\VDU|param3\(0) & (\VDU|dispByteLatch\(1) $ (VCC))) # (!\VDU|param3\(0) & (\VDU|dispByteLatch\(1) & VCC))
-- \VDU|param3[1]~11\ = CARRY((\VDU|param3\(0) & \VDU|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3\(0),
	datab => \VDU|dispByteLatch\(1),
	datad => VCC,
	combout => \VDU|param3[1]~10_combout\,
	cout => \VDU|param3[1]~11\);

-- Location: LCCOMB_X8_Y10_N12
\VDU|param4[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[1]~9_combout\ = (\VDU|param4\(0) & (\VDU|dispByteLatch\(1) $ (VCC))) # (!\VDU|param4\(0) & (\VDU|dispByteLatch\(1) & VCC))
-- \VDU|param4[1]~10\ = CARRY((\VDU|param4\(0) & \VDU|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(0),
	datab => \VDU|dispByteLatch\(1),
	datad => VCC,
	combout => \VDU|param4[1]~9_combout\,
	cout => \VDU|param4[1]~10\);

-- Location: LCFF_X8_Y10_N13
\VDU|param4[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[1]~9_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(1));

-- Location: LCCOMB_X9_Y7_N18
\VDU|display_store~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~32_combout\ = (\VDU|escState.processingAdditionalParams~regout\) # (\VDU|dispByteSent~regout\ $ (\VDU|dispByteWritten~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteSent~regout\,
	datab => \VDU|escState.processingAdditionalParams~regout\,
	datad => \VDU|dispByteWritten~regout\,
	combout => \VDU|display_store~32_combout\);

-- Location: LCCOMB_X10_Y6_N26
\VDU|display_store~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~18_combout\ = (\VDU|Equal44~0_combout\ & (\VDU|display_store~11_combout\ & \VDU|display_store~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|display_store~11_combout\,
	datad => \VDU|display_store~17_combout\,
	combout => \VDU|display_store~18_combout\);

-- Location: LCCOMB_X10_Y2_N6
\VDU|Equal47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal47~3_combout\ = (!\VDU|param1\(6) & !\VDU|param1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(6),
	datac => \VDU|param1\(5),
	combout => \VDU|Equal47~3_combout\);

-- Location: LCCOMB_X9_Y6_N22
\VDU|display_store~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~19_combout\ = (((!\VDU|Equal47~3_combout\) # (!\VDU|display_store~18_combout\)) # (!\VDU|Equal47~4_combout\)) # (!\VDU|dispByteLatch\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|Equal47~4_combout\,
	datac => \VDU|display_store~18_combout\,
	datad => \VDU|Equal47~3_combout\,
	combout => \VDU|display_store~19_combout\);

-- Location: LCCOMB_X8_Y6_N16
\VDU|escState.processingAdditionalParams~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~4_combout\ = (\VDU|display_store~16_combout\ & (!\VDU|Equal30~2_combout\ & (!\VDU|display_store~13_combout\ & \VDU|paramCount[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~16_combout\,
	datab => \VDU|Equal30~2_combout\,
	datac => \VDU|display_store~13_combout\,
	datad => \VDU|paramCount[0]~0_combout\,
	combout => \VDU|escState.processingAdditionalParams~4_combout\);

-- Location: LCCOMB_X10_Y6_N10
\VDU|display_store~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~29_combout\ = (\VDU|Equal44~0_combout\ & (\VDU|dispByteLatch\(2) & (!\VDU|dispByteLatch\(1) & \VDU|display_store~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|dispByteLatch\(2),
	datac => \VDU|dispByteLatch\(1),
	datad => \VDU|display_store~17_combout\,
	combout => \VDU|display_store~29_combout\);

-- Location: LCCOMB_X9_Y5_N14
\VDU|display_store~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~31_combout\ = (\VDU|dispByteLatch\(4)) # (((!\VDU|display_store~24_combout\) # (!\VDU|dispByteLatch\(3))) # (!\VDU|LessThan31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|LessThan31~0_combout\,
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~24_combout\,
	combout => \VDU|display_store~31_combout\);

-- Location: LCCOMB_X10_Y6_N18
\VDU|display_store~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~41_combout\ = (\VDU|Equal44~0_combout\ & (!\VDU|dispByteLatch\(2) & (!\VDU|dispByteLatch\(3) & \VDU|display_store~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|dispByteLatch\(2),
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~17_combout\,
	combout => \VDU|display_store~41_combout\);

-- Location: LCCOMB_X10_Y3_N10
\VDU|display_store~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~42_combout\ = (\VDU|dispByteLatch\(1) & (!\VDU|dispByteLatch\(0) & \VDU|display_store~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteLatch\(1),
	datac => \VDU|dispByteLatch\(0),
	datad => \VDU|display_store~41_combout\,
	combout => \VDU|display_store~42_combout\);

-- Location: LCCOMB_X9_Y5_N18
\VDU|cursorHoriz[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~9_combout\ = (!\VDU|display_store~43_combout\ & (\VDU|display_store~31_combout\ & !\VDU|display_store~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~43_combout\,
	datac => \VDU|display_store~31_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorHoriz[3]~9_combout\);

-- Location: LCCOMB_X5_Y6_N16
\VDU|display_store~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~45_combout\ = (!\VDU|dispByteLatch\(0) & (!\VDU|dispByteLatch\(3) & \VDU|display_store~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteLatch\(0),
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~29_combout\,
	combout => \VDU|display_store~45_combout\);

-- Location: LCCOMB_X9_Y5_N2
\VDU|dispState~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~35_combout\ = (!\VDU|display_store~46_combout\ & (\VDU|cursorHoriz[3]~9_combout\ & (!\VDU|display_store~40_combout\ & !\VDU|display_store~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~46_combout\,
	datab => \VDU|cursorHoriz[3]~9_combout\,
	datac => \VDU|display_store~40_combout\,
	datad => \VDU|display_store~45_combout\,
	combout => \VDU|dispState~35_combout\);

-- Location: LCCOMB_X8_Y6_N26
\VDU|Selector32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~7_combout\ = (!\VDU|display_store~30_combout\ & (!\VDU|dispState~35_combout\ & ((!\VDU|display_store~29_combout\) # (!\VDU|dispByteLatch\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|display_store~29_combout\,
	datac => \VDU|display_store~30_combout\,
	datad => \VDU|dispState~35_combout\,
	combout => \VDU|Selector32~7_combout\);

-- Location: LCCOMB_X8_Y6_N30
\VDU|Selector32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~5_combout\ = (!\VDU|display_store~28_combout\ & (\VDU|display_store~19_combout\ & ((\VDU|Selector32~7_combout\) # (!\VDU|escState.processingAdditionalParams~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|display_store~19_combout\,
	datac => \VDU|escState.processingAdditionalParams~4_combout\,
	datad => \VDU|Selector32~7_combout\,
	combout => \VDU|Selector32~5_combout\);

-- Location: LCCOMB_X8_Y6_N8
\VDU|Selector32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector32~6_combout\ = (!\VDU|Selector32~4_combout\ & ((\VDU|dispState.idle~regout\) # ((\VDU|display_store~32_combout\ & !\VDU|Selector32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector32~4_combout\,
	datab => \VDU|display_store~32_combout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|Selector32~5_combout\,
	combout => \VDU|Selector32~6_combout\);

-- Location: LCFF_X8_Y6_N9
\VDU|dispState.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector32~6_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.idle~regout\);

-- Location: LCCOMB_X9_Y7_N14
\VDU|dispState~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~34_combout\ = (!\VDU|dispState.idle~regout\ & ((\VDU|escState.processingAdditionalParams~regout\) # (\VDU|dispByteSent~regout\ $ (\VDU|dispByteWritten~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteSent~regout\,
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|escState.processingAdditionalParams~regout\,
	datad => \VDU|dispByteWritten~regout\,
	combout => \VDU|dispState~34_combout\);

-- Location: LCCOMB_X9_Y6_N30
\VDU|paramCount[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[2]~1_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & (\VDU|dispState~34_combout\ & ((!\VDU|Equal30~0_combout\) # (!\VDU|Equal30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceResetSwitch|o_PinOut~regout\,
	datab => \VDU|Equal30~1_combout\,
	datac => \VDU|Equal30~0_combout\,
	datad => \VDU|dispState~34_combout\,
	combout => \VDU|paramCount[2]~1_combout\);

-- Location: LCCOMB_X8_Y9_N28
\VDU|param1[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[2]~10_combout\ = (\VDU|display_store~28_combout\) # (((!\VDU|param1[2]~9_combout\) # (!\VDU|paramCount[0]~0_combout\)) # (!\VDU|cursorVert~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|cursorVert~10_combout\,
	datac => \VDU|paramCount[0]~0_combout\,
	datad => \VDU|param1[2]~9_combout\,
	combout => \VDU|param1[2]~10_combout\);

-- Location: LCCOMB_X8_Y9_N16
\VDU|param3[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[6]~8_combout\ = (\VDU|paramCount[2]~1_combout\ & ((\VDU|param3[6]~7_combout\) # ((\VDU|Equal31~0_combout\) # (!\VDU|param1[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3[6]~7_combout\,
	datab => \VDU|Equal31~0_combout\,
	datac => \VDU|paramCount[2]~1_combout\,
	datad => \VDU|param1[2]~10_combout\,
	combout => \VDU|param3[6]~8_combout\);

-- Location: LCFF_X8_Y9_N5
\VDU|param3[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[1]~10_combout\,
	sdata => \VDU|param4\(1),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(1));

-- Location: LCCOMB_X8_Y9_N22
\VDU|param2[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[6]~7_combout\ = (!\VDU|paramCount\(0) & (\VDU|paramCount\(1) & (!\VDU|paramCount\(2) & !\VDU|display_store~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(0),
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(2),
	datad => \VDU|display_store~16_combout\,
	combout => \VDU|param2[6]~7_combout\);

-- Location: LCCOMB_X8_Y9_N0
\VDU|param2[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[6]~8_combout\ = (\VDU|paramCount[2]~1_combout\ & ((\VDU|Equal31~0_combout\) # ((\VDU|param2[6]~7_combout\) # (!\VDU|param1[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal31~0_combout\,
	datab => \VDU|param2[6]~7_combout\,
	datac => \VDU|paramCount[2]~1_combout\,
	datad => \VDU|param1[2]~10_combout\,
	combout => \VDU|param2[6]~8_combout\);

-- Location: LCFF_X9_Y9_N11
\VDU|param2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[1]~10_combout\,
	sdata => \VDU|param3\(1),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(1));

-- Location: LCCOMB_X8_Y9_N2
\VDU|param1[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[6]~25_combout\ = (\VDU|paramCount\(0) & (!\VDU|paramCount\(1) & (!\VDU|paramCount\(2) & !\VDU|display_store~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(0),
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(2),
	datad => \VDU|display_store~16_combout\,
	combout => \VDU|param1[6]~25_combout\);

-- Location: LCCOMB_X8_Y9_N30
\VDU|param1[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[6]~11_combout\ = (\VDU|paramCount[2]~1_combout\ & ((\VDU|Equal31~0_combout\) # ((\VDU|param1[6]~25_combout\) # (!\VDU|param1[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal31~0_combout\,
	datab => \VDU|param1[6]~25_combout\,
	datac => \VDU|paramCount[2]~1_combout\,
	datad => \VDU|param1[2]~10_combout\,
	combout => \VDU|param1[6]~11_combout\);

-- Location: LCFF_X7_Y9_N9
\VDU|param1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[1]~13_combout\,
	sdata => \VDU|param2\(1),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(1));

-- Location: LCCOMB_X7_Y9_N26
\VDU|Add26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add26~2_combout\ = (\VDU|param1\(3) & ((\VDU|param1\(1) & (\VDU|Add26~1\ & VCC)) # (!\VDU|param1\(1) & (!\VDU|Add26~1\)))) # (!\VDU|param1\(3) & ((\VDU|param1\(1) & (!\VDU|Add26~1\)) # (!\VDU|param1\(1) & ((\VDU|Add26~1\) # (GND)))))
-- \VDU|Add26~3\ = CARRY((\VDU|param1\(3) & (!\VDU|param1\(1) & !\VDU|Add26~1\)) # (!\VDU|param1\(3) & ((!\VDU|Add26~1\) # (!\VDU|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datab => \VDU|param1\(1),
	datad => VCC,
	cin => \VDU|Add26~1\,
	combout => \VDU|Add26~2_combout\,
	cout => \VDU|Add26~3\);

-- Location: LCCOMB_X7_Y9_N10
\VDU|param1[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[2]~15_combout\ = (\VDU|dispByteLatch\(2) & ((\VDU|param1\(1) & (\VDU|param1[1]~14\ & VCC)) # (!\VDU|param1\(1) & (!\VDU|param1[1]~14\)))) # (!\VDU|dispByteLatch\(2) & ((\VDU|param1\(1) & (!\VDU|param1[1]~14\)) # (!\VDU|param1\(1) & 
-- ((\VDU|param1[1]~14\) # (GND)))))
-- \VDU|param1[2]~16\ = CARRY((\VDU|dispByteLatch\(2) & (!\VDU|param1\(1) & !\VDU|param1[1]~14\)) # (!\VDU|dispByteLatch\(2) & ((!\VDU|param1[1]~14\) # (!\VDU|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(2),
	datab => \VDU|param1\(1),
	datad => VCC,
	cin => \VDU|param1[1]~14\,
	combout => \VDU|param1[2]~15_combout\,
	cout => \VDU|param1[2]~16\);

-- Location: LCCOMB_X7_Y9_N12
\VDU|param1[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[3]~17_combout\ = ((\VDU|Add26~0_combout\ $ (\VDU|dispByteLatch\(3) $ (!\VDU|param1[2]~16\)))) # (GND)
-- \VDU|param1[3]~18\ = CARRY((\VDU|Add26~0_combout\ & ((\VDU|dispByteLatch\(3)) # (!\VDU|param1[2]~16\))) # (!\VDU|Add26~0_combout\ & (\VDU|dispByteLatch\(3) & !\VDU|param1[2]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add26~0_combout\,
	datab => \VDU|dispByteLatch\(3),
	datad => VCC,
	cin => \VDU|param1[2]~16\,
	combout => \VDU|param1[3]~17_combout\,
	cout => \VDU|param1[3]~18\);

-- Location: LCCOMB_X7_Y9_N14
\VDU|param1[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[4]~19_combout\ = (\VDU|dispByteLatch\(4) & ((\VDU|Add26~2_combout\ & (!\VDU|param1[3]~18\)) # (!\VDU|Add26~2_combout\ & ((\VDU|param1[3]~18\) # (GND))))) # (!\VDU|dispByteLatch\(4) & ((\VDU|Add26~2_combout\ & (\VDU|param1[3]~18\ & VCC)) # 
-- (!\VDU|Add26~2_combout\ & (!\VDU|param1[3]~18\))))
-- \VDU|param1[4]~20\ = CARRY((\VDU|dispByteLatch\(4) & ((!\VDU|param1[3]~18\) # (!\VDU|Add26~2_combout\))) # (!\VDU|dispByteLatch\(4) & (!\VDU|Add26~2_combout\ & !\VDU|param1[3]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|Add26~2_combout\,
	datad => VCC,
	cin => \VDU|param1[3]~18\,
	combout => \VDU|param1[4]~19_combout\,
	cout => \VDU|param1[4]~20\);

-- Location: LCCOMB_X9_Y9_N12
\VDU|param2[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[2]~12_combout\ = (\VDU|param2\(1) & ((\VDU|dispByteLatch\(2) & (\VDU|param2[1]~11\ & VCC)) # (!\VDU|dispByteLatch\(2) & (!\VDU|param2[1]~11\)))) # (!\VDU|param2\(1) & ((\VDU|dispByteLatch\(2) & (!\VDU|param2[1]~11\)) # (!\VDU|dispByteLatch\(2) 
-- & ((\VDU|param2[1]~11\) # (GND)))))
-- \VDU|param2[2]~13\ = CARRY((\VDU|param2\(1) & (!\VDU|dispByteLatch\(2) & !\VDU|param2[1]~11\)) # (!\VDU|param2\(1) & ((!\VDU|param2[1]~11\) # (!\VDU|dispByteLatch\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(1),
	datab => \VDU|dispByteLatch\(2),
	datad => VCC,
	cin => \VDU|param2[1]~11\,
	combout => \VDU|param2[2]~12_combout\,
	cout => \VDU|param2[2]~13\);

-- Location: LCCOMB_X9_Y9_N14
\VDU|param2[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[3]~14_combout\ = ((\VDU|Add29~0_combout\ $ (\VDU|dispByteLatch\(3) $ (!\VDU|param2[2]~13\)))) # (GND)
-- \VDU|param2[3]~15\ = CARRY((\VDU|Add29~0_combout\ & ((\VDU|dispByteLatch\(3)) # (!\VDU|param2[2]~13\))) # (!\VDU|Add29~0_combout\ & (\VDU|dispByteLatch\(3) & !\VDU|param2[2]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add29~0_combout\,
	datab => \VDU|dispByteLatch\(3),
	datad => VCC,
	cin => \VDU|param2[2]~13\,
	combout => \VDU|param2[3]~14_combout\,
	cout => \VDU|param2[3]~15\);

-- Location: LCCOMB_X8_Y9_N6
\VDU|param3[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[2]~12_combout\ = (\VDU|dispByteLatch\(2) & ((\VDU|param3\(1) & (\VDU|param3[1]~11\ & VCC)) # (!\VDU|param3\(1) & (!\VDU|param3[1]~11\)))) # (!\VDU|dispByteLatch\(2) & ((\VDU|param3\(1) & (!\VDU|param3[1]~11\)) # (!\VDU|param3\(1) & 
-- ((\VDU|param3[1]~11\) # (GND)))))
-- \VDU|param3[2]~13\ = CARRY((\VDU|dispByteLatch\(2) & (!\VDU|param3\(1) & !\VDU|param3[1]~11\)) # (!\VDU|dispByteLatch\(2) & ((!\VDU|param3[1]~11\) # (!\VDU|param3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(2),
	datab => \VDU|param3\(1),
	datad => VCC,
	cin => \VDU|param3[1]~11\,
	combout => \VDU|param3[2]~12_combout\,
	cout => \VDU|param3[2]~13\);

-- Location: LCCOMB_X8_Y9_N8
\VDU|param3[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[3]~14_combout\ = ((\VDU|Add31~0_combout\ $ (\VDU|dispByteLatch\(3) $ (!\VDU|param3[2]~13\)))) # (GND)
-- \VDU|param3[3]~15\ = CARRY((\VDU|Add31~0_combout\ & ((\VDU|dispByteLatch\(3)) # (!\VDU|param3[2]~13\))) # (!\VDU|Add31~0_combout\ & (\VDU|dispByteLatch\(3) & !\VDU|param3[2]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add31~0_combout\,
	datab => \VDU|dispByteLatch\(3),
	datad => VCC,
	cin => \VDU|param3[2]~13\,
	combout => \VDU|param3[3]~14_combout\,
	cout => \VDU|param3[3]~15\);

-- Location: LCCOMB_X8_Y10_N14
\VDU|param4[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[2]~11_combout\ = (\VDU|param4\(1) & ((\VDU|dispByteLatch\(2) & (\VDU|param4[1]~10\ & VCC)) # (!\VDU|dispByteLatch\(2) & (!\VDU|param4[1]~10\)))) # (!\VDU|param4\(1) & ((\VDU|dispByteLatch\(2) & (!\VDU|param4[1]~10\)) # (!\VDU|dispByteLatch\(2) 
-- & ((\VDU|param4[1]~10\) # (GND)))))
-- \VDU|param4[2]~12\ = CARRY((\VDU|param4\(1) & (!\VDU|dispByteLatch\(2) & !\VDU|param4[1]~10\)) # (!\VDU|param4\(1) & ((!\VDU|param4[1]~10\) # (!\VDU|dispByteLatch\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4\(1),
	datab => \VDU|dispByteLatch\(2),
	datad => VCC,
	cin => \VDU|param4[1]~10\,
	combout => \VDU|param4[2]~11_combout\,
	cout => \VDU|param4[2]~12\);

-- Location: LCCOMB_X8_Y10_N16
\VDU|param4[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[3]~13_combout\ = ((\VDU|Add33~0_combout\ $ (\VDU|dispByteLatch\(3) $ (!\VDU|param4[2]~12\)))) # (GND)
-- \VDU|param4[3]~14\ = CARRY((\VDU|Add33~0_combout\ & ((\VDU|dispByteLatch\(3)) # (!\VDU|param4[2]~12\))) # (!\VDU|Add33~0_combout\ & (\VDU|dispByteLatch\(3) & !\VDU|param4[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add33~0_combout\,
	datab => \VDU|dispByteLatch\(3),
	datad => VCC,
	cin => \VDU|param4[2]~12\,
	combout => \VDU|param4[3]~13_combout\,
	cout => \VDU|param4[3]~14\);

-- Location: LCFF_X8_Y10_N17
\VDU|param4[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[3]~13_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(3));

-- Location: LCFF_X8_Y9_N9
\VDU|param3[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[3]~14_combout\,
	sdata => \VDU|param4\(3),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(3));

-- Location: LCFF_X9_Y9_N15
\VDU|param2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[3]~14_combout\,
	sdata => \VDU|param3\(3),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(3));

-- Location: LCCOMB_X9_Y9_N26
\VDU|Add29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add29~2_combout\ = (\VDU|param2\(1) & ((\VDU|param2\(3) & (\VDU|Add29~1\ & VCC)) # (!\VDU|param2\(3) & (!\VDU|Add29~1\)))) # (!\VDU|param2\(1) & ((\VDU|param2\(3) & (!\VDU|Add29~1\)) # (!\VDU|param2\(3) & ((\VDU|Add29~1\) # (GND)))))
-- \VDU|Add29~3\ = CARRY((\VDU|param2\(1) & (!\VDU|param2\(3) & !\VDU|Add29~1\)) # (!\VDU|param2\(1) & ((!\VDU|Add29~1\) # (!\VDU|param2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(1),
	datab => \VDU|param2\(3),
	datad => VCC,
	cin => \VDU|Add29~1\,
	combout => \VDU|Add29~2_combout\,
	cout => \VDU|Add29~3\);

-- Location: LCCOMB_X9_Y9_N16
\VDU|param2[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[4]~16_combout\ = (\VDU|dispByteLatch\(4) & ((\VDU|Add29~2_combout\ & (!\VDU|param2[3]~15\)) # (!\VDU|Add29~2_combout\ & ((\VDU|param2[3]~15\) # (GND))))) # (!\VDU|dispByteLatch\(4) & ((\VDU|Add29~2_combout\ & (\VDU|param2[3]~15\ & VCC)) # 
-- (!\VDU|Add29~2_combout\ & (!\VDU|param2[3]~15\))))
-- \VDU|param2[4]~17\ = CARRY((\VDU|dispByteLatch\(4) & ((!\VDU|param2[3]~15\) # (!\VDU|Add29~2_combout\))) # (!\VDU|dispByteLatch\(4) & (!\VDU|Add29~2_combout\ & !\VDU|param2[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|Add29~2_combout\,
	datad => VCC,
	cin => \VDU|param2[3]~15\,
	combout => \VDU|param2[4]~16_combout\,
	cout => \VDU|param2[4]~17\);

-- Location: LCCOMB_X8_Y9_N10
\VDU|param3[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[4]~16_combout\ = (\VDU|Add31~2_combout\ & ((\VDU|dispByteLatch\(4) & (!\VDU|param3[3]~15\)) # (!\VDU|dispByteLatch\(4) & (\VDU|param3[3]~15\ & VCC)))) # (!\VDU|Add31~2_combout\ & ((\VDU|dispByteLatch\(4) & ((\VDU|param3[3]~15\) # (GND))) # 
-- (!\VDU|dispByteLatch\(4) & (!\VDU|param3[3]~15\))))
-- \VDU|param3[4]~17\ = CARRY((\VDU|Add31~2_combout\ & (\VDU|dispByteLatch\(4) & !\VDU|param3[3]~15\)) # (!\VDU|Add31~2_combout\ & ((\VDU|dispByteLatch\(4)) # (!\VDU|param3[3]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add31~2_combout\,
	datab => \VDU|dispByteLatch\(4),
	datad => VCC,
	cin => \VDU|param3[3]~15\,
	combout => \VDU|param3[4]~16_combout\,
	cout => \VDU|param3[4]~17\);

-- Location: LCCOMB_X8_Y10_N18
\VDU|param4[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[4]~15_combout\ = (\VDU|Add33~2_combout\ & ((\VDU|dispByteLatch\(4) & (!\VDU|param4[3]~14\)) # (!\VDU|dispByteLatch\(4) & (\VDU|param4[3]~14\ & VCC)))) # (!\VDU|Add33~2_combout\ & ((\VDU|dispByteLatch\(4) & ((\VDU|param4[3]~14\) # (GND))) # 
-- (!\VDU|dispByteLatch\(4) & (!\VDU|param4[3]~14\))))
-- \VDU|param4[4]~16\ = CARRY((\VDU|Add33~2_combout\ & (\VDU|dispByteLatch\(4) & !\VDU|param4[3]~14\)) # (!\VDU|Add33~2_combout\ & ((\VDU|dispByteLatch\(4)) # (!\VDU|param4[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add33~2_combout\,
	datab => \VDU|dispByteLatch\(4),
	datad => VCC,
	cin => \VDU|param4[3]~14\,
	combout => \VDU|param4[4]~15_combout\,
	cout => \VDU|param4[4]~16\);

-- Location: LCFF_X8_Y10_N19
\VDU|param4[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[4]~15_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(4));

-- Location: LCFF_X8_Y9_N11
\VDU|param3[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[4]~16_combout\,
	sdata => \VDU|param4\(4),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(4));

-- Location: LCFF_X9_Y9_N17
\VDU|param2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[4]~16_combout\,
	sdata => \VDU|param3\(4),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(4));

-- Location: LCFF_X7_Y9_N15
\VDU|param1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[4]~19_combout\,
	sdata => \VDU|param2\(4),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(4));

-- Location: LCCOMB_X7_Y9_N28
\VDU|Add26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add26~4_combout\ = ((\VDU|param1\(2) $ (\VDU|param1\(4) $ (!\VDU|Add26~3\)))) # (GND)
-- \VDU|Add26~5\ = CARRY((\VDU|param1\(2) & ((\VDU|param1\(4)) # (!\VDU|Add26~3\))) # (!\VDU|param1\(2) & (\VDU|param1\(4) & !\VDU|Add26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(4),
	datad => VCC,
	cin => \VDU|Add26~3\,
	combout => \VDU|Add26~4_combout\,
	cout => \VDU|Add26~5\);

-- Location: LCCOMB_X7_Y9_N16
\VDU|param1[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[5]~21_combout\ = ((\VDU|Add27~0_combout\ $ (\VDU|Add26~4_combout\ $ (!\VDU|param1[4]~20\)))) # (GND)
-- \VDU|param1[5]~22\ = CARRY((\VDU|Add27~0_combout\ & ((\VDU|Add26~4_combout\) # (!\VDU|param1[4]~20\))) # (!\VDU|Add27~0_combout\ & (\VDU|Add26~4_combout\ & !\VDU|param1[4]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add27~0_combout\,
	datab => \VDU|Add26~4_combout\,
	datad => VCC,
	cin => \VDU|param1[4]~20\,
	combout => \VDU|param1[5]~21_combout\,
	cout => \VDU|param1[5]~22\);

-- Location: LCCOMB_X9_Y9_N28
\VDU|Add29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add29~4_combout\ = ((\VDU|param2\(2) $ (\VDU|param2\(4) $ (!\VDU|Add29~3\)))) # (GND)
-- \VDU|Add29~5\ = CARRY((\VDU|param2\(2) & ((\VDU|param2\(4)) # (!\VDU|Add29~3\))) # (!\VDU|param2\(2) & (\VDU|param2\(4) & !\VDU|Add29~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(2),
	datab => \VDU|param2\(4),
	datad => VCC,
	cin => \VDU|Add29~3\,
	combout => \VDU|Add29~4_combout\,
	cout => \VDU|Add29~5\);

-- Location: LCCOMB_X9_Y9_N18
\VDU|param2[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[5]~18_combout\ = ((\VDU|Add27~0_combout\ $ (\VDU|Add29~4_combout\ $ (!\VDU|param2[4]~17\)))) # (GND)
-- \VDU|param2[5]~19\ = CARRY((\VDU|Add27~0_combout\ & ((\VDU|Add29~4_combout\) # (!\VDU|param2[4]~17\))) # (!\VDU|Add27~0_combout\ & (\VDU|Add29~4_combout\ & !\VDU|param2[4]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add27~0_combout\,
	datab => \VDU|Add29~4_combout\,
	datad => VCC,
	cin => \VDU|param2[4]~17\,
	combout => \VDU|param2[5]~18_combout\,
	cout => \VDU|param2[5]~19\);

-- Location: LCCOMB_X9_Y9_N22
\VDU|Add27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add27~0_combout\ = \VDU|dispByteLatch\(4) $ (\VDU|dispByteLatch\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datad => \VDU|dispByteLatch\(5),
	combout => \VDU|Add27~0_combout\);

-- Location: LCCOMB_X8_Y9_N12
\VDU|param3[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[5]~18_combout\ = ((\VDU|Add31~4_combout\ $ (\VDU|Add27~0_combout\ $ (!\VDU|param3[4]~17\)))) # (GND)
-- \VDU|param3[5]~19\ = CARRY((\VDU|Add31~4_combout\ & ((\VDU|Add27~0_combout\) # (!\VDU|param3[4]~17\))) # (!\VDU|Add31~4_combout\ & (\VDU|Add27~0_combout\ & !\VDU|param3[4]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add31~4_combout\,
	datab => \VDU|Add27~0_combout\,
	datad => VCC,
	cin => \VDU|param3[4]~17\,
	combout => \VDU|param3[5]~18_combout\,
	cout => \VDU|param3[5]~19\);

-- Location: LCFF_X8_Y10_N15
\VDU|param4[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[2]~11_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(2));

-- Location: LCCOMB_X8_Y10_N20
\VDU|param4[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[5]~17_combout\ = ((\VDU|Add27~0_combout\ $ (\VDU|Add33~4_combout\ $ (!\VDU|param4[4]~16\)))) # (GND)
-- \VDU|param4[5]~18\ = CARRY((\VDU|Add27~0_combout\ & ((\VDU|Add33~4_combout\) # (!\VDU|param4[4]~16\))) # (!\VDU|Add27~0_combout\ & (\VDU|Add33~4_combout\ & !\VDU|param4[4]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add27~0_combout\,
	datab => \VDU|Add33~4_combout\,
	datad => VCC,
	cin => \VDU|param4[4]~16\,
	combout => \VDU|param4[5]~17_combout\,
	cout => \VDU|param4[5]~18\);

-- Location: LCFF_X8_Y10_N21
\VDU|param4[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[5]~17_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(5));

-- Location: LCFF_X8_Y9_N13
\VDU|param3[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[5]~18_combout\,
	sdata => \VDU|param4\(5),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(5));

-- Location: LCFF_X9_Y9_N19
\VDU|param2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[5]~18_combout\,
	sdata => \VDU|param3\(5),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(5));

-- Location: LCFF_X7_Y9_N17
\VDU|param1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[5]~21_combout\,
	sdata => \VDU|param2\(5),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(5));

-- Location: LCFF_X7_Y9_N13
\VDU|param1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[3]~17_combout\,
	sdata => \VDU|param2\(3),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(3));

-- Location: LCFF_X8_Y9_N7
\VDU|param3[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[2]~12_combout\,
	sdata => \VDU|param4\(2),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(2));

-- Location: LCFF_X9_Y9_N13
\VDU|param2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[2]~12_combout\,
	sdata => \VDU|param3\(2),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(2));

-- Location: LCFF_X7_Y9_N11
\VDU|param1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[2]~15_combout\,
	sdata => \VDU|param2\(2),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(2));

-- Location: LCCOMB_X10_Y2_N2
\VDU|Equal47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal47~2_combout\ = (!\VDU|param1\(1) & (!\VDU|param1\(3) & (!\VDU|param1\(2) & !\VDU|param1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|param1\(3),
	datac => \VDU|param1\(2),
	datad => \VDU|param1\(4),
	combout => \VDU|Equal47~2_combout\);

-- Location: LCCOMB_X10_Y2_N8
\VDU|Equal47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal47~5_combout\ = (!\VDU|param1\(6) & (!\VDU|param1\(0) & (!\VDU|param1\(5) & \VDU|Equal47~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(6),
	datab => \VDU|param1\(0),
	datac => \VDU|param1\(5),
	datad => \VDU|Equal47~2_combout\,
	combout => \VDU|Equal47~5_combout\);

-- Location: LCCOMB_X10_Y6_N24
\VDU|Equal33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal33~3_combout\ = (!\VDU|dispByteLatch\(0) & (!\VDU|dispByteLatch\(2) & (\VDU|dispByteLatch\(3) & \VDU|display_store~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(0),
	datab => \VDU|dispByteLatch\(2),
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~17_combout\,
	combout => \VDU|Equal33~3_combout\);

-- Location: LCCOMB_X10_Y6_N28
\VDU|display_store~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~30_combout\ = (\VDU|Equal44~0_combout\ & (\VDU|Equal47~5_combout\ & (\VDU|Equal33~3_combout\ & \VDU|dispByteLatch\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|Equal47~5_combout\,
	datac => \VDU|Equal33~3_combout\,
	datad => \VDU|dispByteLatch\(1),
	combout => \VDU|display_store~30_combout\);

-- Location: LCCOMB_X9_Y5_N8
\VDU|escState.processingAdditionalParams~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~7_combout\ = (!\VDU|display_store~30_combout\ & ((!\VDU|dispByteLatch\(3)) # (!\VDU|display_store~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~29_combout\,
	datab => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~30_combout\,
	combout => \VDU|escState.processingAdditionalParams~7_combout\);

-- Location: LCCOMB_X9_Y5_N28
\VDU|escState.processingAdditionalParams~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~3_combout\ = (!\VDU|display_store~46_combout\ & (\VDU|escState.processingAdditionalParams~7_combout\ & (!\VDU|display_store~45_combout\ & \VDU|cursorHoriz[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~46_combout\,
	datab => \VDU|escState.processingAdditionalParams~7_combout\,
	datac => \VDU|display_store~45_combout\,
	datad => \VDU|cursorHoriz[3]~9_combout\,
	combout => \VDU|escState.processingAdditionalParams~3_combout\);

-- Location: LCCOMB_X9_Y5_N30
\VDU|cursorHoriz[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~30_combout\ = (!\VDU|display_store~40_combout\ & \VDU|escState.processingAdditionalParams~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|display_store~40_combout\,
	datad => \VDU|escState.processingAdditionalParams~3_combout\,
	combout => \VDU|cursorHoriz[3]~30_combout\);

-- Location: LCCOMB_X9_Y5_N16
\VDU|escState.processingAdditionalParams~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~5_combout\ = (\VDU|escState.processingAdditionalParams~2_combout\ & (((\VDU|display_store~31_combout\ & !\VDU|cursorHoriz[3]~30_combout\)) # (!\VDU|dispState~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~31_combout\,
	datab => \VDU|escState.processingAdditionalParams~2_combout\,
	datac => \VDU|dispState~32_combout\,
	datad => \VDU|cursorHoriz[3]~30_combout\,
	combout => \VDU|escState.processingAdditionalParams~5_combout\);

-- Location: LCCOMB_X12_Y5_N0
\VDU|display_store~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~47_combout\ = \VDU|dispByteSent~regout\ $ (!\VDU|dispByteWritten~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteSent~regout\,
	datad => \VDU|dispByteWritten~regout\,
	combout => \VDU|display_store~47_combout\);

-- Location: LCCOMB_X12_Y5_N10
\VDU|attInverse~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|attInverse~2_combout\ = (!\VDU|dispState.idle~regout\ & (!\DebounceResetSwitch|o_PinOut~regout\ & ((\VDU|escState.processingAdditionalParams~regout\) # (!\VDU|display_store~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|escState.processingAdditionalParams~regout\,
	datab => \VDU|dispState.idle~regout\,
	datac => \DebounceResetSwitch|o_PinOut~regout\,
	datad => \VDU|display_store~47_combout\,
	combout => \VDU|attInverse~2_combout\);

-- Location: LCCOMB_X9_Y5_N10
\VDU|escState.processingAdditionalParams~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|escState.processingAdditionalParams~6_combout\ = (!\VDU|escState.processingAdditionalParams~5_combout\ & \VDU|attInverse~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|escState.processingAdditionalParams~5_combout\,
	datad => \VDU|attInverse~2_combout\,
	combout => \VDU|escState.processingAdditionalParams~6_combout\);

-- Location: LCFF_X8_Y5_N25
\VDU|escState.waitForLeftBracket\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Equal31~0_combout\,
	ena => \VDU|escState.processingAdditionalParams~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|escState.waitForLeftBracket~regout\);

-- Location: LCCOMB_X9_Y7_N10
\VDU|paramCount[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[0]~3_combout\ = (!\VDU|dispByteLatch\(5) & (\VDU|escState.waitForLeftBracket~regout\ & (\VDU|dispByteLatch\(6) & \VDU|display_store~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(5),
	datab => \VDU|escState.waitForLeftBracket~regout\,
	datac => \VDU|dispByteLatch\(6),
	datad => \VDU|display_store~12_combout\,
	combout => \VDU|paramCount[0]~3_combout\);

-- Location: LCCOMB_X9_Y10_N22
\VDU|paramCount[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[0]~4_combout\ = (!\VDU|paramCount\(0) & (\VDU|paramCount[0]~0_combout\ & ((\VDU|display_store~13_combout\) # (\VDU|param1[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(0),
	datab => \VDU|display_store~13_combout\,
	datac => \VDU|param1[2]~9_combout\,
	datad => \VDU|paramCount[0]~0_combout\,
	combout => \VDU|paramCount[0]~4_combout\);

-- Location: LCCOMB_X9_Y10_N24
\VDU|paramCount[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[0]~5_combout\ = (\VDU|paramCount[2]~2_combout\ & ((\VDU|paramCount[0]~3_combout\) # ((\VDU|paramCount[0]~4_combout\)))) # (!\VDU|paramCount[2]~2_combout\ & (((\VDU|paramCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount[2]~2_combout\,
	datab => \VDU|paramCount[0]~3_combout\,
	datac => \VDU|paramCount\(0),
	datad => \VDU|paramCount[0]~4_combout\,
	combout => \VDU|paramCount[0]~5_combout\);

-- Location: LCFF_X9_Y10_N25
\VDU|paramCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|paramCount[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|paramCount\(0));

-- Location: LCCOMB_X9_Y7_N24
\VDU|display_store~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~14_combout\ = (!\VDU|dispByteLatch\(6) & ((\VDU|paramCount\(1)) # ((\VDU|paramCount\(2)) # (\VDU|paramCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(1),
	datab => \VDU|paramCount\(2),
	datac => \VDU|paramCount\(0),
	datad => \VDU|dispByteLatch\(6),
	combout => \VDU|display_store~14_combout\);

-- Location: LCCOMB_X10_Y6_N14
\VDU|display_store~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~15_combout\ = (!\VDU|dispByteLatch\(7) & (((!\VDU|dispByteLatch\(2) & !\VDU|dispByteLatch\(1))) # (!\VDU|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|dispByteLatch\(2),
	datac => \VDU|dispByteLatch\(7),
	datad => \VDU|dispByteLatch\(1),
	combout => \VDU|display_store~15_combout\);

-- Location: LCCOMB_X9_Y7_N30
\VDU|display_store~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~16_combout\ = (((!\VDU|display_store~15_combout\) # (!\VDU|display_store~14_combout\)) # (!\VDU|dispByteLatch\(4))) # (!\VDU|dispByteLatch\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(5),
	datab => \VDU|dispByteLatch\(4),
	datac => \VDU|display_store~14_combout\,
	datad => \VDU|display_store~15_combout\,
	combout => \VDU|display_store~16_combout\);

-- Location: LCCOMB_X8_Y10_N26
\VDU|param4[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[6]~7_combout\ = (\VDU|paramCount[2]~1_combout\ & ((\VDU|Equal31~0_combout\) # ((\VDU|param4[6]~6_combout\ & !\VDU|display_store~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param4[6]~6_combout\,
	datab => \VDU|display_store~16_combout\,
	datac => \VDU|Equal31~0_combout\,
	datad => \VDU|paramCount[2]~1_combout\,
	combout => \VDU|param4[6]~7_combout\);

-- Location: LCCOMB_X8_Y10_N24
\VDU|param4[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[0]~8_combout\ = (\VDU|param4[6]~7_combout\ & (\VDU|dispByteLatch\(0) & (!\VDU|Equal31~0_combout\))) # (!\VDU|param4[6]~7_combout\ & (((\VDU|param4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(0),
	datab => \VDU|Equal31~0_combout\,
	datac => \VDU|param4\(0),
	datad => \VDU|param4[6]~7_combout\,
	combout => \VDU|param4[0]~8_combout\);

-- Location: LCFF_X8_Y10_N25
\VDU|param4[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(0));

-- Location: LCCOMB_X7_Y9_N20
\VDU|param3[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[0]~6_combout\ = (!\VDU|Equal31~0_combout\ & ((\VDU|display_store~16_combout\ & ((\VDU|param4\(0)))) # (!\VDU|display_store~16_combout\ & (\VDU|dispByteLatch\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~16_combout\,
	datab => \VDU|dispByteLatch\(0),
	datac => \VDU|Equal31~0_combout\,
	datad => \VDU|param4\(0),
	combout => \VDU|param3[0]~6_combout\);

-- Location: LCCOMB_X8_Y9_N24
\VDU|param3[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[0]~9_combout\ = (\VDU|param3[6]~8_combout\ & ((\VDU|param3[0]~6_combout\))) # (!\VDU|param3[6]~8_combout\ & (\VDU|param3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3[6]~8_combout\,
	datac => \VDU|param3\(0),
	datad => \VDU|param3[0]~6_combout\,
	combout => \VDU|param3[0]~9_combout\);

-- Location: LCFF_X8_Y9_N25
\VDU|param3[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(0));

-- Location: LCCOMB_X7_Y9_N22
\VDU|param2[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[0]~6_combout\ = (!\VDU|Equal31~0_combout\ & ((\VDU|display_store~16_combout\ & ((\VDU|param3\(0)))) # (!\VDU|display_store~16_combout\ & (\VDU|dispByteLatch\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~16_combout\,
	datab => \VDU|dispByteLatch\(0),
	datac => \VDU|Equal31~0_combout\,
	datad => \VDU|param3\(0),
	combout => \VDU|param2[0]~6_combout\);

-- Location: LCCOMB_X8_Y9_N26
\VDU|param2[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[0]~9_combout\ = (\VDU|param2[6]~8_combout\ & (\VDU|param2[0]~6_combout\)) # (!\VDU|param2[6]~8_combout\ & ((\VDU|param2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2[0]~6_combout\,
	datac => \VDU|param2\(0),
	datad => \VDU|param2[6]~8_combout\,
	combout => \VDU|param2[0]~9_combout\);

-- Location: LCFF_X8_Y9_N27
\VDU|param2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(0));

-- Location: LCCOMB_X9_Y9_N0
\VDU|param1[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[0]~8_combout\ = (!\VDU|Equal31~0_combout\ & ((\VDU|display_store~16_combout\ & ((\VDU|param2\(0)))) # (!\VDU|display_store~16_combout\ & (\VDU|dispByteLatch\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(0),
	datab => \VDU|param2\(0),
	datac => \VDU|display_store~16_combout\,
	datad => \VDU|Equal31~0_combout\,
	combout => \VDU|param1[0]~8_combout\);

-- Location: LCCOMB_X8_Y9_N20
\VDU|param1[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[0]~12_combout\ = (\VDU|param1[6]~11_combout\ & (\VDU|param1[0]~8_combout\)) # (!\VDU|param1[6]~11_combout\ & ((\VDU|param1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1[0]~8_combout\,
	datac => \VDU|param1\(0),
	datad => \VDU|param1[6]~11_combout\,
	combout => \VDU|param1[0]~12_combout\);

-- Location: LCFF_X8_Y9_N21
\VDU|param1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(0));

-- Location: LCCOMB_X10_Y2_N24
\VDU|Equal47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal47~4_combout\ = (!\VDU|param1\(0) & \VDU|Equal47~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1\(0),
	datad => \VDU|Equal47~2_combout\,
	combout => \VDU|Equal47~4_combout\);

-- Location: LCCOMB_X9_Y6_N28
\VDU|display_store~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~26_combout\ = (\VDU|Equal44~0_combout\ & (\VDU|Equal47~4_combout\ & (\VDU|Equal47~3_combout\ & \VDU|Equal33~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|Equal47~4_combout\,
	datac => \VDU|Equal47~3_combout\,
	datad => \VDU|Equal33~2_combout\,
	combout => \VDU|display_store~26_combout\);

-- Location: LCCOMB_X9_Y6_N14
\VDU|cursorHoriz[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~6_combout\ = (!\VDU|display_store~26_combout\ & (((!\VDU|dispByteLatch\(4)) # (!\VDU|display_store~24_combout\)) # (!\VDU|display_store~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~21_combout\,
	datab => \VDU|display_store~24_combout\,
	datac => \VDU|dispByteLatch\(4),
	datad => \VDU|display_store~26_combout\,
	combout => \VDU|cursorHoriz[3]~6_combout\);

-- Location: LCCOMB_X9_Y6_N10
\VDU|display_store~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~21_combout\ = (\VDU|Equal44~0_combout\ & (\VDU|Equal47~4_combout\ & (!\VDU|dispByteLatch\(3) & \VDU|Equal47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|Equal47~4_combout\,
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|Equal47~3_combout\,
	combout => \VDU|display_store~21_combout\);

-- Location: LCCOMB_X9_Y6_N12
\VDU|display_store~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~20_combout\ = (!\VDU|dispByteLatch\(7) & (\VDU|display_store~11_combout\ & \VDU|dispByteLatch\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(7),
	datac => \VDU|display_store~11_combout\,
	datad => \VDU|dispByteLatch\(4),
	combout => \VDU|display_store~20_combout\);

-- Location: LCCOMB_X8_Y6_N4
\VDU|cursorVert~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~11_combout\ = (\VDU|display_store~19_combout\ & (((!\VDU|display_store~20_combout\) # (!\VDU|display_store~21_combout\)) # (!\VDU|display_store~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~22_combout\,
	datab => \VDU|display_store~21_combout\,
	datac => \VDU|display_store~20_combout\,
	datad => \VDU|display_store~19_combout\,
	combout => \VDU|cursorVert~11_combout\);

-- Location: LCCOMB_X8_Y6_N18
\VDU|paramCount[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[0]~0_combout\ = (\VDU|cursorHoriz[3]~6_combout\ & (\VDU|cursorVert~11_combout\ & \VDU|escState.processingAdditionalParams~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz[3]~6_combout\,
	datac => \VDU|cursorVert~11_combout\,
	datad => \VDU|escState.processingAdditionalParams~2_combout\,
	combout => \VDU|paramCount[0]~0_combout\);

-- Location: LCCOMB_X9_Y10_N30
\VDU|paramCount[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[1]~9_combout\ = (\VDU|Add25~0_combout\ & (\VDU|display_store~13_combout\)) # (!\VDU|Add25~0_combout\ & (!\VDU|display_store~13_combout\ & (\VDU|param1[2]~9_combout\ & \VDU|escState.processingAdditionalParams~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add25~0_combout\,
	datab => \VDU|display_store~13_combout\,
	datac => \VDU|param1[2]~9_combout\,
	datad => \VDU|escState.processingAdditionalParams~7_combout\,
	combout => \VDU|paramCount[1]~9_combout\);

-- Location: LCCOMB_X9_Y10_N8
\VDU|paramCount[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[1]~10_combout\ = (\VDU|paramCount[2]~2_combout\ & (\VDU|paramCount[0]~0_combout\ & ((\VDU|paramCount[1]~9_combout\)))) # (!\VDU|paramCount[2]~2_combout\ & (((\VDU|paramCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount[2]~2_combout\,
	datab => \VDU|paramCount[0]~0_combout\,
	datac => \VDU|paramCount\(1),
	datad => \VDU|paramCount[1]~9_combout\,
	combout => \VDU|paramCount[1]~10_combout\);

-- Location: LCFF_X9_Y10_N9
\VDU|paramCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|paramCount[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|paramCount\(1));

-- Location: LCCOMB_X9_Y6_N16
\VDU|LessThan31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan31~0_combout\ = (\VDU|paramCount\(2)) # ((\VDU|paramCount\(1)) # (\VDU|paramCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(2),
	datab => \VDU|paramCount\(1),
	datad => \VDU|paramCount\(0),
	combout => \VDU|LessThan31~0_combout\);

-- Location: LCCOMB_X9_Y6_N26
\VDU|display_store~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~13_combout\ = (!\VDU|dispByteLatch\(6) & (\VDU|LessThan31~0_combout\ & (\VDU|display_store~12_combout\ & \VDU|dispByteLatch\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(6),
	datab => \VDU|LessThan31~0_combout\,
	datac => \VDU|display_store~12_combout\,
	datad => \VDU|dispByteLatch\(5),
	combout => \VDU|display_store~13_combout\);

-- Location: LCCOMB_X9_Y10_N0
\VDU|paramCount[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[2]~6_combout\ = (\VDU|paramCount\(1) & ((\VDU|paramCount\(0)) # (!\VDU|display_store~13_combout\))) # (!\VDU|paramCount\(1) & (\VDU|paramCount\(0) & !\VDU|display_store~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|paramCount\(1),
	datac => \VDU|paramCount\(0),
	datad => \VDU|display_store~13_combout\,
	combout => \VDU|paramCount[2]~6_combout\);

-- Location: LCCOMB_X9_Y10_N26
\VDU|paramCount[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[2]~7_combout\ = (\VDU|display_store~13_combout\ & (\VDU|paramCount\(2) $ (((\VDU|paramCount[2]~6_combout\))))) # (!\VDU|display_store~13_combout\ & (\VDU|paramCount\(2) & (!\VDU|display_store~31_combout\ & \VDU|paramCount[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(2),
	datab => \VDU|display_store~13_combout\,
	datac => \VDU|display_store~31_combout\,
	datad => \VDU|paramCount[2]~6_combout\,
	combout => \VDU|paramCount[2]~7_combout\);

-- Location: LCCOMB_X9_Y10_N10
\VDU|paramCount[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|paramCount[2]~8_combout\ = (\VDU|paramCount[2]~2_combout\ & (\VDU|paramCount[2]~7_combout\ & ((\VDU|paramCount[0]~0_combout\)))) # (!\VDU|paramCount[2]~2_combout\ & (((\VDU|paramCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount[2]~2_combout\,
	datab => \VDU|paramCount[2]~7_combout\,
	datac => \VDU|paramCount\(2),
	datad => \VDU|paramCount[0]~0_combout\,
	combout => \VDU|paramCount[2]~8_combout\);

-- Location: LCFF_X9_Y10_N11
\VDU|paramCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|paramCount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|paramCount\(2));

-- Location: LCCOMB_X9_Y5_N20
\VDU|param1[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[2]~9_combout\ = (!\VDU|display_store~31_combout\ & ((\VDU|paramCount\(1)) # (\VDU|paramCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|paramCount\(1),
	datab => \VDU|paramCount\(2),
	datac => \VDU|display_store~31_combout\,
	combout => \VDU|param1[2]~9_combout\);

-- Location: LCFF_X9_Y5_N21
\VDU|escState.processingAdditionalParams\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[2]~9_combout\,
	ena => \VDU|escState.processingAdditionalParams~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|escState.processingAdditionalParams~regout\);

-- Location: LCCOMB_X10_Y7_N2
\VDU|dispByteSent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispByteSent~0_combout\ = (!\VDU|escState.processingAdditionalParams~regout\ & (\VDU|dispByteSent~regout\ $ (\VDU|dispByteWritten~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteSent~regout\,
	datac => \VDU|dispByteWritten~regout\,
	datad => \VDU|escState.processingAdditionalParams~regout\,
	combout => \VDU|dispByteSent~0_combout\);

-- Location: LCCOMB_X10_Y7_N18
\VDU|dispByteSent~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispByteSent~1_combout\ = \VDU|dispByteSent~regout\ $ (((!\VDU|dispState.idle~regout\ & (!\DebounceResetSwitch|o_PinOut~regout\ & \VDU|dispByteSent~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \DebounceResetSwitch|o_PinOut~regout\,
	datac => \VDU|dispByteSent~regout\,
	datad => \VDU|dispByteSent~0_combout\,
	combout => \VDU|dispByteSent~1_combout\);

-- Location: LCFF_X10_Y7_N19
\VDU|dispByteSent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispByteSent~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteSent~regout\);

-- Location: LCCOMB_X10_Y7_N16
\VDU|dispByteWritten~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispByteWritten~0_combout\ = !\VDU|dispByteSent~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispByteSent~regout\,
	combout => \VDU|dispByteWritten~0_combout\);

-- Location: LCFF_X10_Y6_N27
\VDU|dispByteWritten\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \VDU|dispByteWritten~0_combout\,
	sload => VCC,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispByteWritten~regout\);

-- Location: LCFF_X18_Y6_N7
\VDU|controlReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~9clkctrl_outclk\,
	sdata => \CPU|Mux79~4_combout\,
	sload => VCC,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|controlReg\(5));

-- Location: LCCOMB_X18_Y6_N6
\VDU|dataOut~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~7_combout\ = (!\VDU|controlReg\(6) & (\VDU|controlReg\(5) & (\VDU|dispByteWritten~regout\ $ (!\VDU|dispByteSent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|controlReg\(6),
	datab => \VDU|dispByteWritten~regout\,
	datac => \VDU|controlReg\(5),
	datad => \VDU|dispByteSent~regout\,
	combout => \VDU|dataOut~7_combout\);

-- Location: LCCOMB_X17_Y5_N10
\VDU|dataOut~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~8_combout\ = (!\CPU|Mux76~1_combout\ & ((\VDU|dataOut~7_combout\) # ((\VDU|Equal7~1_combout\ & \VDU|controlReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux76~1_combout\,
	datab => \VDU|Equal7~1_combout\,
	datac => \VDU|controlReg\(7),
	datad => \VDU|dataOut~7_combout\,
	combout => \VDU|dataOut~8_combout\);

-- Location: LCFF_X17_Y5_N11
\VDU|dataOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~8_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(7));

-- Location: M4K_X23_Y3
\ROM|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"C8DB7BDB3EDA3FD77EBF74CAFE64D76AEBDD7EF7D6B79EC5791F5F77D7AFFDD7FFDF7636F6D7E7F1005FBFFDECD3D76B13DF3BEFD57F54B3AA7388EDB36A4C77BE791BEF05F71FFFBFF57FBE8FDF51EA32BF35FBEABEAAC51AD75E6AC52C62D4B53B68D7FD1BFFD5DFDFFED773F1BB01C0F64D3CAF2FFED1B2DDB6CEA42FE8314EA4ED1E3EBDE57DA9EBEFAC8A57DB6D93CAB0DB794ADE6E2AEDF7DD1668CD434445F2DE0AB96E8A3EF1C80D16ACECE7394B993F38BFFD5DF950000000006D762FCF9FFFBD7932BD7FF2AA4DB6A7A55505F302BFD7FF7BFCDA162ED9CA3FF6CFF55F0C55409D379F7B45F55B9712D68AA7E55CE557DA28DD232ABBAACFFFDDEF",
	mem_init0 => X"3FF6CF5D5DFAFB1C63BFD12A208A00EAAEA9B143FBB6CAE3EDD6F7BEAAAA5BCCDB64897EFDBEEC56F2BC9B26DB71D23386BF3FFF8EB22BE7FFBE98FAA92ADB9CECB7BFFAD8AEFBF1B7364EA7C5FE3DB6D8D52265D9FD7D7BFA8FA7FFDECAE366AAFF91D5744E2F549EAE791DECCB3557FF228B6E7FD7AD777F55A67F7BF3DD74AA927C7FB5FD7557505555C64A7FFF27955DDDD55CCC76AC567B62A5597357777737FD7AF5286DDD951F75758E9B3FAF83C8FDFB5D7413AEAEE5D4EB96A1FFFFBBBB75BFEFB638A74E72EE7E00000000000000044108922449249249249E9F891151211108911114482102912242224DB49B692AFFEEFBFF3BAEAEAAAFAFEEEA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N8
\w_n_ramCS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_n_ramCS~0_combout\ = (\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_n_ramCS~0_combout\);

-- Location: LCCOMB_X17_Y8_N30
\w_cpuDataIn[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[7]~30_combout\ = (\w_n_ramCS~0_combout\ & ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0)))) # (!\w_n_ramCS~0_combout\ & (\io_extSRamData[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[7]~7\,
	datac => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \w_n_ramCS~0_combout\,
	combout => \w_cpuDataIn[7]~30_combout\);

-- Location: LCCOMB_X17_Y8_N24
\w_cpuDataIn[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[7]~31_combout\ = (\w_n_aciaCS~0_combout\ & ((\UART|dataOut\(7)))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[7]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_cpuDataIn[7]~30_combout\,
	datac => \w_n_aciaCS~0_combout\,
	datad => \UART|dataOut\(7),
	combout => \w_cpuDataIn[7]~31_combout\);

-- Location: M4K_X23_Y11
\ROM|altsyncram_component|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001581D4EED3A4D5B9E35FFFFFFFFFFFFC0000000000000000000000000000000000000000001762FEF8F5C8AAB5550DAEBB1AF9B7FD6389D4AEAAAAF57CDAB1752BFFD555D7557D7D577FB5596ADDC590919190C26BA7EF77873627A0998CF1D8F9F2C9B84DCC9C1CD9B36F74D8FBFF7FE7EFF1CE417BCFA3F7EFFCFCF373D1B3F4FBFE97199FDE4F788E424615DBA4CF9CDCF0E3E767E1C3044A5694C9B329791DAEDFBAFBAECFF84E27EFDF9EEEB771FA728364FDF8768EDFDABB1DFB4974CFFE78CCED49084AF3EF3344D930FF3F87DD5B24A9575752AA95D5BABFE7F5FC7DEEAEE1F9F2CFA7776EDE5",
	mem_init0 => X"E9F555BFD5FBE2EDE73BDFF73FEFB7B1DEEAEF5DBDF6F7AAEDDD8C606EFFFFFAEA48B4F7DF7F9E7334DFC2F9B87A60B7E78063BDF7DBDEAAD8065964E464E739AAC67C4F9F3F7CFF3C1C2732B221380147BC3AAEB16EEFDF7DF7DAA9DCBD5513BEFBE7BA7FFEEB1D3A74F4DF2C7BD7D2FD77FFCC64FBB93DD2F94F8BDAB8BF3FBDB67FAA252B751BFF9CBFD94D572BB65B768DB7FDE9CD957CB4DAA85BF2F7CC6B2E2AAA95BC3BA5D9597F378FB357FB76DFB7CD166EDB373FFFEFFCFBE3F2AA3FF5F75DD776B1FBDD540E73E6558AFFBFE5555DF2AAFEEFFE7929FF55EF207AFD7778ABBF5FBF72EABFFF55FCFF5C8E7776768ADB37FF6E75FFFAEDB37B7C6D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y8_N2
\w_cpuDataIn[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[7]~32_combout\ = (\w_cpuDataIn[7]~33_combout\ & ((\w_cpuDataIn[7]~31_combout\ & ((\ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # (!\w_cpuDataIn[7]~31_combout\ & 
-- (\ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (!\w_cpuDataIn[7]~33_combout\ & (((\w_cpuDataIn[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuDataIn[7]~33_combout\,
	datab => \ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datac => \w_cpuDataIn[7]~31_combout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	combout => \w_cpuDataIn[7]~32_combout\);

-- Location: LCCOMB_X17_Y8_N0
\CPU|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux45~1_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(7))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[7]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datac => \VDU|dataOut\(7),
	datad => \w_cpuDataIn[7]~32_combout\,
	combout => \CPU|Mux45~1_combout\);

-- Location: LCCOMB_X17_Y8_N26
\CPU|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux45~2_combout\ = (\CPU|mcode|Mux110~27_combout\ & ((\CPU|ABC\(7)) # ((\CPU|mcode|Mux109~11_combout\)))) # (!\CPU|mcode|Mux110~27_combout\ & (((!\CPU|mcode|Mux109~11_combout\ & \CPU|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(7),
	datab => \CPU|mcode|Mux110~27_combout\,
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|Mux45~1_combout\,
	combout => \CPU|Mux45~2_combout\);

-- Location: LCCOMB_X17_Y8_N28
\CPU|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux45~3_combout\ = (\CPU|mcode|Mux109~11_combout\ & ((\CPU|Mux45~2_combout\ & (\CPU|Y\(7))) # (!\CPU|Mux45~2_combout\ & ((\CPU|X\(7)))))) # (!\CPU|mcode|Mux109~11_combout\ & (((\CPU|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Y\(7),
	datab => \CPU|X\(7),
	datac => \CPU|mcode|Mux109~11_combout\,
	datad => \CPU|Mux45~2_combout\,
	combout => \CPU|Mux45~3_combout\);

-- Location: LCCOMB_X17_Y8_N18
\CPU|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux45~4_combout\ = (\CPU|Mux45~0_combout\) # ((!\CPU|mcode|Mux108~2_combout\ & \CPU|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux108~2_combout\,
	datac => \CPU|Mux45~0_combout\,
	datad => \CPU|Mux45~3_combout\,
	combout => \CPU|Mux45~4_combout\);

-- Location: LCCOMB_X17_Y8_N20
\CPU|BusA_r[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BusA_r[7]~feeder_combout\ = \CPU|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|Mux45~4_combout\,
	combout => \CPU|BusA_r[7]~feeder_combout\);

-- Location: LCFF_X17_Y8_N21
\CPU|BusA_r[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|BusA_r[7]~feeder_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BusA_r\(7));

-- Location: LCCOMB_X25_Y7_N24
\CPU|alu|Q_t~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Q_t~6_combout\ = (\CPU|BusA_r\(7) & \CPU|BusB\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|BusA_r\(7),
	datad => \CPU|BusB\(7),
	combout => \CPU|alu|Q_t~6_combout\);

-- Location: LCCOMB_X24_Y9_N4
\CPU|alu|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Add4~0_combout\ = \CPU|alu|Add3~6_combout\ $ (((\CPU|alu|Add3~2_combout\) # (\CPU|alu|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~2_combout\,
	datab => \CPU|alu|Add3~4_combout\,
	datad => \CPU|alu|Add3~6_combout\,
	combout => \CPU|alu|Add4~0_combout\);

-- Location: LCCOMB_X25_Y9_N18
\CPU|alu|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~7_combout\ = (!\CPU|ALU_Op_r\(1) & ((\CPU|BusB\(7)) # (\CPU|BusA_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datac => \CPU|BusB\(7),
	datad => \CPU|BusA_r\(7),
	combout => \CPU|alu|Mux0~7_combout\);

-- Location: LCCOMB_X25_Y9_N8
\CPU|alu|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~15_combout\ = (\CPU|ALU_Op_r\(0) & ((\CPU|ALU_Op_r\(1) & (\CPU|P\(3))) # (!\CPU|ALU_Op_r\(1) & ((\CPU|alu|Mux0~7_combout\))))) # (!\CPU|ALU_Op_r\(0) & (((\CPU|alu|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|P\(3),
	datab => \CPU|alu|Mux0~7_combout\,
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|ALU_Op_r\(1),
	combout => \CPU|alu|Mux0~15_combout\);

-- Location: LCCOMB_X25_Y9_N4
\CPU|alu|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~8_combout\ = (\CPU|alu|Mux0~5_combout\ & ((\CPU|alu|Add3~6_combout\) # ((\CPU|alu|Mux0~15_combout\ & \CPU|alu|process_0~1_combout\)))) # (!\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add3~6_combout\,
	datab => \CPU|alu|Mux0~15_combout\,
	datac => \CPU|alu|process_0~1_combout\,
	datad => \CPU|alu|Mux0~5_combout\,
	combout => \CPU|alu|Mux0~8_combout\);

-- Location: LCCOMB_X25_Y9_N10
\CPU|alu|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~9_combout\ = (\CPU|alu|Mux0~8_combout\ & (((\CPU|alu|Add4~0_combout\) # (!\CPU|alu|Mux1~12_combout\)))) # (!\CPU|alu|Mux0~8_combout\ & (\CPU|alu|Q_t~7_combout\ & ((\CPU|alu|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Q_t~7_combout\,
	datab => \CPU|alu|Add4~0_combout\,
	datac => \CPU|alu|Mux0~8_combout\,
	datad => \CPU|alu|Mux1~12_combout\,
	combout => \CPU|alu|Mux0~9_combout\);

-- Location: LCCOMB_X25_Y9_N20
\CPU|alu|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~10_combout\ = (\CPU|ALU_Op_r\(3) & (((!\CPU|alu|Mux0~4_combout\ & \CPU|alu|Mux0~9_combout\)))) # (!\CPU|ALU_Op_r\(3) & ((\CPU|BusA_r\(6)) # ((\CPU|alu|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(3),
	datab => \CPU|BusA_r\(6),
	datac => \CPU|alu|Mux0~4_combout\,
	datad => \CPU|alu|Mux0~9_combout\,
	combout => \CPU|alu|Mux0~10_combout\);

-- Location: LCCOMB_X25_Y9_N12
\CPU|alu|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux7~5_combout\ = (\CPU|ALU_Op_r\(0) & \CPU|P\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|ALU_Op_r\(0),
	datad => \CPU|P\(0),
	combout => \CPU|alu|Mux7~5_combout\);

-- Location: LCCOMB_X25_Y9_N30
\CPU|alu|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~11_combout\ = (\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux0~10_combout\ & ((\CPU|alu|Mux7~5_combout\))) # (!\CPU|alu|Mux0~10_combout\ & (\CPU|alu|Q_t~6_combout\)))) # (!\CPU|alu|Mux0~4_combout\ & (((\CPU|alu|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~4_combout\,
	datab => \CPU|alu|Q_t~6_combout\,
	datac => \CPU|alu|Mux0~10_combout\,
	datad => \CPU|alu|Mux7~5_combout\,
	combout => \CPU|alu|Mux0~11_combout\);

-- Location: LCCOMB_X14_Y9_N4
\CPU|S[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[7]~5_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux0~11_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~14_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Mux0~11_combout\,
	combout => \CPU|S[7]~5_combout\);

-- Location: LCCOMB_X14_Y6_N16
\CPU|DL~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~8_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|S[7]~5_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAL[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datac => \CPU|S[7]~5_combout\,
	datad => \CPU|BAL[7]~5_combout\,
	combout => \CPU|DL~8_combout\);

-- Location: LCFF_X14_Y6_N17
\CPU|DL[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~8_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(7));

-- Location: LCCOMB_X15_Y7_N24
\CPU|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add5~16_combout\ = \CPU|Add5~15\ $ (!\CPU|DL\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU|DL\(7),
	cin => \CPU|Add5~15\,
	combout => \CPU|Add5~16_combout\);

-- Location: LCCOMB_X21_Y6_N30
\CPU|Break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Break~0_combout\ = (\CPU|mcode|Mux37~2_combout\ & (\CPU|IR\(3) & ((\CPU|mcode|Mux110~2_combout\) # (\CPU|mcode|Mux118~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux37~2_combout\,
	datab => \CPU|IR\(3),
	datac => \CPU|mcode|Mux110~2_combout\,
	datad => \CPU|mcode|Mux118~5_combout\,
	combout => \CPU|Break~0_combout\);

-- Location: LCCOMB_X21_Y6_N24
\CPU|Break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Break~1_combout\ = (\CPU|Break~0_combout\) # ((\CPU|mcode|Mux120~0_combout\ & \CPU|mcode|Mux37~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Break~0_combout\,
	datac => \CPU|mcode|Mux120~0_combout\,
	datad => \CPU|mcode|Mux37~3_combout\,
	combout => \CPU|Break~1_combout\);

-- Location: LCCOMB_X15_Y7_N30
\CPU|Break~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Break~3_combout\ = (\CPU|Break~2_combout\ & ((\CPU|Break~1_combout\) # ((!\CPU|Add5~16_combout\ & !\CPU|mcode|Mux124~0_combout\)))) # (!\CPU|Break~2_combout\ & (!\CPU|Add5~16_combout\ & ((!\CPU|mcode|Mux124~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Break~2_combout\,
	datab => \CPU|Add5~16_combout\,
	datac => \CPU|Break~1_combout\,
	datad => \CPU|mcode|Mux124~0_combout\,
	combout => \CPU|Break~3_combout\);

-- Location: LCCOMB_X12_Y7_N16
\CPU|MCycle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|MCycle~0_combout\ = (\CPU|Break~3_combout\) # (((\CPU|Equal14~0_combout\ & !\CPU|Equal14~1_combout\)) # (!\CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal14~0_combout\,
	datab => \CPU|Break~3_combout\,
	datac => \CPU|MCycle\(0),
	datad => \CPU|Equal14~1_combout\,
	combout => \CPU|MCycle~0_combout\);

-- Location: LCFF_X12_Y7_N17
\CPU|MCycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|MCycle~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|MCycle\(0));

-- Location: LCCOMB_X12_Y7_N30
\CPU|MCycle~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|MCycle~2_combout\ = (!\CPU|process_3~0_combout\ & (\CPU|MCycle\(2) $ (((\CPU|MCycle\(1) & !\CPU|MCycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(2),
	datad => \CPU|process_3~0_combout\,
	combout => \CPU|MCycle~2_combout\);

-- Location: LCFF_X12_Y7_N31
\CPU|MCycle[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|MCycle~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|MCycle\(2));

-- Location: LCCOMB_X19_Y7_N26
\CPU|mcode|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux37~4_combout\ = (!\CPU|MCycle\(2) & (!\CPU|MCycle\(1) & \CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux37~4_combout\);

-- Location: LCCOMB_X24_Y7_N20
\CPU|mcode|Mux142~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux142~1_combout\ = (\CPU|IR\(1) & (!\CPU|mcode|Mux62~1_combout\ & ((!\CPU|IR\(0)) # (!\CPU|mcode|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux37~4_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|mcode|Mux62~1_combout\,
	combout => \CPU|mcode|Mux142~1_combout\);

-- Location: LCCOMB_X24_Y7_N24
\CPU|mcode|Mux142~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux142~3_combout\ = (!\CPU|mcode|Mux142~1_combout\ & (((!\CPU|mcode|Mux142~2_combout\ & !\CPU|Equal9~6_combout\)) # (!\CPU|Equal9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal9~5_combout\,
	datab => \CPU|mcode|Mux142~2_combout\,
	datac => \CPU|mcode|Mux142~1_combout\,
	datad => \CPU|Equal9~6_combout\,
	combout => \CPU|mcode|Mux142~3_combout\);

-- Location: LCFF_X24_Y7_N25
\CPU|ALU_Op_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|mcode|Mux142~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ALU_Op_r\(3));

-- Location: LCCOMB_X25_Y8_N30
\CPU|alu|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux0~4_combout\ = (\CPU|ALU_Op_r\(1) & (!\CPU|ALU_Op_r\(3))) # (!\CPU|ALU_Op_r\(1) & (\CPU|ALU_Op_r\(3) & \CPU|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|ALU_Op_r\(0),
	combout => \CPU|alu|Mux0~4_combout\);

-- Location: LCCOMB_X24_Y8_N30
\CPU|alu|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|process_0~0_combout\ = (\CPU|alu|Add0~8_combout\) # ((\CPU|alu|Add0~6_combout\ & ((\CPU|alu|Add0~2_combout\) # (\CPU|alu|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~6_combout\,
	datab => \CPU|alu|Add0~8_combout\,
	datac => \CPU|alu|Add0~2_combout\,
	datad => \CPU|alu|Add0~4_combout\,
	combout => \CPU|alu|process_0~0_combout\);

-- Location: LCCOMB_X24_Y8_N24
\CPU|alu|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~0_combout\ = (\CPU|ALU_Op_r\(1) & (((\CPU|P\(3) & \CPU|alu|process_0~0_combout\)) # (!\CPU|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ALU_Op_r\(1),
	datab => \CPU|ALU_Op_r\(0),
	datac => \CPU|P\(3),
	datad => \CPU|alu|process_0~0_combout\,
	combout => \CPU|alu|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y8_N6
\CPU|alu|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~2_combout\ = (!\CPU|alu|Mux0~5_combout\ & ((\CPU|BusA_r\(1) & ((!\CPU|alu|Mux6~0_combout\) # (!\CPU|BusB\(1)))) # (!\CPU|BusA_r\(1) & (\CPU|BusB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(1),
	datab => \CPU|BusB\(1),
	datac => \CPU|alu|Mux0~5_combout\,
	datad => \CPU|alu|Mux6~0_combout\,
	combout => \CPU|alu|Mux6~2_combout\);

-- Location: LCCOMB_X25_Y8_N28
\CPU|alu|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~3_combout\ = (\CPU|alu|Mux6~2_combout\) # ((\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Add0~2_combout\ $ (\CPU|alu|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~2_combout\,
	datab => \CPU|alu|Mux6~0_combout\,
	datac => \CPU|alu|Mux0~5_combout\,
	datad => \CPU|alu|Mux6~2_combout\,
	combout => \CPU|alu|Mux6~3_combout\);

-- Location: LCCOMB_X25_Y8_N14
\CPU|alu|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~4_combout\ = (\CPU|alu|Mux0~4_combout\ & (!\CPU|ALU_Op_r\(3))) # (!\CPU|alu|Mux0~4_combout\ & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux6~3_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|BusA_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux0~4_combout\,
	datab => \CPU|ALU_Op_r\(3),
	datac => \CPU|BusA_r\(0),
	datad => \CPU|alu|Mux6~3_combout\,
	combout => \CPU|alu|Mux6~4_combout\);

-- Location: LCCOMB_X25_Y8_N4
\CPU|alu|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux6~5_combout\ = (\CPU|alu|Mux0~4_combout\ & ((\CPU|alu|Mux6~4_combout\ & ((\CPU|BusA_r\(2)))) # (!\CPU|alu|Mux6~4_combout\ & (\CPU|alu|Q_t~2_combout\)))) # (!\CPU|alu|Mux0~4_combout\ & (((\CPU|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Q_t~2_combout\,
	datab => \CPU|alu|Mux0~4_combout\,
	datac => \CPU|alu|Mux6~4_combout\,
	datad => \CPU|BusA_r\(2),
	combout => \CPU|alu|Mux6~5_combout\);

-- Location: LCCOMB_X14_Y9_N6
\CPU|S[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[1]~0_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux6~5_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux6~8_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Mux6~5_combout\,
	combout => \CPU|S[1]~0_combout\);

-- Location: LCFF_X14_Y9_N7
\CPU|S[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|S[1]~0_combout\,
	sdata => \CPU|Add2~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux116~1_combout\,
	ena => \CPU|S[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|S\(1));

-- Location: LCCOMB_X18_Y8_N20
\CPU|Mux83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux83~0_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|PC\(1)) # ((\CPU|Write_Data_r\(0))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|S\(1) & !\CPU|Write_Data_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(1),
	datab => \CPU|S\(1),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux83~0_combout\);

-- Location: LCCOMB_X18_Y8_N6
\CPU|Mux83~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux83~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux83~0_combout\ & (\CPU|PC\(9))) # (!\CPU|Mux83~0_combout\ & ((\CPU|P\(1)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux83~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(9),
	datab => \CPU|Write_Data_r\(0),
	datac => \CPU|Mux83~0_combout\,
	datad => \CPU|P\(1),
	combout => \CPU|Mux83~1_combout\);

-- Location: LCCOMB_X14_Y6_N0
\CPU|Mux83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux83~2_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|ABC\(1)) # (\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & (\CPU|DL\(1) & ((!\CPU|Write_Data_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(1),
	datab => \CPU|ABC\(1),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux83~2_combout\);

-- Location: LCCOMB_X14_Y6_N12
\CPU|Mux83~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux83~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux83~2_combout\ & ((\CPU|Y\(1)))) # (!\CPU|Mux83~2_combout\ & (\CPU|X\(1))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux83~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(1),
	datab => \CPU|Y\(1),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Mux83~2_combout\,
	combout => \CPU|Mux83~3_combout\);

-- Location: LCCOMB_X18_Y6_N4
\CPU|Mux83~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux83~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux83~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux83~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux83~1_combout\,
	datad => \CPU|Mux83~3_combout\,
	combout => \CPU|Mux83~4_combout\);

-- Location: LCCOMB_X18_Y11_N30
\comb~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \comb~7\ = LCELL((\w_cpuClk~regout\) # ((!\w_n_aciaCS~0_combout\) # (!\CPU|R_W_n_i~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuClk~regout\,
	datac => \CPU|R_W_n_i~regout\,
	datad => \w_n_aciaCS~0_combout\,
	combout => \comb~7\);

-- Location: LCCOMB_X18_Y11_N28
\UART|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|process_1~0_combout\ = (!\CPU|Mux76~1_combout\ & (\CPU|Mux83~4_combout\ & (\CPU|Mux84~4_combout\ & !\comb~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux76~1_combout\,
	datab => \CPU|Mux83~4_combout\,
	datac => \CPU|Mux84~4_combout\,
	datad => \comb~7\,
	combout => \UART|process_1~0_combout\);

-- Location: LCFF_X18_Y11_N29
\UART|func_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|func_reset~regout\);

-- Location: LCFF_X20_Y11_N1
\UART|rxReadPointer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[0]~8_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(0));

-- Location: LCCOMB_X20_Y11_N2
\UART|rxReadPointer[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxReadPointer[1]~10_combout\ = (\UART|rxReadPointer\(1) & (!\UART|rxReadPointer[0]~9\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxReadPointer[0]~9\) # (GND)))
-- \UART|rxReadPointer[1]~11\ = CARRY((!\UART|rxReadPointer[0]~9\) # (!\UART|rxReadPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxReadPointer\(1),
	datad => VCC,
	cin => \UART|rxReadPointer[0]~9\,
	combout => \UART|rxReadPointer[1]~10_combout\,
	cout => \UART|rxReadPointer[1]~11\);

-- Location: LCFF_X20_Y11_N3
\UART|rxReadPointer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[1]~10_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(1));

-- Location: LCFF_X20_Y11_N5
\UART|rxReadPointer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|rxReadPointer[2]~12_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|LessThan3~1_combout\,
	ena => \UART|rxReadPointer[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxReadPointer\(2));

-- Location: LCFF_X21_Y9_N17
\UART|rxBuffer~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~42_regout\);

-- Location: LCFF_X20_Y9_N29
\UART|rxBuffer~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~106_regout\);

-- Location: LCCOMB_X21_Y9_N16
\UART|rxBuffer~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~198_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2)) # ((\UART|rxBuffer~106_regout\)))) # (!\UART|rxReadPointer\(3) & (!\UART|rxReadPointer\(2) & (\UART|rxBuffer~42_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~42_regout\,
	datad => \UART|rxBuffer~106_regout\,
	combout => \UART|rxBuffer~198_combout\);

-- Location: LCCOMB_X22_Y8_N30
\UART|rxBuffer~74feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~74feeder_combout\ = \UART|rxCurrentByteBuffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(5),
	combout => \UART|rxBuffer~74feeder_combout\);

-- Location: LCFF_X22_Y8_N31
\UART|rxBuffer~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~74feeder_combout\,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~74_regout\);

-- Location: LCCOMB_X21_Y8_N20
\UART|rxBuffer~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~199_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~198_combout\ & (\UART|rxBuffer~138_regout\)) # (!\UART|rxBuffer~198_combout\ & ((\UART|rxBuffer~74_regout\))))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~138_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~198_combout\,
	datad => \UART|rxBuffer~74_regout\,
	combout => \UART|rxBuffer~199_combout\);

-- Location: LCCOMB_X22_Y8_N20
\UART|rxBuffer~58feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~58feeder_combout\ = \UART|rxCurrentByteBuffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(5),
	combout => \UART|rxBuffer~58feeder_combout\);

-- Location: LCFF_X22_Y8_N21
\UART|rxBuffer~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~58feeder_combout\,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~58_regout\);

-- Location: LCFF_X20_Y10_N3
\UART|rxBuffer~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~122_regout\);

-- Location: LCFF_X21_Y10_N5
\UART|rxBuffer~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~26_regout\);

-- Location: LCFF_X20_Y10_N1
\UART|rxBuffer~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~90_regout\);

-- Location: LCCOMB_X20_Y10_N0
\UART|rxBuffer~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~191_combout\ = (\UART|rxReadPointer\(2) & (((\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~90_regout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~26_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~26_regout\,
	datac => \UART|rxBuffer~90_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~191_combout\);

-- Location: LCCOMB_X20_Y8_N14
\UART|rxBuffer~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~192_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~191_combout\ & ((\UART|rxBuffer~122_regout\))) # (!\UART|rxBuffer~191_combout\ & (\UART|rxBuffer~58_regout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~58_regout\,
	datac => \UART|rxBuffer~122_regout\,
	datad => \UART|rxBuffer~191_combout\,
	combout => \UART|rxBuffer~192_combout\);

-- Location: LCFF_X19_Y9_N19
\UART|rxBuffer~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~130_regout\);

-- Location: LCFF_X19_Y11_N23
\UART|rxBuffer~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~66_regout\);

-- Location: LCFF_X19_Y11_N9
\UART|rxBuffer~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~34_regout\);

-- Location: LCCOMB_X19_Y11_N8
\UART|rxBuffer~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~193_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~66_regout\) # ((\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~34_regout\ & !\UART|rxReadPointer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~66_regout\,
	datac => \UART|rxBuffer~34_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~193_combout\);

-- Location: LCCOMB_X19_Y9_N18
\UART|rxBuffer~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~194_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~193_combout\ & ((\UART|rxBuffer~130_regout\))) # (!\UART|rxBuffer~193_combout\ & (\UART|rxBuffer~98_regout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~98_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~130_regout\,
	datad => \UART|rxBuffer~193_combout\,
	combout => \UART|rxBuffer~194_combout\);

-- Location: LCFF_X19_Y10_N23
\UART|rxBuffer~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~82_regout\);

-- Location: LCFF_X19_Y9_N13
\UART|rxBuffer~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~114_regout\);

-- Location: LCFF_X20_Y9_N31
\UART|rxBuffer~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~18_regout\);

-- Location: LCFF_X21_Y8_N3
\UART|rxBuffer~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(5),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~50_regout\);

-- Location: LCCOMB_X20_Y9_N30
\UART|rxBuffer~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~195_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3)) # ((\UART|rxBuffer~50_regout\)))) # (!\UART|rxReadPointer\(2) & (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~18_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~18_regout\,
	datad => \UART|rxBuffer~50_regout\,
	combout => \UART|rxBuffer~195_combout\);

-- Location: LCCOMB_X19_Y9_N12
\UART|rxBuffer~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~196_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~195_combout\ & ((\UART|rxBuffer~114_regout\))) # (!\UART|rxBuffer~195_combout\ & (\UART|rxBuffer~82_regout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~82_regout\,
	datac => \UART|rxBuffer~114_regout\,
	datad => \UART|rxBuffer~195_combout\,
	combout => \UART|rxBuffer~196_combout\);

-- Location: LCCOMB_X20_Y8_N12
\UART|rxBuffer~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~197_combout\ = (\UART|rxReadPointer\(0) & (\UART|rxReadPointer\(1))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~194_combout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~194_combout\,
	datad => \UART|rxBuffer~196_combout\,
	combout => \UART|rxBuffer~197_combout\);

-- Location: LCCOMB_X20_Y8_N18
\UART|rxBuffer~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~200_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~197_combout\ & (\UART|rxBuffer~199_combout\)) # (!\UART|rxBuffer~197_combout\ & ((\UART|rxBuffer~192_combout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~199_combout\,
	datac => \UART|rxBuffer~192_combout\,
	datad => \UART|rxBuffer~197_combout\,
	combout => \UART|rxBuffer~200_combout\);

-- Location: LCCOMB_X12_Y8_N26
\UART|dataOut~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~6_combout\ = (\CPU|Mux76~1_combout\ & \UART|rxBuffer~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~200_combout\,
	combout => \UART|dataOut~6_combout\);

-- Location: LCFF_X12_Y8_N27
\UART|dataOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~6_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(5));

-- Location: M4K_X23_Y10
\ROM|altsyncram_component|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F8FF8F2C0F741B986B4046F3B58BFFFFFFFFFFC48027E003C7C041F8008204001004068090002222043F87FDBBEFBF9C6944DA033DB0FFC0163E4C0028A0B5187FF7CE60525D310F2043C3C0347F42FF37441F5754D6DC6F87FFD07C614D90100CCBF9EFD7CFDFCFFF5BD1DFB36FFEFFCB66E6BFFFFDD5F7AD3FA0BFF61DDACFFFEBF3FFDB95E9E9B43F71FF83398D9BB5B8DEBCA8EB4FAE3FED1E35C2A148407BE08FD3F371F163264BB06C3675EBD5AC9A4F1537A2B7D3F547F8FFBFAAB8F52CF77B696EB746BA988F87BAEEA5FB9B5EAB7C6F9F3A63C66661C70C98892F54399774F5A9FB96F736F23FEC588C",
	mem_init0 => X"DB6DAD2A9DB37AFDE56BF4B7E96DEB5DAD6D755FEB45AD6D4BBB8EC00E5F7DF9FE6DD2B2CB7FF77F679FA5FF3A766DBDE24933FB4756B5B50FFBEFBC4435EF7BD4F6FDFFFB77FFF97E1EC154DD00A55507BE988CF1E6675D75D75FFFC99F7F32FBEFBD30D77763D93264DDDF3A769396B8FBFB85BEEABBB7A29D29E2F2BE1FD37DFF87CF996D0EC74B8A3BFDE9D6E3E57E49FB7FD5A87FD8DC97D596FD68507DCEA7B3116A82081F7356BFD05863AF7367FF7AFB136DBEB787CDDA59EDA7DBE5BB0FA30940DDEB758FCB58DEBCDA843F35D63AF9EB53D388299FEF00200AE5BC2933389F7E8E9DA3423BAA0F550F5FEF8889498927922127B08A6E93F93F058E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y11
\ROM|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"EA493FFFCFBE35D6342BDFEBA7B877A2CDAEB31F7382F77569880ADA930D99FF551F4AA3670EBC4751583299ADB296CB1A7BB320DF0AF278C43188F279224EBF86FD8687A6035C9232969F682A7AF3A0FA0673893C74FCC3A3832FCE718C7902E37E6F57EC387BC5FAFF57067BDDBF09C4FD0C3E3F38C7F0F8DFFFF2E6AD79B140FFFF0A06BDF92DC2A5CDDFCB1F56DB64EDF6DB7CBDFE46BB8E0406063EFEF5C19E6320221C8DA8A031EAEFDD154084214FDFD63EDF7B5E1D4008420041ED573AE1B421692B3E41417327FD7F0A8CD8961EF841414384ACB7079DFFE5417FC057FFEF048FF9E17D7FE72D106A86DEE0F2554AD144BF82DFD7F36639F1085A0F",
	mem_init0 => X"E96ECF6C2C301B8FF3F0F9A0A838ECA49E0FDDC9023EC9E9FD0FB99A0A23E825249C8D473A38E7F62C8DF3924935DF1AD0BBC141829B13B8282B1B03BD2AC997CED0421658CA82BC937F647ECADBBFFA49496BA8FE6BD752CF76355BCD595DE9A86EFDE43073B24FF493CF616AB74ABC17CF3CAD3B9221247A7E206B52D04D2703F21C8EF9806A292F63997AC1FFFFE15C54EAC44AFA2951E79671AAFF2269EC2E6C1767CB46AFFEFADBBBB4E7FB87B0A76A9FB6FBEF9A01FDFCC5046F7B2AE5937E6FEFF7CACA210042307E00012040030000044108020000000000001C0F001010000000000000000000000000000B3C9EFBFEEEAAFBFB3AFEEBFEEABBEEFB",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N12
\w_cpuDataIn[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[5]~26_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\)) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_ramCS~0_combout\,
	datab => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	combout => \w_cpuDataIn[5]~26_combout\);

-- Location: LCCOMB_X12_Y8_N6
\w_cpuDataIn[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[5]~27_combout\ = (\w_n_aciaCS~0_combout\ & (((\UART|dataOut\(5))))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[5]~38_combout\ & ((\w_cpuDataIn[5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuDataIn[5]~38_combout\,
	datab => \UART|dataOut\(5),
	datac => \w_n_aciaCS~0_combout\,
	datad => \w_cpuDataIn[5]~26_combout\,
	combout => \w_cpuDataIn[5]~27_combout\);

-- Location: LCCOMB_X10_Y8_N10
\CPU|BAL[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[5]~3_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(5))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[5]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dataOut\(5),
	datab => \w_n_VDUCS~0_combout\,
	datad => \w_cpuDataIn[5]~27_combout\,
	combout => \CPU|BAL[5]~3_combout\);

-- Location: LCFF_X17_Y9_N25
\CPU|IR[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[5]~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(5));

-- Location: LCCOMB_X17_Y4_N16
\CPU|mcode|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux62~1_combout\ = (\CPU|IR\(7) & (!\CPU|IR\(6) & !\CPU|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(6),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux62~1_combout\);

-- Location: LCCOMB_X19_Y6_N0
\CPU|mcode|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux47~1_combout\ = (\CPU|IR\(7) & (\CPU|IR\(3))) # (!\CPU|IR\(7) & ((\CPU|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|IR\(3),
	datac => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux47~1_combout\);

-- Location: LCCOMB_X19_Y6_N2
\CPU|mcode|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux47~2_combout\ = (\CPU|mcode|Mux47~1_combout\ & ((\CPU|IR\(3)) # (\CPU|IR\(5) $ (\CPU|MCycle\(0))))) # (!\CPU|mcode|Mux47~1_combout\ & (((\CPU|IR\(5)) # (\CPU|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux47~1_combout\,
	datac => \CPU|IR\(5),
	datad => \CPU|MCycle\(0),
	combout => \CPU|mcode|Mux47~2_combout\);

-- Location: LCCOMB_X19_Y6_N22
\CPU|mcode|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux47~0_combout\ = (\CPU|IR\(6) & ((\CPU|IR\(4) $ (\CPU|IR\(1))) # (!\CPU|IR\(3)))) # (!\CPU|IR\(6) & (((\CPU|IR\(4)) # (\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(4),
	datac => \CPU|IR\(6),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux47~0_combout\);

-- Location: LCCOMB_X19_Y6_N16
\CPU|mcode|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux47~3_combout\ = (\CPU|mcode|Mux105~2_combout\ & (!\CPU|mcode|Mux47~2_combout\ & (!\CPU|MCycle\(2) & !\CPU|mcode|Mux47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~2_combout\,
	datab => \CPU|mcode|Mux47~2_combout\,
	datac => \CPU|MCycle\(2),
	datad => \CPU|mcode|Mux47~0_combout\,
	combout => \CPU|mcode|Mux47~3_combout\);

-- Location: LCCOMB_X19_Y6_N8
\CPU|mcode|Mux143~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux143~4_combout\ = (\CPU|IR\(0) & (\CPU|mcode|Mux62~1_combout\)) # (!\CPU|IR\(0) & ((\CPU|mcode|Mux47~3_combout\) # ((\CPU|mcode|Mux62~1_combout\ & !\CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|Mux62~1_combout\,
	datac => \CPU|mcode|Mux47~3_combout\,
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux143~4_combout\);

-- Location: LCCOMB_X19_Y6_N6
\CPU|mcode|Mux116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux116~0_combout\ = (!\CPU|IR\(0) & \CPU|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux116~0_combout\);

-- Location: LCCOMB_X19_Y6_N26
\CPU|mcode|Mux101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux101~0_combout\ = (!\CPU|IR\(4) & ((\CPU|mcode|Mux47~3_combout\ & (!\CPU|mcode|Mux62~1_combout\)) # (!\CPU|mcode|Mux47~3_combout\ & (\CPU|mcode|Mux62~1_combout\ & \CPU|mcode|Mux116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux47~3_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|Mux62~1_combout\,
	datad => \CPU|mcode|Mux116~0_combout\,
	combout => \CPU|mcode|Mux101~0_combout\);

-- Location: LCCOMB_X19_Y6_N28
\CPU|mcode|Mux101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux101~1_combout\ = (\CPU|IR\(0) & (((\CPU|mcode|Mux62~1_combout\)))) # (!\CPU|IR\(0) & (!\CPU|IR\(1) & (\CPU|mcode|Mux62~1_combout\ $ (\CPU|mcode|Mux101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(1),
	datab => \CPU|mcode|Mux62~1_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|mcode|Mux101~0_combout\,
	combout => \CPU|mcode|Mux101~1_combout\);

-- Location: LCCOMB_X19_Y6_N4
\CPU|Write_Data_r[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Write_Data_r[0]~0_combout\ = (\CPU|IR\(3) & (\CPU|mcode|Mux143~4_combout\)) # (!\CPU|IR\(3) & ((\CPU|mcode|Mux101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux143~4_combout\,
	datad => \CPU|mcode|Mux101~1_combout\,
	combout => \CPU|Write_Data_r[0]~0_combout\);

-- Location: LCCOMB_X19_Y6_N14
\CPU|mcode|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux10~2_combout\ = (\CPU|mcode|Mux62~1_combout\ & ((\CPU|IR\(0)) # (!\CPU|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|mcode|Mux62~1_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux10~2_combout\);

-- Location: LCFF_X19_Y6_N5
\CPU|Write_Data_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|Write_Data_r[0]~0_combout\,
	sdata => \CPU|mcode|Mux10~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|IR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Write_Data_r\(0));

-- Location: LCCOMB_X18_Y8_N22
\CPU|Mux78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux78~0_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|PC\(6)) # ((\CPU|Write_Data_r\(0))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|S\(6) & !\CPU|Write_Data_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(6),
	datab => \CPU|S\(6),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux78~0_combout\);

-- Location: LCCOMB_X18_Y8_N4
\CPU|Mux78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux78~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux78~0_combout\ & (\CPU|PC\(14))) # (!\CPU|Mux78~0_combout\ & ((\CPU|P\(6)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(14),
	datab => \CPU|Write_Data_r\(0),
	datac => \CPU|P\(6),
	datad => \CPU|Mux78~0_combout\,
	combout => \CPU|Mux78~1_combout\);

-- Location: LCCOMB_X14_Y6_N10
\CPU|DL~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~6_combout\ = (\CPU|mcode|Mux123~4_combout\ & ((\CPU|S[6]~4_combout\))) # (!\CPU|mcode|Mux123~4_combout\ & (\CPU|BAL[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAL[6]~4_combout\,
	datac => \CPU|mcode|Mux123~4_combout\,
	datad => \CPU|S[6]~4_combout\,
	combout => \CPU|DL~6_combout\);

-- Location: LCFF_X14_Y6_N11
\CPU|DL[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(6));

-- Location: LCCOMB_X20_Y6_N2
\CPU|Mux78~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux78~2_combout\ = (\CPU|Write_Data_r\(1) & (((\CPU|Write_Data_r\(0))))) # (!\CPU|Write_Data_r\(1) & ((\CPU|Write_Data_r\(0) & (\CPU|ABC\(6))) # (!\CPU|Write_Data_r\(0) & ((\CPU|DL\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|ABC\(6),
	datab => \CPU|DL\(6),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux78~2_combout\);

-- Location: LCCOMB_X18_Y8_N18
\CPU|Mux78~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux78~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux78~2_combout\ & ((\CPU|Y\(6)))) # (!\CPU|Mux78~2_combout\ & (\CPU|X\(6))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|X\(6),
	datab => \CPU|Y\(6),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Mux78~2_combout\,
	combout => \CPU|Mux78~3_combout\);

-- Location: LCCOMB_X18_Y8_N16
\CPU|Mux78~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux78~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux78~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux78~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux78~1_combout\,
	datad => \CPU|Mux78~3_combout\,
	combout => \CPU|Mux78~4_combout\);

-- Location: LCFF_X18_Y8_N29
\UART|controlReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	sdata => \CPU|Mux78~4_combout\,
	sload => VCC,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|controlReg\(6));

-- Location: LCFF_X17_Y6_N19
\UART|controlReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	sdata => \CPU|Mux79~4_combout\,
	sload => VCC,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|controlReg\(5));

-- Location: LCCOMB_X17_Y7_N20
\UART|txState.dataBit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txState.dataBit~0_combout\ = !\UART|txState.idle~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txState.idle~regout\,
	combout => \UART|txState.dataBit~0_combout\);

-- Location: LCCOMB_X19_Y7_N0
\UART|txClockCount[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[0]~6_combout\ = \UART|txClockCount\(0) $ (VCC)
-- \UART|txClockCount[0]~7\ = CARRY(\UART|txClockCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txClockCount\(0),
	datad => VCC,
	combout => \UART|txClockCount[0]~6_combout\,
	cout => \UART|txClockCount[0]~7\);

-- Location: LCCOMB_X19_Y7_N18
\UART|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal7~0_combout\ = (\UART|txClockCount\(3) & (\UART|txClockCount\(0) & (\UART|txClockCount\(2) & \UART|txClockCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txClockCount\(3),
	datab => \UART|txClockCount\(0),
	datac => \UART|txClockCount\(2),
	datad => \UART|txClockCount\(1),
	combout => \UART|Equal7~0_combout\);

-- Location: LCCOMB_X19_Y7_N28
\UART|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Selector25~0_combout\ = (!\UART|txClockCount\(5) & (\UART|txState.dataBit~regout\ & (!\UART|txClockCount\(4) & \UART|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txClockCount\(5),
	datab => \UART|txState.dataBit~regout\,
	datac => \UART|txClockCount\(4),
	datad => \UART|Equal7~0_combout\,
	combout => \UART|Selector25~0_combout\);

-- Location: LCCOMB_X18_Y7_N10
\UART|txd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txd~1_combout\ = (\UART|Selector25~0_combout\) # (!\UART|txState.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART|txState.idle~regout\,
	datad => \UART|Selector25~0_combout\,
	combout => \UART|txd~1_combout\);

-- Location: LCCOMB_X17_Y7_N14
\UART|txState.idle~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txState.idle~1_combout\ = (\BaudRateGen|o_serialEn~regout\ & ((\UART|txState.idle~regout\) # (\UART|txByteSent~regout\ $ (\UART|txByteWritten~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|o_serialEn~regout\,
	datab => \UART|txByteSent~regout\,
	datac => \UART|txState.idle~regout\,
	datad => \UART|txByteWritten~regout\,
	combout => \UART|txState.idle~1_combout\);

-- Location: LCCOMB_X18_Y7_N30
\UART|txClockCount[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[0]~8_combout\ = (\UART|txState.idle~1_combout\ & ((!\UART|txState.stopBit~regout\) # (!\UART|Equal7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|Equal7~1_combout\,
	datac => \UART|txState.stopBit~regout\,
	datad => \UART|txState.idle~1_combout\,
	combout => \UART|txClockCount[0]~8_combout\);

-- Location: LCFF_X19_Y7_N1
\UART|txClockCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[0]~6_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(0));

-- Location: LCCOMB_X19_Y7_N2
\UART|txClockCount[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[1]~9_combout\ = (\UART|txClockCount\(1) & (!\UART|txClockCount[0]~7\)) # (!\UART|txClockCount\(1) & ((\UART|txClockCount[0]~7\) # (GND)))
-- \UART|txClockCount[1]~10\ = CARRY((!\UART|txClockCount[0]~7\) # (!\UART|txClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|txClockCount\(1),
	datad => VCC,
	cin => \UART|txClockCount[0]~7\,
	combout => \UART|txClockCount[1]~9_combout\,
	cout => \UART|txClockCount[1]~10\);

-- Location: LCFF_X19_Y7_N3
\UART|txClockCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[1]~9_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(1));

-- Location: LCCOMB_X19_Y7_N4
\UART|txClockCount[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txClockCount[2]~11_combout\ = (\UART|txClockCount\(2) & (\UART|txClockCount[1]~10\ $ (GND))) # (!\UART|txClockCount\(2) & (!\UART|txClockCount[1]~10\ & VCC))
-- \UART|txClockCount[2]~12\ = CARRY((\UART|txClockCount\(2) & !\UART|txClockCount[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|txClockCount\(2),
	datad => VCC,
	cin => \UART|txClockCount[1]~10\,
	combout => \UART|txClockCount[2]~11_combout\,
	cout => \UART|txClockCount[2]~12\);

-- Location: LCFF_X19_Y7_N5
\UART|txClockCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[2]~11_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(2));

-- Location: LCFF_X19_Y7_N9
\UART|txClockCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txClockCount[4]~15_combout\,
	aclr => \UART|func_reset~regout\,
	sclr => \UART|txd~1_combout\,
	ena => \UART|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txClockCount\(4));

-- Location: LCCOMB_X19_Y7_N24
\UART|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal7~1_combout\ = (!\UART|txClockCount\(5) & (!\UART|txClockCount\(4) & \UART|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txClockCount\(5),
	datac => \UART|txClockCount\(4),
	datad => \UART|Equal7~0_combout\,
	combout => \UART|Equal7~1_combout\);

-- Location: LCCOMB_X18_Y7_N8
\UART|txState.idle~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txState.idle~2_combout\ = (\UART|txState.idle~1_combout\ & (((!\UART|txState.idle~0_combout\ & \UART|Equal7~1_combout\)) # (!\UART|txState.idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txState.idle~0_combout\,
	datab => \UART|Equal7~1_combout\,
	datac => \UART|txState.idle~regout\,
	datad => \UART|txState.idle~1_combout\,
	combout => \UART|txState.idle~2_combout\);

-- Location: LCFF_X18_Y7_N25
\UART|txState.dataBit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|txState.dataBit~0_combout\,
	aclr => \UART|func_reset~regout\,
	sload => VCC,
	ena => \UART|txState.idle~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txState.dataBit~regout\);

-- Location: LCFF_X18_Y7_N31
\UART|txState.stopBit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|txState.dataBit~regout\,
	aclr => \UART|func_reset~regout\,
	sload => VCC,
	ena => \UART|txState.idle~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txState.stopBit~regout\);

-- Location: LCCOMB_X17_Y7_N30
\UART|txState.idle~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txState.idle~3_combout\ = !\UART|txState.stopBit~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|txState.stopBit~regout\,
	combout => \UART|txState.idle~3_combout\);

-- Location: LCFF_X18_Y7_N9
\UART|txState.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|txState.idle~3_combout\,
	aclr => \UART|func_reset~regout\,
	sload => VCC,
	ena => \UART|txState.idle~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txState.idle~regout\);

-- Location: LCCOMB_X17_Y11_N24
\UART|txByteSent~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txByteSent~1_combout\ = (\BaudRateGen|o_serialEn~regout\ & ((\UART|txState.idle~regout\ & (\UART|txByteSent~regout\)) # (!\UART|txState.idle~regout\ & ((\UART|txByteWritten~regout\))))) # (!\BaudRateGen|o_serialEn~regout\ & 
-- (((\UART|txByteSent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BaudRateGen|o_serialEn~regout\,
	datab => \UART|txState.idle~regout\,
	datac => \UART|txByteSent~regout\,
	datad => \UART|txByteWritten~regout\,
	combout => \UART|txByteSent~1_combout\);

-- Location: LCFF_X17_Y11_N25
\UART|txByteSent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txByteSent~1_combout\,
	aclr => \UART|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteSent~regout\);

-- Location: LCCOMB_X17_Y7_N12
\UART|txByteWritten~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txByteWritten~0_combout\ = !\UART|txByteSent~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|txByteSent~regout\,
	combout => \UART|txByteWritten~0_combout\);

-- Location: LCFF_X17_Y7_N13
\UART|txByteWritten\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	datain => \UART|txByteWritten~0_combout\,
	ena => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txByteWritten~regout\);

-- Location: LCCOMB_X17_Y6_N18
\UART|dataOut~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~9_combout\ = (!\UART|controlReg\(6) & (\UART|controlReg\(5) & (\UART|txByteSent~regout\ $ (!\UART|txByteWritten~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txByteSent~regout\,
	datab => \UART|controlReg\(6),
	datac => \UART|controlReg\(5),
	datad => \UART|txByteWritten~regout\,
	combout => \UART|dataOut~9_combout\);

-- Location: LCCOMB_X19_Y7_N20
\UART|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal0~1_combout\ = (\UART|rxReadPointer\(3) & (\UART|rxInPointer\(3) & (\UART|rxInPointer\(2) $ (!\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & (!\UART|rxInPointer\(3) & (\UART|rxInPointer\(2) $ (!\UART|rxReadPointer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxInPointer\(3),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxReadPointer\(2),
	combout => \UART|Equal0~1_combout\);

-- Location: LCFF_X18_Y8_N15
\UART|controlReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~7clkctrl_outclk\,
	sdata => \CPU|Mux77~4_combout\,
	sload => VCC,
	ena => \CPU|ALT_INV_Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|controlReg\(7));

-- Location: LCCOMB_X18_Y8_N14
\UART|dataOut~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~8_combout\ = (\UART|controlReg\(7) & (((!\UART|Equal0~2_combout\) # (!\UART|Equal0~1_combout\)) # (!\UART|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Equal0~0_combout\,
	datab => \UART|Equal0~1_combout\,
	datac => \UART|controlReg\(7),
	datad => \UART|Equal0~2_combout\,
	combout => \UART|dataOut~8_combout\);

-- Location: LCFF_X19_Y9_N27
\UART|rxBuffer~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~132_regout\);

-- Location: LCFF_X19_Y10_N1
\UART|rxBuffer~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~100_regout\);

-- Location: LCFF_X19_Y11_N31
\UART|rxBuffer~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~36_regout\);

-- Location: LCCOMB_X19_Y11_N30
\UART|rxBuffer~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~211_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~100_regout\) # ((\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~36_regout\ & !\UART|rxReadPointer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~100_regout\,
	datac => \UART|rxBuffer~36_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~211_combout\);

-- Location: LCCOMB_X19_Y9_N26
\UART|rxBuffer~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~212_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~211_combout\ & ((\UART|rxBuffer~132_regout\))) # (!\UART|rxBuffer~211_combout\ & (\UART|rxBuffer~68_regout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~68_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~132_regout\,
	datad => \UART|rxBuffer~211_combout\,
	combout => \UART|rxBuffer~212_combout\);

-- Location: LCFF_X20_Y9_N13
\UART|rxBuffer~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~108_regout\);

-- Location: LCCOMB_X20_Y7_N20
\UART|rxBuffer~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~251_combout\ = (\UART|rxInPointer\(0) & (\UART|rxInPointer\(1) & (\UART|rxInPointer\(2) & \UART|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(0),
	datab => \UART|rxInPointer\(1),
	datac => \UART|rxInPointer\(2),
	datad => \UART|rxInPointer\(3),
	combout => \UART|rxBuffer~251_combout\);

-- Location: LCCOMB_X21_Y9_N0
\UART|rxBuffer~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~252_combout\ = (!\UART|func_reset~regout\ & (\UART|rxBuffer~251_combout\ & \UART|rxInPointer[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|func_reset~regout\,
	datac => \UART|rxBuffer~251_combout\,
	datad => \UART|rxInPointer[0]~14_combout\,
	combout => \UART|rxBuffer~252_combout\);

-- Location: LCFF_X21_Y9_N13
\UART|rxBuffer~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~140_regout\);

-- Location: LCCOMB_X22_Y8_N26
\UART|rxBuffer~76feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~76feeder_combout\ = \UART|rxCurrentByteBuffer\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(7),
	combout => \UART|rxBuffer~76feeder_combout\);

-- Location: LCFF_X22_Y8_N27
\UART|rxBuffer~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~76feeder_combout\,
	ena => \UART|rxBuffer~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~76_regout\);

-- Location: LCFF_X21_Y9_N11
\UART|rxBuffer~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~44_regout\);

-- Location: LCCOMB_X21_Y9_N10
\UART|rxBuffer~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~218_combout\ = (\UART|rxReadPointer\(3) & (((\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2) & (\UART|rxBuffer~76_regout\)) # (!\UART|rxReadPointer\(2) & ((\UART|rxBuffer~44_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~76_regout\,
	datac => \UART|rxBuffer~44_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~218_combout\);

-- Location: LCCOMB_X21_Y9_N12
\UART|rxBuffer~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~219_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~218_combout\ & ((\UART|rxBuffer~140_regout\))) # (!\UART|rxBuffer~218_combout\ & (\UART|rxBuffer~108_regout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~108_regout\,
	datac => \UART|rxBuffer~140_regout\,
	datad => \UART|rxBuffer~218_combout\,
	combout => \UART|rxBuffer~219_combout\);

-- Location: LCFF_X19_Y9_N21
\UART|rxBuffer~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~116_regout\);

-- Location: LCFF_X20_Y9_N7
\UART|rxBuffer~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~20_regout\);

-- Location: LCFF_X19_Y10_N15
\UART|rxBuffer~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~84_regout\);

-- Location: LCCOMB_X20_Y9_N6
\UART|rxBuffer~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~215_combout\ = (\UART|rxReadPointer\(2) & (\UART|rxReadPointer\(3))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~84_regout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~20_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~20_regout\,
	datad => \UART|rxBuffer~84_regout\,
	combout => \UART|rxBuffer~215_combout\);

-- Location: LCCOMB_X19_Y9_N20
\UART|rxBuffer~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~216_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~215_combout\ & ((\UART|rxBuffer~116_regout\))) # (!\UART|rxBuffer~215_combout\ & (\UART|rxBuffer~52_regout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~52_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~116_regout\,
	datad => \UART|rxBuffer~215_combout\,
	combout => \UART|rxBuffer~216_combout\);

-- Location: LCFF_X20_Y10_N7
\UART|rxBuffer~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~124_regout\);

-- Location: LCFF_X21_Y10_N3
\UART|rxBuffer~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~28_regout\);

-- Location: LCCOMB_X21_Y10_N2
\UART|rxBuffer~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~213_combout\ = (\UART|rxReadPointer\(3) & (((\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2) & (\UART|rxBuffer~60_regout\)) # (!\UART|rxReadPointer\(2) & ((\UART|rxBuffer~28_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~60_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~28_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~213_combout\);

-- Location: LCCOMB_X20_Y10_N6
\UART|rxBuffer~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~214_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~213_combout\ & ((\UART|rxBuffer~124_regout\))) # (!\UART|rxBuffer~213_combout\ & (\UART|rxBuffer~92_regout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~92_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~124_regout\,
	datad => \UART|rxBuffer~213_combout\,
	combout => \UART|rxBuffer~214_combout\);

-- Location: LCCOMB_X19_Y8_N18
\UART|rxBuffer~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~217_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1)) # ((\UART|rxBuffer~214_combout\)))) # (!\UART|rxReadPointer\(0) & (!\UART|rxReadPointer\(1) & (\UART|rxBuffer~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxReadPointer\(1),
	datac => \UART|rxBuffer~216_combout\,
	datad => \UART|rxBuffer~214_combout\,
	combout => \UART|rxBuffer~217_combout\);

-- Location: LCCOMB_X19_Y8_N24
\UART|rxBuffer~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~220_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~217_combout\ & ((\UART|rxBuffer~219_combout\))) # (!\UART|rxBuffer~217_combout\ & (\UART|rxBuffer~212_combout\)))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~212_combout\,
	datac => \UART|rxBuffer~219_combout\,
	datad => \UART|rxBuffer~217_combout\,
	combout => \UART|rxBuffer~220_combout\);

-- Location: LCCOMB_X18_Y8_N24
\UART|dataOut~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~10_combout\ = (\CPU|Mux76~1_combout\ & (((\UART|rxBuffer~220_combout\)))) # (!\CPU|Mux76~1_combout\ & ((\UART|dataOut~9_combout\) # ((\UART|dataOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux76~1_combout\,
	datab => \UART|dataOut~9_combout\,
	datac => \UART|dataOut~8_combout\,
	datad => \UART|rxBuffer~220_combout\,
	combout => \UART|dataOut~10_combout\);

-- Location: LCFF_X18_Y8_N25
\UART|dataOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~10_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(7));

-- Location: LCCOMB_X17_Y8_N10
\CPU|BAL[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[7]~11_combout\ = (\w_cpuDataIn[7]~14_combout\ & ((\UART|dataOut\(7)))) # (!\w_cpuDataIn[7]~14_combout\ & (\io_extSRamData[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[7]~7\,
	datac => \w_cpuDataIn[7]~14_combout\,
	datad => \UART|dataOut\(7),
	combout => \CPU|BAL[7]~11_combout\);

-- Location: LCCOMB_X17_Y9_N16
\CPU|BAL[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[7]~12_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(7))) # (!\w_n_VDUCS~0_combout\ & ((\ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_n_VDUCS~0_combout\,
	datac => \VDU|dataOut\(7),
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \CPU|BAL[7]~12_combout\);

-- Location: LCCOMB_X17_Y9_N10
\CPU|BAL[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[7]~13_combout\ = (\w_n_VDUCS~0_combout\ & (((\CPU|BAL[7]~12_combout\)))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[7]~14_combout\ & (\ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (!\w_cpuDataIn[7]~14_combout\ & 
-- ((\CPU|BAL[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datab => \ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \CPU|BAL[7]~12_combout\,
	datad => \w_cpuDataIn[7]~14_combout\,
	combout => \CPU|BAL[7]~13_combout\);

-- Location: LCCOMB_X17_Y9_N0
\CPU|BAL[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[7]~5_combout\ = (\w_cpuDataIn[7]~33_combout\ & (((\CPU|BAL[7]~13_combout\)))) # (!\w_cpuDataIn[7]~33_combout\ & ((\w_n_VDUCS~0_combout\ & ((\CPU|BAL[7]~13_combout\))) # (!\w_n_VDUCS~0_combout\ & (\CPU|BAL[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuDataIn[7]~33_combout\,
	datab => \CPU|BAL[7]~11_combout\,
	datac => \w_n_VDUCS~0_combout\,
	datad => \CPU|BAL[7]~13_combout\,
	combout => \CPU|BAL[7]~5_combout\);

-- Location: LCFF_X17_Y9_N21
\CPU|IR[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[7]~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(7));

-- Location: LCCOMB_X19_Y4_N28
\CPU|mcode|Mux142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux142~0_combout\ = (!\CPU|IR\(4) & !\CPU|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(4),
	datad => \CPU|IR\(7),
	combout => \CPU|mcode|Mux142~0_combout\);

-- Location: LCCOMB_X19_Y4_N30
\CPU|mcode|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux62~0_combout\ = (!\CPU|IR\(6) & !\CPU|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(6),
	datac => \CPU|IR\(5),
	combout => \CPU|mcode|Mux62~0_combout\);

-- Location: LCCOMB_X19_Y4_N0
\CPU|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Equal7~0_combout\ = (((\CPU|IR\(1)) # (!\CPU|mcode|Mux62~0_combout\)) # (!\CPU|mcode|Mux142~0_combout\)) # (!\CPU|mcode|Mux105~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux105~3_combout\,
	datab => \CPU|mcode|Mux142~0_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux62~0_combout\,
	combout => \CPU|Equal7~0_combout\);

-- Location: LCCOMB_X14_Y12_N8
\CPU|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~0_combout\ = (\CPU|BAL\(8) & (\CPU|BAH\(0) $ (VCC))) # (!\CPU|BAL\(8) & (\CPU|BAH\(0) & VCC))
-- \CPU|Add9~1\ = CARRY((\CPU|BAL\(8) & \CPU|BAH\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(8),
	datab => \CPU|BAH\(0),
	datad => VCC,
	combout => \CPU|Add9~0_combout\,
	cout => \CPU|Add9~1\);

-- Location: LCCOMB_X14_Y12_N28
\CPU|Add9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~19_combout\ = (\CPU|Add9~0_combout\) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Equal7~0_combout\,
	datac => \CPU|Add9~0_combout\,
	combout => \CPU|Add9~19_combout\);

-- Location: LCFF_X14_Y12_N3
\CPU|BAH[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAH[0]~feeder_combout\,
	sdata => \CPU|Add9~19_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux122~2_combout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(0));

-- Location: LCCOMB_X14_Y12_N10
\CPU|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~2_combout\ = (\CPU|BAH\(1) & (!\CPU|Add9~1\)) # (!\CPU|BAH\(1) & ((\CPU|Add9~1\) # (GND)))
-- \CPU|Add9~3\ = CARRY((!\CPU|Add9~1\) # (!\CPU|BAH\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(1),
	datad => VCC,
	cin => \CPU|Add9~1\,
	combout => \CPU|Add9~2_combout\,
	cout => \CPU|Add9~3\);

-- Location: LCCOMB_X19_Y8_N22
\CPU|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~20_combout\ = (\CPU|Add9~2_combout\) # (!\CPU|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datac => \CPU|Add9~2_combout\,
	combout => \CPU|Add9~20_combout\);

-- Location: LCFF_X19_Y8_N7
\CPU|BAH[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|BAH[1]~feeder_combout\,
	sdata => \CPU|Add9~20_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux122~2_combout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(1));

-- Location: LCCOMB_X14_Y12_N14
\CPU|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~6_combout\ = (\CPU|BAH\(3) & (!\CPU|Add9~5\)) # (!\CPU|BAH\(3) & ((\CPU|Add9~5\) # (GND)))
-- \CPU|Add9~7\ = CARRY((!\CPU|Add9~5\) # (!\CPU|BAH\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU|BAH\(3),
	datad => VCC,
	cin => \CPU|Add9~5\,
	combout => \CPU|Add9~6_combout\,
	cout => \CPU|Add9~7\);

-- Location: LCCOMB_X13_Y10_N14
\CPU|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~22_combout\ = (\CPU|mcode|Mux122~2_combout\ & (((\CPU|Add9~6_combout\)) # (!\CPU|Equal7~0_combout\))) # (!\CPU|mcode|Mux122~2_combout\ & (((\CPU|BAL[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datab => \CPU|Add9~6_combout\,
	datac => \CPU|BAL[3]~1_combout\,
	datad => \CPU|mcode|Mux122~2_combout\,
	combout => \CPU|Add9~22_combout\);

-- Location: LCFF_X13_Y10_N15
\CPU|BAH[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~22_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(3));

-- Location: LCCOMB_X13_Y11_N10
\CPU|Add9~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~23_combout\ = (\CPU|mcode|Mux122~2_combout\ & (((\CPU|Add9~8_combout\)) # (!\CPU|Equal7~0_combout\))) # (!\CPU|mcode|Mux122~2_combout\ & (((\CPU|BAL[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Equal7~0_combout\,
	datab => \CPU|Add9~8_combout\,
	datac => \CPU|BAL[4]~2_combout\,
	datad => \CPU|mcode|Mux122~2_combout\,
	combout => \CPU|Add9~23_combout\);

-- Location: LCFF_X13_Y11_N11
\CPU|BAH[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~23_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(4));

-- Location: LCCOMB_X13_Y11_N14
\CPU|Mux64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux64~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(4),
	combout => \CPU|Mux64~1_combout\);

-- Location: LCCOMB_X13_Y11_N22
\CPU|Mux64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux64~0_combout\ = (!\CPU|Set_Addr_To_r\(0) & \CPU|PC\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|PC\(12),
	combout => \CPU|Mux64~0_combout\);

-- Location: LCCOMB_X13_Y11_N18
\CPU|Mux64\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux64~combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Mux64~1_combout\)) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux64~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Set_Addr_To_r\(1),
	datac => \CPU|Mux64~1_combout\,
	datad => \CPU|Mux64~0_combout\,
	combout => \CPU|Mux64~combout\);

-- Location: LCFF_X12_Y8_N31
\ROM|altsyncram_component|auto_generated|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \CPU|Mux64~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ROM|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X13_Y9_N8
\w_cpuDataIn[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[7]~14_combout\ = (\w_n_aciaCS~0_combout\) # ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & \w_n_ramCS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \w_n_aciaCS~0_combout\,
	datad => \w_n_ramCS~0_combout\,
	combout => \w_cpuDataIn[7]~14_combout\);

-- Location: LCCOMB_X17_Y8_N16
\w_cpuDataIn[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[7]~33_combout\ = (\CPU|Mux62~combout\ & (\CPU|Mux61~combout\ & (!\w_n_aciaCS~0_combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux62~combout\,
	datab => \CPU|Mux61~combout\,
	datac => \w_n_aciaCS~0_combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_cpuDataIn[7]~33_combout\);

-- Location: LCCOMB_X13_Y9_N10
\CPU|BAH[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[0]~2_combout\ = (\w_cpuDataIn[7]~33_combout\ & ((\ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (!\w_cpuDataIn[7]~33_combout\ & (\io_extSRamData[0]~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[0]~0\,
	datac => \w_cpuDataIn[7]~33_combout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \CPU|BAH[0]~2_combout\);

-- Location: LCCOMB_X13_Y7_N22
\CPU|BAH[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[0]~0_combout\ = (\w_cpuDataIn[7]~14_combout\ & (\CPU|BAH[0]~4_combout\)) # (!\w_cpuDataIn[7]~14_combout\ & ((\w_n_VDUCS~0_combout\ & (\CPU|BAH[0]~4_combout\)) # (!\w_n_VDUCS~0_combout\ & ((\CPU|BAH[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAH[0]~4_combout\,
	datab => \w_cpuDataIn[7]~14_combout\,
	datac => \w_n_VDUCS~0_combout\,
	datad => \CPU|BAH[0]~2_combout\,
	combout => \CPU|BAH[0]~0_combout\);

-- Location: LCFF_X13_Y7_N25
\CPU|IR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	sdata => \CPU|BAH[0]~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(0));

-- Location: LCCOMB_X14_Y10_N28
\CPU|mcode|Mux98~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~6_combout\ = (\CPU|IR\(0) & (\CPU|mcode|Mux37~3_combout\ & !\CPU|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|IR\(0),
	datac => \CPU|mcode|Mux37~3_combout\,
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux98~6_combout\);

-- Location: LCCOMB_X14_Y10_N30
\CPU|mcode|Mux118~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~11_combout\ = (\CPU|mcode|Set_Addr_To~0_combout\ & \CPU|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Set_Addr_To~0_combout\,
	datac => \CPU|IR\(2),
	combout => \CPU|mcode|Mux118~11_combout\);

-- Location: LCCOMB_X24_Y6_N20
\CPU|mcode|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|process_0~1_combout\ = (\CPU|IR\(3) & \CPU|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|IR\(3),
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|process_0~1_combout\);

-- Location: LCCOMB_X24_Y6_N30
\CPU|mcode|Mux124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~1_combout\ = (\CPU|mcode|process_0~1_combout\ & ((\CPU|mcode|process_0~2_combout\ & (\CPU|IR\(5))) # (!\CPU|mcode|process_0~2_combout\ & ((\CPU|MCycle\(0)))))) # (!\CPU|mcode|process_0~1_combout\ & (((\CPU|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|MCycle\(0),
	datac => \CPU|mcode|process_0~1_combout\,
	datad => \CPU|mcode|process_0~2_combout\,
	combout => \CPU|mcode|Mux124~1_combout\);

-- Location: LCCOMB_X24_Y6_N12
\CPU|mcode|Mux124~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux124~2_combout\ = (!\CPU|IR\(0) & (!\CPU|MCycle\(2) & (\CPU|MCycle\(1) & \CPU|mcode|Mux124~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|Mux124~1_combout\,
	combout => \CPU|mcode|Mux124~2_combout\);

-- Location: LCCOMB_X14_Y10_N2
\CPU|mcode|Mux118~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~7_combout\ = (\CPU|IR\(2) & ((\CPU|mcode|Mux124~2_combout\) # ((\CPU|mcode|Set_Addr_To~0_combout\ & \CPU|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Set_Addr_To~0_combout\,
	datab => \CPU|IR\(0),
	datac => \CPU|IR\(2),
	datad => \CPU|mcode|Mux124~2_combout\,
	combout => \CPU|mcode|Mux118~7_combout\);

-- Location: LCCOMB_X14_Y10_N14
\CPU|mcode|Mux98~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~5_combout\ = (\CPU|IR\(3) & ((\CPU|IR\(1) & (\CPU|mcode|Mux118~11_combout\)) # (!\CPU|IR\(1) & ((\CPU|mcode|Mux118~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux118~11_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux118~7_combout\,
	combout => \CPU|mcode|Mux98~5_combout\);

-- Location: LCCOMB_X14_Y10_N4
\CPU|mcode|Mux98~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~12_combout\ = (\CPU|mcode|Mux98~5_combout\) # ((!\CPU|IR\(2) & ((\CPU|mcode|Mux98~11_combout\) # (\CPU|mcode|Mux98~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux98~11_combout\,
	datab => \CPU|mcode|Mux98~6_combout\,
	datac => \CPU|mcode|Mux98~5_combout\,
	datad => \CPU|IR\(2),
	combout => \CPU|mcode|Mux98~12_combout\);

-- Location: LCCOMB_X17_Y4_N12
\CPU|mcode|Mux98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~1_combout\ = (!\CPU|MCycle\(2) & ((\CPU|MCycle\(1) & (\CPU|MCycle\(0) & \CPU|IR\(5))) # (!\CPU|MCycle\(1) & (!\CPU|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(1),
	datab => \CPU|MCycle\(0),
	datac => \CPU|MCycle\(2),
	datad => \CPU|IR\(5),
	combout => \CPU|mcode|Mux98~1_combout\);

-- Location: LCCOMB_X14_Y4_N4
\CPU|mcode|Mux98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~0_combout\ = (!\CPU|MCycle\(2) & (\CPU|IR\(0) & \CPU|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(2),
	datac => \CPU|IR\(0),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux98~0_combout\);

-- Location: LCCOMB_X14_Y4_N14
\CPU|mcode|Mux98~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~2_combout\ = (\CPU|mcode|Mux98~0_combout\) # ((\CPU|mcode|Mux116~0_combout\ & (\CPU|mcode|Mux98~1_combout\ & \CPU|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux116~0_combout\,
	datab => \CPU|mcode|Mux98~1_combout\,
	datac => \CPU|mcode|Mux98~0_combout\,
	datad => \CPU|IR\(6),
	combout => \CPU|mcode|Mux98~2_combout\);

-- Location: LCCOMB_X14_Y4_N26
\CPU|mcode|Write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Write~0_combout\ = (\CPU|MCycle\(2) & (!\CPU|MCycle\(1) & \CPU|mcode|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(2),
	datac => \CPU|MCycle\(1),
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Write~0_combout\);

-- Location: LCCOMB_X14_Y4_N20
\CPU|mcode|Mux98~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~3_combout\ = (\CPU|IR\(2) & ((\CPU|mcode|Mux74~0_combout\) # ((\CPU|mcode|Write~0_combout\)))) # (!\CPU|IR\(2) & (((\CPU|mcode|Mux98~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux74~0_combout\,
	datab => \CPU|IR\(2),
	datac => \CPU|mcode|Mux98~2_combout\,
	datad => \CPU|mcode|Write~0_combout\,
	combout => \CPU|mcode|Mux98~3_combout\);

-- Location: LCCOMB_X17_Y5_N20
\CPU|mcode|Mux98~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux98~4_combout\ = (\CPU|IR\(3) & ((\CPU|mcode|Mux98~3_combout\) # ((!\CPU|mcode|Mux75~0_combout\ & \CPU|mcode|Mux120~0_combout\)))) # (!\CPU|IR\(3) & (!\CPU|mcode|Mux75~0_combout\ & ((\CPU|mcode|Mux120~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|mcode|Mux75~0_combout\,
	datac => \CPU|mcode|Mux98~3_combout\,
	datad => \CPU|mcode|Mux120~0_combout\,
	combout => \CPU|mcode|Mux98~4_combout\);

-- Location: LCCOMB_X14_Y10_N0
\CPU|Set_Addr_To_r~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~6_combout\ = (!\CPU|Break~3_combout\ & ((\CPU|IR\(4) & ((\CPU|mcode|Mux98~4_combout\))) # (!\CPU|IR\(4) & (\CPU|mcode|Mux98~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Break~3_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|Mux98~12_combout\,
	datad => \CPU|mcode|Mux98~4_combout\,
	combout => \CPU|Set_Addr_To_r~6_combout\);

-- Location: LCFF_X14_Y10_N1
\CPU|Set_Addr_To_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Set_Addr_To_r~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Set_Addr_To_r\(0));

-- Location: LCCOMB_X14_Y12_N30
\CPU|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Add9~12_combout\ = (\CPU|mcode|Mux122~2_combout\ & ((\CPU|Add9~10_combout\) # ((!\CPU|Equal7~0_combout\)))) # (!\CPU|mcode|Mux122~2_combout\ & (((\CPU|BAL[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Add9~10_combout\,
	datab => \CPU|mcode|Mux122~2_combout\,
	datac => \CPU|Equal7~0_combout\,
	datad => \CPU|BAL[5]~3_combout\,
	combout => \CPU|Add9~12_combout\);

-- Location: LCFF_X14_Y12_N31
\CPU|BAH[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Add9~12_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|BAH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|BAH\(5));

-- Location: LCCOMB_X15_Y10_N30
\CPU|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux63~1_combout\ = (\CPU|Set_Addr_To_r\(0) & \CPU|BAH\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|BAH\(5),
	combout => \CPU|Mux63~1_combout\);

-- Location: LCCOMB_X15_Y10_N24
\CPU|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux63~0_combout\ = (\CPU|PC\(13) & !\CPU|Set_Addr_To_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(13),
	datac => \CPU|Set_Addr_To_r\(0),
	combout => \CPU|Mux63~0_combout\);

-- Location: LCCOMB_X15_Y10_N6
\CPU|Mux63\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux63~combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Mux63~1_combout\)) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Mux63~1_combout\,
	datac => \CPU|Set_Addr_To_r\(1),
	datad => \CPU|Mux63~0_combout\,
	combout => \CPU|Mux63~combout\);

-- Location: LCCOMB_X15_Y9_N14
\w_cpuDataIn[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[4]~34_combout\ = (\io_extSRamData[4]~4\) # ((\CPU|Mux61~combout\ & (\CPU|Mux63~combout\ & \CPU|Mux62~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux61~combout\,
	datab => \CPU|Mux63~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \io_extSRamData[4]~4\,
	combout => \w_cpuDataIn[4]~34_combout\);

-- Location: LCFF_X22_Y8_N13
\UART|rxBuffer~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~57_regout\);

-- Location: LCFF_X21_Y8_N5
\UART|rxBuffer~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~65_regout\);

-- Location: LCFF_X21_Y8_N31
\UART|rxBuffer~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~49_regout\);

-- Location: LCCOMB_X21_Y8_N30
\UART|rxBuffer~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~153_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~65_regout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~49_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~65_regout\,
	datac => \UART|rxBuffer~49_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~153_combout\);

-- Location: LCCOMB_X21_Y8_N8
\UART|rxBuffer~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~154_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~153_combout\ & (\UART|rxBuffer~73_regout\)) # (!\UART|rxBuffer~153_combout\ & ((\UART|rxBuffer~57_regout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~73_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~57_regout\,
	datad => \UART|rxBuffer~153_combout\,
	combout => \UART|rxBuffer~154_combout\);

-- Location: LCFF_X21_Y10_N7
\UART|rxBuffer~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~33_regout\);

-- Location: LCFF_X20_Y8_N3
\UART|rxBuffer~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~41_regout\);

-- Location: LCFF_X21_Y10_N9
\UART|rxBuffer~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~25_regout\);

-- Location: LCCOMB_X21_Y10_N8
\UART|rxBuffer~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~155_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxBuffer~25_regout\) # (\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & (\UART|rxBuffer~17_regout\ & ((!\UART|rxReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~17_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~25_regout\,
	datad => \UART|rxReadPointer\(1),
	combout => \UART|rxBuffer~155_combout\);

-- Location: LCCOMB_X20_Y8_N2
\UART|rxBuffer~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~156_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~155_combout\ & ((\UART|rxBuffer~41_regout\))) # (!\UART|rxBuffer~155_combout\ & (\UART|rxBuffer~33_regout\)))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~33_regout\,
	datac => \UART|rxBuffer~41_regout\,
	datad => \UART|rxBuffer~155_combout\,
	combout => \UART|rxBuffer~156_combout\);

-- Location: LCCOMB_X20_Y8_N20
\UART|rxBuffer~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~157_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3)) # ((\UART|rxBuffer~154_combout\)))) # (!\UART|rxReadPointer\(2) & (!\UART|rxReadPointer\(3) & ((\UART|rxBuffer~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~154_combout\,
	datad => \UART|rxBuffer~156_combout\,
	combout => \UART|rxBuffer~157_combout\);

-- Location: LCFF_X20_Y10_N27
\UART|rxBuffer~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~121_regout\);

-- Location: LCFF_X19_Y9_N5
\UART|rxBuffer~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~129_regout\);

-- Location: LCFF_X19_Y9_N3
\UART|rxBuffer~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(4),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~113_regout\);

-- Location: LCCOMB_X19_Y9_N2
\UART|rxBuffer~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~158_combout\ = (\UART|rxReadPointer\(1) & ((\UART|rxBuffer~129_regout\) # ((\UART|rxReadPointer\(0))))) # (!\UART|rxReadPointer\(1) & (((\UART|rxBuffer~113_regout\ & !\UART|rxReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(1),
	datab => \UART|rxBuffer~129_regout\,
	datac => \UART|rxBuffer~113_regout\,
	datad => \UART|rxReadPointer\(0),
	combout => \UART|rxBuffer~158_combout\);

-- Location: LCCOMB_X20_Y10_N26
\UART|rxBuffer~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~159_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~158_combout\ & (\UART|rxBuffer~137_regout\)) # (!\UART|rxBuffer~158_combout\ & ((\UART|rxBuffer~121_regout\))))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~137_regout\,
	datab => \UART|rxReadPointer\(0),
	datac => \UART|rxBuffer~121_regout\,
	datad => \UART|rxBuffer~158_combout\,
	combout => \UART|rxBuffer~159_combout\);

-- Location: LCCOMB_X20_Y8_N6
\UART|rxBuffer~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~160_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~157_combout\ & ((\UART|rxBuffer~159_combout\))) # (!\UART|rxBuffer~157_combout\ & (\UART|rxBuffer~152_combout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~152_combout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~157_combout\,
	datad => \UART|rxBuffer~159_combout\,
	combout => \UART|rxBuffer~160_combout\);

-- Location: LCCOMB_X18_Y8_N0
\UART|dataOut~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~3_combout\ = (\CPU|Mux76~1_combout\ & \UART|rxBuffer~160_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~160_combout\,
	combout => \UART|dataOut~3_combout\);

-- Location: LCFF_X18_Y8_N1
\UART|dataOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~3_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(4));

-- Location: M4K_X23_Y13
\ROM|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"400248010208484341008E8C4D52D24014A648C4D69A28274094540289720429C69A09640CEA922026044C6882494974058856CC4E40A905804208C9024894E030C10808094422490C6280009020A0080C990952CCC05004320A4D68A54050A0300A48065DB22A112A9404A1215561542A14A28508039C0020001248863024404A00249332842EC90808998ACA8152490208A4001194180808E9E810BDC4092546CD929A066442400082CB549608008C21CF092A3C4005114911B106081D2270252C042128C01202A81222602420529264092202A82951424979404A4800100004410041190030BC120591431332CA0C03210420B1482149397233784F7BCD41",
	mem_init0 => X"AAB2006161138910248A494D5555497547408902622208D22102D0CB5510821800000048AC001AA486C2400000080929408E0000096820400021D88315088C128484221341CA0200243048352A20A0140006104100359792A5CED608B4422A34B3220142A6852C4248A28A80C8808AA8004516C6E89549D8D0284D739462E59A23724A4CF10226666CCB100209000196834C644CC0049758B15E139AA592A880488801B56FCD8A22AAA88A91504825A0408884091450022832B6508A1B718172A2444A30104935264C62C84210000B13922C8140228445C0A26607D5E43E10B826232191310A12459758B469047132006A76FB7EEEBAFBE02E1537E104400554",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y12
\ROM|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83B72A50151CB90CCC314C6BDA3CD6FFFFFFFFFFC04A13D1C2AA8688F202584814AC0009214360850520080128D0A0553728225874CB204A80282417DFD3140910250020001376A00200008080224A216A3010275CFD66C8A42256A41150985C1888C508C10B049514A843454A91B6AB488502200254858B64B304A26A54D5EA81A12911AA48DAE0E6D10866A40778B8AA95224859D5859A1467461C78C0046908D88210450271DC25308E280495450A1E04D262D01122424C899657CA290A192531814D80301DCE2A44D8210AA334AC221B3391C221889A14444D6269191C800482154E14008A30D46A9264E89B0F",
	mem_init0 => X"1B4CA528040060C9373B16D22CE52C6531854A4023058C654222164066C514476A42E424922C81232688C04D19DB41A544374F0B4556B594DAAAAAAB8676318D54464448952B4480425DC15454C051555E0A32ACC0088D5104115203109381188208840C440199112244C59868C68402A34AA28CE42AA921D6590598C1994138E8B005630C644AA541180C4128C611040224000265E4489014BC9B3512B0B7C82304002228212263331A80042EE2A3330495A56C25E48101B03020000300E14D40AA0C7334CCEF71129A1B060CCA8C8001C66AA0E2500140060D800067086001004441312B5A354A733A0AA004A0C880666600089024630259D9384802485005",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N26
\w_cpuDataIn[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[4]~15_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & ((\ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \w_n_ramCS~0_combout\,
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \w_cpuDataIn[4]~15_combout\);

-- Location: LCCOMB_X15_Y9_N2
\w_cpuDataIn[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[4]~16_combout\ = (\w_n_aciaCS~0_combout\ & (((\UART|dataOut\(4))))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[4]~34_combout\ & ((\w_cpuDataIn[4]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_aciaCS~0_combout\,
	datab => \w_cpuDataIn[4]~34_combout\,
	datac => \UART|dataOut\(4),
	datad => \w_cpuDataIn[4]~15_combout\,
	combout => \w_cpuDataIn[4]~16_combout\);

-- Location: LCCOMB_X15_Y9_N24
\CPU|BAL[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[4]~2_combout\ = (\w_n_VDUCS~0_combout\ & ((\VDU|dataOut\(4)))) # (!\w_n_VDUCS~0_combout\ & (\w_cpuDataIn[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datab => \w_cpuDataIn[4]~16_combout\,
	datad => \VDU|dataOut\(4),
	combout => \CPU|BAL[4]~2_combout\);

-- Location: LCFF_X13_Y7_N31
\CPU|IR[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	sdata => \CPU|BAL[4]~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(4));

-- Location: LCCOMB_X14_Y4_N6
\CPU|mcode|Mux118~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~6_combout\ = (\CPU|MCycle\(1) & (((!\CPU|mcode|Mux118~5_combout\ & !\CPU|mcode|process_0~0_combout\)))) # (!\CPU|MCycle\(1) & (\CPU|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|MCycle\(0),
	datab => \CPU|MCycle\(1),
	datac => \CPU|mcode|Mux118~5_combout\,
	datad => \CPU|mcode|process_0~0_combout\,
	combout => \CPU|mcode|Mux118~6_combout\);

-- Location: LCCOMB_X14_Y4_N30
\CPU|mcode|Mux118~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux118~13_combout\ = (\CPU|IR\(2) & (((!\CPU|MCycle\(2) & !\CPU|mcode|Mux118~6_combout\)))) # (!\CPU|IR\(2) & (\CPU|IR\(0) & (\CPU|MCycle\(2) $ (!\CPU|mcode|Mux118~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|IR\(2),
	datac => \CPU|MCycle\(2),
	datad => \CPU|mcode|Mux118~6_combout\,
	combout => \CPU|mcode|Mux118~13_combout\);

-- Location: LCCOMB_X14_Y10_N8
\CPU|mcode|Mux97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux97~1_combout\ = (\CPU|mcode|Mux97~0_combout\ & ((\CPU|mcode|Mux118~11_combout\) # ((!\CPU|IR\(1))))) # (!\CPU|mcode|Mux97~0_combout\ & (((\CPU|IR\(1) & \CPU|mcode|Mux118~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux97~0_combout\,
	datab => \CPU|mcode|Mux118~11_combout\,
	datac => \CPU|IR\(1),
	datad => \CPU|mcode|Mux118~13_combout\,
	combout => \CPU|mcode|Mux97~1_combout\);

-- Location: LCCOMB_X14_Y10_N6
\CPU|Set_Addr_To_r~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Set_Addr_To_r~5_combout\ = (!\CPU|Break~3_combout\ & ((\CPU|Set_Addr_To_r~4_combout\) # ((!\CPU|IR\(4) & \CPU|mcode|Mux97~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r~4_combout\,
	datab => \CPU|IR\(4),
	datac => \CPU|mcode|Mux97~1_combout\,
	datad => \CPU|Break~3_combout\,
	combout => \CPU|Set_Addr_To_r~5_combout\);

-- Location: LCFF_X14_Y10_N7
\CPU|Set_Addr_To_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|Set_Addr_To_r~5_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Set_Addr_To_r\(1));

-- Location: LCCOMB_X14_Y7_N14
\CPU|PC[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[0]~0_combout\ = (\CPU|mcode|Mux106~7_combout\ & ((\CPU|PCAdder[0]~0_combout\))) # (!\CPU|mcode|Mux106~7_combout\ & (\CPU|DL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(0),
	datab => \CPU|PCAdder[0]~0_combout\,
	datad => \CPU|mcode|Mux106~7_combout\,
	combout => \CPU|PC[0]~0_combout\);

-- Location: LCFF_X14_Y7_N15
\CPU|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[0]~0_combout\,
	sdata => \CPU|Add0~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(0));

-- Location: LCCOMB_X14_Y7_N26
\CPU|PCAdder[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder[0]~0_combout\ = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(0))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(0),
	datac => \CPU|Add5~0_combout\,
	datad => \CPU|mcode|Mux124~0_combout\,
	combout => \CPU|PCAdder[0]~0_combout\);

-- Location: LCCOMB_X14_Y7_N10
\CPU|Mux76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux76~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (\CPU|Set_Addr_To_r\(0))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & (\CPU|S\(0))) # (!\CPU|Set_Addr_To_r\(0) & ((\CPU|PCAdder[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|Set_Addr_To_r\(0),
	datac => \CPU|S\(0),
	datad => \CPU|PCAdder[0]~0_combout\,
	combout => \CPU|Mux76~0_combout\);

-- Location: LCCOMB_X14_Y7_N24
\CPU|Mux76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux76~1_combout\ = (\CPU|Set_Addr_To_r\(1) & ((\CPU|Mux76~0_combout\ & (\CPU|BAL\(0))) # (!\CPU|Mux76~0_combout\ & ((\CPU|AD\(0)))))) # (!\CPU|Set_Addr_To_r\(1) & (((\CPU|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(0),
	datab => \CPU|Set_Addr_To_r\(1),
	datac => \CPU|AD\(0),
	datad => \CPU|Mux76~0_combout\,
	combout => \CPU|Mux76~1_combout\);

-- Location: LCCOMB_X19_Y1_N20
\VDU|ps2Ctrl~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2Ctrl~0_combout\ = (\VDU|Equal17~3_combout\ & ((\VDU|ps2Scroll~0_combout\ & (\VDU|Equal14~0_combout\)) # (!\VDU|ps2Scroll~0_combout\ & ((\VDU|ps2Ctrl~regout\))))) # (!\VDU|Equal17~3_combout\ & (((\VDU|ps2Ctrl~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal14~0_combout\,
	datab => \VDU|Equal17~3_combout\,
	datac => \VDU|ps2Ctrl~regout\,
	datad => \VDU|ps2Scroll~0_combout\,
	combout => \VDU|ps2Ctrl~0_combout\);

-- Location: LCFF_X19_Y1_N21
\VDU|ps2Ctrl\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2Ctrl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2Ctrl~regout\);

-- Location: LCCOMB_X15_Y5_N10
\VDU|kbBuffer~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~115_combout\ = (\VDU|kbd_ctl~3_combout\) # ((\VDU|ps2ConvertedByte\(6) & !\VDU|ps2Ctrl~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2ConvertedByte\(6),
	datab => \VDU|ps2Ctrl~regout\,
	datad => \VDU|kbd_ctl~3_combout\,
	combout => \VDU|kbBuffer~115_combout\);

-- Location: LCCOMB_X15_Y5_N30
\VDU|kbBuffer~52feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~52feeder_combout\ = \VDU|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~115_combout\,
	combout => \VDU|kbBuffer~52feeder_combout\);

-- Location: LCFF_X15_Y5_N31
\VDU|kbBuffer~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~52feeder_combout\,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~52_regout\);

-- Location: LCFF_X14_Y5_N15
\VDU|kbBuffer~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~66_regout\);

-- Location: LCFF_X15_Y5_N29
\VDU|kbBuffer~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~59_regout\);

-- Location: LCCOMB_X15_Y5_N28
\VDU|kbBuffer~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~95_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~59_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~45_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~45_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~59_regout\,
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~95_combout\);

-- Location: LCCOMB_X14_Y5_N14
\VDU|kbBuffer~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~96_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~95_combout\ & ((\VDU|kbBuffer~66_regout\))) # (!\VDU|kbBuffer~95_combout\ & (\VDU|kbBuffer~52_regout\)))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~52_regout\,
	datac => \VDU|kbBuffer~66_regout\,
	datad => \VDU|kbBuffer~95_combout\,
	combout => \VDU|kbBuffer~96_combout\);

-- Location: LCCOMB_X21_Y5_N2
\VDU|kbBuffer~31feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~31feeder_combout\ = \VDU|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|kbBuffer~115_combout\,
	combout => \VDU|kbBuffer~31feeder_combout\);

-- Location: LCFF_X21_Y5_N3
\VDU|kbBuffer~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|kbBuffer~31feeder_combout\,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~31_regout\);

-- Location: LCFF_X18_Y5_N17
\VDU|kbBuffer~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~17_regout\);

-- Location: LCFF_X20_Y5_N25
\VDU|kbBuffer~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~115_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~24_regout\);

-- Location: LCCOMB_X20_Y5_N24
\VDU|kbBuffer~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~97_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~24_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~17_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~17_regout\,
	datac => \VDU|kbBuffer~24_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~97_combout\);

-- Location: LCCOMB_X19_Y5_N6
\VDU|kbBuffer~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~98_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~97_combout\ & (\VDU|kbBuffer~38_regout\)) # (!\VDU|kbBuffer~97_combout\ & ((\VDU|kbBuffer~31_regout\))))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~38_regout\,
	datab => \VDU|kbReadPointer\(1),
	datac => \VDU|kbBuffer~31_regout\,
	datad => \VDU|kbBuffer~97_combout\,
	combout => \VDU|kbBuffer~98_combout\);

-- Location: LCCOMB_X14_Y5_N10
\VDU|dataOut~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut~6_combout\ = (\CPU|Mux76~1_combout\ & ((\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~96_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(2),
	datab => \CPU|Mux76~1_combout\,
	datac => \VDU|kbBuffer~96_combout\,
	datad => \VDU|kbBuffer~98_combout\,
	combout => \VDU|dataOut~6_combout\);

-- Location: LCFF_X14_Y5_N11
\VDU|dataOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut~6_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(6));

-- Location: LCCOMB_X13_Y8_N12
\CPU|BAL[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAL[6]~4_combout\ = (\w_n_VDUCS~0_combout\ & (\VDU|dataOut\(6))) # (!\w_n_VDUCS~0_combout\ & ((\w_cpuDataIn[6]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_VDUCS~0_combout\,
	datab => \VDU|dataOut\(6),
	datad => \w_cpuDataIn[6]~29_combout\,
	combout => \CPU|BAL[6]~4_combout\);

-- Location: LCFF_X17_Y9_N19
\CPU|IR[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|BAL[6]~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(6));

-- Location: LCCOMB_X13_Y7_N30
\CPU|mcode|Mux143~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux143~2_combout\ = (!\CPU|IR\(2) & (!\CPU|IR\(6) & (\CPU|IR\(4) & \CPU|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(2),
	datab => \CPU|IR\(6),
	datac => \CPU|IR\(4),
	datad => \CPU|IR\(3),
	combout => \CPU|mcode|Mux143~2_combout\);

-- Location: LCCOMB_X13_Y7_N24
\CPU|mcode|Mux143~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux143~3_combout\ = (!\CPU|IR\(7) & ((\CPU|IR\(0)) # ((!\CPU|mcode|Mux143~2_combout\ & \CPU|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(7),
	datab => \CPU|mcode|Mux143~2_combout\,
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(1),
	combout => \CPU|mcode|Mux143~3_combout\);

-- Location: LCFF_X14_Y8_N15
\CPU|ALU_Op_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	sdata => \CPU|mcode|Mux143~3_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ALU_Op_r\(2));

-- Location: LCCOMB_X24_Y8_N26
\CPU|alu|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~0_combout\ = (\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Mux6~0_combout\)) # (!\CPU|alu|Mux0~5_combout\ & ((\CPU|BusB\(2) & ((!\CPU|BusA_r\(2)) # (!\CPU|alu|Mux6~0_combout\))) # (!\CPU|BusB\(2) & ((\CPU|BusA_r\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux6~0_combout\,
	datab => \CPU|alu|Mux0~5_combout\,
	datac => \CPU|BusB\(2),
	datad => \CPU|BusA_r\(2),
	combout => \CPU|alu|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y8_N18
\CPU|alu|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~1_combout\ = (\CPU|alu|Mux0~5_combout\ & (\CPU|alu|Add0~4_combout\ $ (((!\CPU|alu|Add0~2_combout\ & \CPU|alu|Mux5~0_combout\))))) # (!\CPU|alu|Mux0~5_combout\ & (((\CPU|alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Add0~4_combout\,
	datab => \CPU|alu|Mux0~5_combout\,
	datac => \CPU|alu|Add0~2_combout\,
	datad => \CPU|alu|Mux5~0_combout\,
	combout => \CPU|alu|Mux5~1_combout\);

-- Location: LCCOMB_X24_Y8_N16
\CPU|alu|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~2_combout\ = (\CPU|alu|Mux0~4_combout\ & (((!\CPU|ALU_Op_r\(3))))) # (!\CPU|alu|Mux0~4_combout\ & ((\CPU|ALU_Op_r\(3) & ((\CPU|alu|Mux5~1_combout\))) # (!\CPU|ALU_Op_r\(3) & (\CPU|BusA_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BusA_r\(1),
	datab => \CPU|alu|Mux0~4_combout\,
	datac => \CPU|ALU_Op_r\(3),
	datad => \CPU|alu|Mux5~1_combout\,
	combout => \CPU|alu|Mux5~2_combout\);

-- Location: LCCOMB_X25_Y8_N0
\CPU|alu|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|alu|Mux5~3_combout\ = (\CPU|alu|Mux5~2_combout\ & (((\CPU|BusA_r\(3)) # (!\CPU|alu|Mux0~4_combout\)))) # (!\CPU|alu|Mux5~2_combout\ & (\CPU|alu|Q_t~1_combout\ & ((\CPU|alu|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Q_t~1_combout\,
	datab => \CPU|alu|Mux5~2_combout\,
	datac => \CPU|BusA_r\(3),
	datad => \CPU|alu|Mux0~4_combout\,
	combout => \CPU|alu|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y9_N2
\CPU|S[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|S[2]~1_combout\ = (\CPU|ALU_Op_r\(2) & ((\CPU|alu|Mux5~3_combout\))) # (!\CPU|ALU_Op_r\(2) & (\CPU|alu|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|alu|Mux5~6_combout\,
	datab => \CPU|ALU_Op_r\(2),
	datad => \CPU|alu|Mux5~3_combout\,
	combout => \CPU|S[2]~1_combout\);

-- Location: LCCOMB_X14_Y6_N30
\CPU|DL~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|DL~2_combout\ = (\CPU|mcode|Mux123~4_combout\ & (\CPU|S[2]~1_combout\)) # (!\CPU|mcode|Mux123~4_combout\ & ((\CPU|BAL[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux123~4_combout\,
	datab => \CPU|S[2]~1_combout\,
	datad => \CPU|BAL[2]~0_combout\,
	combout => \CPU|DL~2_combout\);

-- Location: LCFF_X14_Y6_N31
\CPU|DL[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|DL~2_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \CPU|DL[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|DL\(2));

-- Location: LCCOMB_X15_Y10_N22
\CPU|PC[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PC[2]~2_combout\ = (\CPU|mcode|Mux106~7_combout\ & (\CPU|PCAdder\(2))) # (!\CPU|mcode|Mux106~7_combout\ & ((\CPU|DL\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|mcode|Mux106~7_combout\,
	datab => \CPU|PCAdder\(2),
	datad => \CPU|DL\(2),
	combout => \CPU|PC[2]~2_combout\);

-- Location: LCFF_X15_Y10_N23
\CPU|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	datain => \CPU|PC[2]~2_combout\,
	sdata => \CPU|Add0~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \CPU|mcode|Mux105~7_combout\,
	ena => \CPU|PC[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|PC\(2));

-- Location: LCCOMB_X15_Y10_N4
\CPU|PCAdder[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|PCAdder\(2) = (\CPU|mcode|Mux124~0_combout\ & (\CPU|PC\(2))) # (!\CPU|mcode|Mux124~0_combout\ & ((\CPU|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|PC\(2),
	datac => \CPU|Add5~4_combout\,
	datad => \CPU|mcode|Mux124~0_combout\,
	combout => \CPU|PCAdder\(2));

-- Location: LCCOMB_X15_Y10_N18
\CPU|Mux74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux74~0_combout\ = (\CPU|Set_Addr_To_r\(1) & (((\CPU|Set_Addr_To_r\(0))))) # (!\CPU|Set_Addr_To_r\(1) & ((\CPU|Set_Addr_To_r\(0) & ((\CPU|S\(2)))) # (!\CPU|Set_Addr_To_r\(0) & (\CPU|PCAdder\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Set_Addr_To_r\(1),
	datab => \CPU|PCAdder\(2),
	datac => \CPU|Set_Addr_To_r\(0),
	datad => \CPU|S\(2),
	combout => \CPU|Mux74~0_combout\);

-- Location: LCCOMB_X15_Y10_N2
\CPU|Mux74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux74~1_combout\ = (\CPU|Mux74~0_combout\ & ((\CPU|BAL\(2)) # ((!\CPU|Set_Addr_To_r\(1))))) # (!\CPU|Mux74~0_combout\ & (((\CPU|AD\(2) & \CPU|Set_Addr_To_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|BAL\(2),
	datab => \CPU|Mux74~0_combout\,
	datac => \CPU|AD\(2),
	datad => \CPU|Set_Addr_To_r\(1),
	combout => \CPU|Mux74~1_combout\);

-- Location: LCCOMB_X15_Y10_N0
\Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (\CPU|Mux62~combout\ & (!\CPU|Mux74~1_combout\ & (\CPU|Mux61~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux62~combout\,
	datab => \CPU|Mux74~1_combout\,
	datac => \CPU|Mux61~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X18_Y11_N16
\Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (\Equal3~1_combout\ & (\Equal3~0_combout\ & (\CPU|Mux75~1_combout\ & \Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~1_combout\,
	datab => \Equal3~0_combout\,
	datac => \CPU|Mux75~1_combout\,
	datad => \Equal3~3_combout\,
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X18_Y11_N26
\w_n_VDUCS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_n_VDUCS~0_combout\ = (\FNKey1Toggle|loopback~regout\ & (\Equal4~0_combout\)) # (!\FNKey1Toggle|loopback~regout\ & ((\Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FNKey1Toggle|loopback~regout\,
	datac => \Equal4~0_combout\,
	datad => \Equal3~4_combout\,
	combout => \w_n_VDUCS~0_combout\);

-- Location: LCCOMB_X19_Y8_N30
\w_cpuDataIn[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[1]~35_combout\ = (\io_extSRamData[1]~1\) # ((\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io_extSRamData[1]~1\,
	datab => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \w_cpuDataIn[1]~35_combout\);

-- Location: M4K_X23_Y6
\ROM|altsyncram_component|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A932B3182A810088AA202AA835885FFFFFFFFFFD73F0B053BA936AA93A3440890A6150B25286911D4A22101285500D1C82648454058034AA2204C88205C910001A54A208454C108288802280202EAB804546C3E54209E8D004306081A1A26BE1DC0C020C10746C1A00D50200000B6C3008200018C428B80E88080A02957116A4111A9012B02304842520D6815022B1D97044564009280AA0AAB561C14400040155470020261015529252AA05448062D5124854AAA4B41042193AA154224441244220128731006300423041090B3120CD300743080560140E228880540842A2140A08008120409431501128289520A",
	mem_init0 => X"02A822018C306150142609A7134900040854E304800021140AA0CC1FC4004542170142A22019C0312658C090B43800800800050804100450A7D022A908A635AC50620200C003000044AC8110BD9027D5981014513B377245551041F640A03E8008AA20001BEF20A014A914A8048801822204BDD412088828403A4F01901114200D241DC128421E1B662CB3104C031BA6592489355449ED2156A611C01A826160000C141125C04540401A2B1A8104904030C13561B2001A2480C124C8A89291F0084CB22A2A11004203E02200000C950849202C6280627304C8040928A00422472CA00C8304230C014102807C48BB8804000004120204084250420301201A020D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y4
\ROM|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"28805AD1069B710B31A482D491357CB885280804BDE786C9492AAA5282150AA26C0B0B488012E541023810AD8652815793532514820B99310825014112009021001000051102949210A200804A2A80540400A08150563068089A8843006882B48433559B804D224019D126E061055A1100860A200A0B58893295A4C02E1D281B14004CA154A5088C8055405050801201289020025888304B1002AB6FCB0C82094A20F08A255144C23B791509802EA140508388081C6084404A0493A68F1128825C02DA4213ACA08A20844A25300102AA2069548E60894C1E0B29445A948894028A5F98AA0100200A39014628230220112E805108E2085484AA5054524A528D41",
	mem_init0 => X"82840AA80A25552D45A250711B40360155A91861803292A060142804D81ACD461040D988A01452C13144CA20821A8948864B0A0AD1D24A041104082100002120241A84A4A054145021B414B0682089308011B06410010101AC02257308450A15414C10822A030012C042A800A80B8A0A2105400053220228AE314021238400204104888800382002202200C2057FFF14222000882C8045208210240884240890202A22AB887052988A9222A046CB4E03C8950440001050142055850122155C810803A146850B08CA90A500029CB88F2D8139F7F00A45C5644978CEE7B2E75D170BC9628EA68A423A9C6ED6B6040807A1F11694BAB890ECAE66324A8FFBBA91F2",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../../MultiComp (VHDL Template)/Components/ROMs/6502/BASIC.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "M6502_BASIC_ROM:ROM|altsyncram:altsyncram_component|altsyncram_vec1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \i_clk_50~clkctrl_outclk\,
	ena0 => \CPU|ALT_INV_Mux64~combout\,
	portaaddr => \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y8_N20
\w_cpuDataIn[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[1]~17_combout\ = ((\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & (\ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\)) # (!\ROM|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # (!\w_n_ramCS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \w_n_ramCS~0_combout\,
	datac => \ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datad => \ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \w_cpuDataIn[1]~17_combout\);

-- Location: LCFF_X21_Y7_N21
\UART|rxBuffer~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~54_regout\);

-- Location: LCCOMB_X21_Y10_N26
\UART|rxBuffer~22feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~22feeder_combout\ = \UART|rxCurrentByteBuffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART|rxCurrentByteBuffer\(1),
	combout => \UART|rxBuffer~22feeder_combout\);

-- Location: LCFF_X21_Y10_N27
\UART|rxBuffer~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|rxBuffer~22feeder_combout\,
	ena => \UART|rxBuffer~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~22_regout\);

-- Location: LCFF_X20_Y10_N21
\UART|rxBuffer~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~86_regout\);

-- Location: LCCOMB_X20_Y10_N20
\UART|rxBuffer~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~161_combout\ = (\UART|rxReadPointer\(2) & (((\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~86_regout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~22_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~22_regout\,
	datac => \UART|rxBuffer~86_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~161_combout\);

-- Location: LCCOMB_X21_Y7_N20
\UART|rxBuffer~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~162_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~161_combout\ & (\UART|rxBuffer~118_regout\)) # (!\UART|rxBuffer~161_combout\ & ((\UART|rxBuffer~54_regout\))))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~118_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~54_regout\,
	datad => \UART|rxBuffer~161_combout\,
	combout => \UART|rxBuffer~162_combout\);

-- Location: LCFF_X21_Y9_N27
\UART|rxBuffer~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~134_regout\);

-- Location: LCFF_X21_Y9_N21
\UART|rxBuffer~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~38_regout\);

-- Location: LCFF_X20_Y9_N27
\UART|rxBuffer~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~102_regout\);

-- Location: LCCOMB_X20_Y9_N26
\UART|rxBuffer~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~168_combout\ = (\UART|rxReadPointer\(2) & (((\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & ((\UART|rxReadPointer\(3) & ((\UART|rxBuffer~102_regout\))) # (!\UART|rxReadPointer\(3) & (\UART|rxBuffer~38_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(2),
	datab => \UART|rxBuffer~38_regout\,
	datac => \UART|rxBuffer~102_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~168_combout\);

-- Location: LCCOMB_X21_Y9_N26
\UART|rxBuffer~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~169_combout\ = (\UART|rxReadPointer\(2) & ((\UART|rxBuffer~168_combout\ & ((\UART|rxBuffer~134_regout\))) # (!\UART|rxBuffer~168_combout\ & (\UART|rxBuffer~70_regout\)))) # (!\UART|rxReadPointer\(2) & (((\UART|rxBuffer~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~70_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~134_regout\,
	datad => \UART|rxBuffer~168_combout\,
	combout => \UART|rxBuffer~169_combout\);

-- Location: LCFF_X18_Y10_N23
\UART|rxBuffer~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~94_regout\);

-- Location: LCFF_X19_Y11_N27
\UART|rxBuffer~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~62_regout\);

-- Location: LCFF_X19_Y11_N13
\UART|rxBuffer~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~30_regout\);

-- Location: LCCOMB_X19_Y11_N12
\UART|rxBuffer~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~163_combout\ = (\UART|rxReadPointer\(3) & (((\UART|rxReadPointer\(2))))) # (!\UART|rxReadPointer\(3) & ((\UART|rxReadPointer\(2) & (\UART|rxBuffer~62_regout\)) # (!\UART|rxReadPointer\(2) & ((\UART|rxBuffer~30_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxBuffer~62_regout\,
	datac => \UART|rxBuffer~30_regout\,
	datad => \UART|rxReadPointer\(2),
	combout => \UART|rxBuffer~163_combout\);

-- Location: LCCOMB_X18_Y10_N22
\UART|rxBuffer~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~164_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~163_combout\ & (\UART|rxBuffer~126_regout\)) # (!\UART|rxBuffer~163_combout\ & ((\UART|rxBuffer~94_regout\))))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~126_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~94_regout\,
	datad => \UART|rxBuffer~163_combout\,
	combout => \UART|rxBuffer~164_combout\);

-- Location: LCFF_X21_Y7_N23
\UART|rxBuffer~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~110_regout\);

-- Location: LCFF_X21_Y8_N27
\UART|rxBuffer~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \UART|rxCurrentByteBuffer\(1),
	sload => VCC,
	ena => \UART|rxBuffer~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|rxBuffer~46_regout\);

-- Location: LCCOMB_X21_Y8_N26
\UART|rxBuffer~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~165_combout\ = (\UART|rxReadPointer\(2) & (((\UART|rxBuffer~46_regout\) # (\UART|rxReadPointer\(3))))) # (!\UART|rxReadPointer\(2) & (\UART|rxBuffer~14_regout\ & ((!\UART|rxReadPointer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~14_regout\,
	datab => \UART|rxReadPointer\(2),
	datac => \UART|rxBuffer~46_regout\,
	datad => \UART|rxReadPointer\(3),
	combout => \UART|rxBuffer~165_combout\);

-- Location: LCCOMB_X21_Y7_N22
\UART|rxBuffer~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~166_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxBuffer~165_combout\ & ((\UART|rxBuffer~110_regout\))) # (!\UART|rxBuffer~165_combout\ & (\UART|rxBuffer~78_regout\)))) # (!\UART|rxReadPointer\(3) & (((\UART|rxBuffer~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxBuffer~78_regout\,
	datab => \UART|rxReadPointer\(3),
	datac => \UART|rxBuffer~110_regout\,
	datad => \UART|rxBuffer~165_combout\,
	combout => \UART|rxBuffer~166_combout\);

-- Location: LCCOMB_X17_Y7_N6
\UART|rxBuffer~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~167_combout\ = (\UART|rxReadPointer\(0) & (((\UART|rxReadPointer\(1))))) # (!\UART|rxReadPointer\(0) & ((\UART|rxReadPointer\(1) & (\UART|rxBuffer~164_combout\)) # (!\UART|rxReadPointer\(1) & ((\UART|rxBuffer~166_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~164_combout\,
	datac => \UART|rxReadPointer\(1),
	datad => \UART|rxBuffer~166_combout\,
	combout => \UART|rxBuffer~167_combout\);

-- Location: LCCOMB_X17_Y7_N28
\UART|rxBuffer~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|rxBuffer~170_combout\ = (\UART|rxReadPointer\(0) & ((\UART|rxBuffer~167_combout\ & ((\UART|rxBuffer~169_combout\))) # (!\UART|rxBuffer~167_combout\ & (\UART|rxBuffer~162_combout\)))) # (!\UART|rxReadPointer\(0) & (((\UART|rxBuffer~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxBuffer~162_combout\,
	datac => \UART|rxBuffer~169_combout\,
	datad => \UART|rxBuffer~167_combout\,
	combout => \UART|rxBuffer~170_combout\);

-- Location: LCCOMB_X17_Y7_N0
\UART|dataOut~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|dataOut~11_combout\ = (\CPU|Mux76~1_combout\ & (((\UART|rxBuffer~170_combout\)))) # (!\CPU|Mux76~1_combout\ & (\UART|txByteWritten~regout\ $ ((!\UART|txByteSent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txByteWritten~regout\,
	datab => \UART|txByteSent~regout\,
	datac => \CPU|Mux76~1_combout\,
	datad => \UART|rxBuffer~170_combout\,
	combout => \UART|dataOut~11_combout\);

-- Location: LCFF_X17_Y7_N1
\UART|dataOut[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~clkctrl_outclk\,
	datain => \UART|dataOut~11_combout\,
	ena => \UART|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|dataOut\(1));

-- Location: LCCOMB_X19_Y8_N8
\w_cpuDataIn[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuDataIn[1]~18_combout\ = (\w_n_aciaCS~0_combout\ & (((\UART|dataOut\(1))))) # (!\w_n_aciaCS~0_combout\ & (\w_cpuDataIn[1]~35_combout\ & (\w_cpuDataIn[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_n_aciaCS~0_combout\,
	datab => \w_cpuDataIn[1]~35_combout\,
	datac => \w_cpuDataIn[1]~17_combout\,
	datad => \UART|dataOut\(1),
	combout => \w_cpuDataIn[1]~18_combout\);

-- Location: LCCOMB_X19_Y2_N24
\VDU|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~11_combout\ = (\VDU|ps2Byte\(1) & (((!\VDU|ps2Byte\(6) & !\VDU|ps2Byte\(2))))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(2) $ (((\VDU|ps2Byte\(5) & \VDU|ps2Byte\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(6),
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux6~11_combout\);

-- Location: LCCOMB_X19_Y2_N18
\VDU|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~12_combout\ = (\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(6) & (\VDU|ps2Shift~regout\ & !\VDU|ps2Byte\(5)))) # (!\VDU|ps2Byte\(2) & (((\VDU|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(6),
	datab => \VDU|ps2Byte\(2),
	datac => \VDU|ps2Shift~regout\,
	datad => \VDU|ps2Byte\(5),
	combout => \VDU|Mux6~12_combout\);

-- Location: LCCOMB_X19_Y2_N4
\VDU|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~13_combout\ = (\VDU|ps2Byte\(3) & (((\VDU|Mux6~11_combout\)))) # (!\VDU|ps2Byte\(3) & (!\VDU|ps2Byte\(1) & ((\VDU|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|Mux6~11_combout\,
	datad => \VDU|Mux6~12_combout\,
	combout => \VDU|Mux6~13_combout\);

-- Location: LCCOMB_X21_Y2_N0
\VDU|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~3_combout\ = (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(6)))) # (!\VDU|ps2Byte\(1) & (\VDU|ps2Byte\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(5),
	datab => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~3_combout\);

-- Location: LCCOMB_X22_Y2_N2
\VDU|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~4_combout\ = (\VDU|Mux6~3_combout\ & (!\VDU|ps2Byte\(6) & (\VDU|ps2Byte\(2) $ (!\VDU|ps2Byte\(3))))) # (!\VDU|Mux6~3_combout\ & (!\VDU|ps2Byte\(2) & (\VDU|ps2Byte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|ps2Byte\(3),
	datac => \VDU|Mux6~3_combout\,
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~4_combout\);

-- Location: LCCOMB_X26_Y2_N10
\VDU|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~6_combout\ = (\VDU|ps2Byte\(1) & \VDU|ps2Byte\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~6_combout\);

-- Location: LCCOMB_X26_Y2_N0
\VDU|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~7_combout\ = (\VDU|ps2Byte\(2) & (((\VDU|ps2Byte\(5))) # (!\VDU|Mux6~5_combout\))) # (!\VDU|ps2Byte\(2) & (((!\VDU|ps2Byte\(5) & \VDU|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux6~5_combout\,
	datab => \VDU|ps2Byte\(2),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|Mux6~6_combout\,
	combout => \VDU|Mux6~7_combout\);

-- Location: LCCOMB_X26_Y2_N20
\VDU|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~9_combout\ = (\VDU|ps2Byte\(5) & ((\VDU|Mux6~7_combout\ & (\VDU|Mux6~8_combout\)) # (!\VDU|Mux6~7_combout\ & ((\VDU|Equal18~0_combout\))))) # (!\VDU|ps2Byte\(5) & (((\VDU|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux6~8_combout\,
	datab => \VDU|Equal18~0_combout\,
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|Mux6~7_combout\,
	combout => \VDU|Mux6~9_combout\);

-- Location: LCCOMB_X25_Y2_N16
\VDU|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~10_combout\ = (\VDU|ps2Byte\(4) & (\VDU|ps2Byte\(0))) # (!\VDU|ps2Byte\(4) & ((\VDU|ps2Byte\(0) & (\VDU|Mux6~4_combout\)) # (!\VDU|ps2Byte\(0) & ((\VDU|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|ps2Byte\(0),
	datac => \VDU|Mux6~4_combout\,
	datad => \VDU|Mux6~9_combout\,
	combout => \VDU|Mux6~10_combout\);

-- Location: LCCOMB_X26_Y2_N14
\VDU|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~2_combout\ = (\VDU|ps2Byte\(1) & ((\VDU|ps2Byte\(5)) # ((!\VDU|ps2Byte\(3) & \VDU|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(1),
	datac => \VDU|ps2Byte\(5),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~2_combout\);

-- Location: LCCOMB_X26_Y2_N16
\VDU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~1_combout\ = (\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(5) & ((\VDU|ps2Byte\(6)))) # (!\VDU|ps2Byte\(5) & (\VDU|ps2Byte\(1) & !\VDU|ps2Byte\(6))))) # (!\VDU|ps2Byte\(3) & ((\VDU|ps2Byte\(5)) # ((!\VDU|ps2Byte\(1) & \VDU|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Byte\(5),
	datac => \VDU|ps2Byte\(1),
	datad => \VDU|ps2Byte\(6),
	combout => \VDU|Mux6~1_combout\);

-- Location: LCCOMB_X26_Y2_N18
\VDU|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~15_combout\ = (\VDU|Mux6~1_combout\ & (\VDU|ps2Byte\(3) $ (((\VDU|ps2Byte\(2)))))) # (!\VDU|Mux6~1_combout\ & ((\VDU|ps2Byte\(3) & (\VDU|ps2Shift~regout\ & \VDU|ps2Byte\(2))) # (!\VDU|ps2Byte\(3) & (!\VDU|ps2Shift~regout\ & !\VDU|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(3),
	datab => \VDU|ps2Shift~regout\,
	datac => \VDU|Mux6~1_combout\,
	datad => \VDU|ps2Byte\(2),
	combout => \VDU|Mux6~15_combout\);

-- Location: LCCOMB_X26_Y2_N4
\VDU|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~16_combout\ = (\VDU|Mux6~1_combout\ & ((\VDU|Mux6~15_combout\) # (\VDU|ps2Byte\(2) $ (\VDU|Mux6~2_combout\)))) # (!\VDU|Mux6~1_combout\ & (((\VDU|Mux6~2_combout\ & \VDU|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(2),
	datab => \VDU|Mux6~2_combout\,
	datac => \VDU|Mux6~1_combout\,
	datad => \VDU|Mux6~15_combout\,
	combout => \VDU|Mux6~16_combout\);

-- Location: LCCOMB_X25_Y2_N18
\VDU|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux6~14_combout\ = (\VDU|ps2Byte\(4) & ((\VDU|Mux6~10_combout\ & (\VDU|Mux6~13_combout\)) # (!\VDU|Mux6~10_combout\ & ((\VDU|Mux6~16_combout\))))) # (!\VDU|ps2Byte\(4) & (((\VDU|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|ps2Byte\(4),
	datab => \VDU|Mux6~13_combout\,
	datac => \VDU|Mux6~10_combout\,
	datad => \VDU|Mux6~16_combout\,
	combout => \VDU|Mux6~14_combout\);

-- Location: LCCOMB_X24_Y2_N20
\VDU|ps2ConvertedByte~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|ps2ConvertedByte~9_combout\ = (\VDU|LessThan19~0_combout\ & ((\VDU|Mux7~0_combout\) # ((!\VDU|ps2Byte\(7) & \VDU|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan19~0_combout\,
	datab => \VDU|Mux7~0_combout\,
	datac => \VDU|ps2Byte\(7),
	datad => \VDU|Mux6~14_combout\,
	combout => \VDU|ps2ConvertedByte~9_combout\);

-- Location: LCFF_X24_Y2_N21
\VDU|ps2ConvertedByte[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|ps2ConvertedByte~9_combout\,
	ena => \VDU|ps2ConvertedByte[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|ps2ConvertedByte\(1));

-- Location: LCCOMB_X15_Y5_N14
\VDU|kbBuffer~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~109_combout\ = (\VDU|ps2ConvertedByte\(1)) # (\VDU|kbd_ctl~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|ps2ConvertedByte\(1),
	datad => \VDU|kbd_ctl~3_combout\,
	combout => \VDU|kbBuffer~109_combout\);

-- Location: LCFF_X15_Y5_N1
\VDU|kbBuffer~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~47_regout\);

-- Location: LCFF_X14_Y5_N21
\VDU|kbBuffer~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~61_regout\);

-- Location: LCFF_X15_Y5_N7
\VDU|kbBuffer~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~54_regout\);

-- Location: LCCOMB_X14_Y5_N26
\VDU|kbBuffer~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~81_combout\ = (\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~54_regout\) # (\VDU|kbReadPointer\(0))))) # (!\VDU|kbReadPointer\(1) & (\VDU|kbBuffer~40_regout\ & ((!\VDU|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbBuffer~40_regout\,
	datab => \VDU|kbBuffer~54_regout\,
	datac => \VDU|kbReadPointer\(1),
	datad => \VDU|kbReadPointer\(0),
	combout => \VDU|kbBuffer~81_combout\);

-- Location: LCCOMB_X14_Y5_N20
\VDU|kbBuffer~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~82_combout\ = (\VDU|kbReadPointer\(0) & ((\VDU|kbBuffer~81_combout\ & ((\VDU|kbBuffer~61_regout\))) # (!\VDU|kbBuffer~81_combout\ & (\VDU|kbBuffer~47_regout\)))) # (!\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~47_regout\,
	datac => \VDU|kbBuffer~61_regout\,
	datad => \VDU|kbBuffer~81_combout\,
	combout => \VDU|kbBuffer~82_combout\);

-- Location: LCFF_X21_Y5_N25
\VDU|kbBuffer~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~26_regout\);

-- Location: LCFF_X18_Y5_N21
\VDU|kbBuffer~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~33_regout\);

-- Location: LCFF_X18_Y5_N11
\VDU|kbBuffer~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~12_regout\);

-- Location: LCFF_X20_Y5_N29
\VDU|kbBuffer~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|kbBuffer~109_combout\,
	sload => VCC,
	ena => \VDU|kbBuffer~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|kbBuffer~19_regout\);

-- Location: LCCOMB_X20_Y5_N28
\VDU|kbBuffer~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~79_combout\ = (\VDU|kbReadPointer\(0) & (((\VDU|kbBuffer~19_regout\) # (\VDU|kbReadPointer\(1))))) # (!\VDU|kbReadPointer\(0) & (\VDU|kbBuffer~12_regout\ & ((!\VDU|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(0),
	datab => \VDU|kbBuffer~12_regout\,
	datac => \VDU|kbBuffer~19_regout\,
	datad => \VDU|kbReadPointer\(1),
	combout => \VDU|kbBuffer~79_combout\);

-- Location: LCCOMB_X20_Y5_N6
\VDU|kbBuffer~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|kbBuffer~80_combout\ = (\VDU|kbReadPointer\(1) & ((\VDU|kbBuffer~79_combout\ & ((\VDU|kbBuffer~33_regout\))) # (!\VDU|kbBuffer~79_combout\ & (\VDU|kbBuffer~26_regout\)))) # (!\VDU|kbReadPointer\(1) & (((\VDU|kbBuffer~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(1),
	datab => \VDU|kbBuffer~26_regout\,
	datac => \VDU|kbBuffer~33_regout\,
	datad => \VDU|kbBuffer~79_combout\,
	combout => \VDU|kbBuffer~80_combout\);

-- Location: LCCOMB_X13_Y5_N14
\VDU|dataOut[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dataOut[1]~1_combout\ = (\VDU|kbReadPointer\(2) & (\VDU|kbBuffer~82_combout\)) # (!\VDU|kbReadPointer\(2) & ((\VDU|kbBuffer~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|kbReadPointer\(2),
	datab => \VDU|kbBuffer~82_combout\,
	datad => \VDU|kbBuffer~80_combout\,
	combout => \VDU|dataOut[1]~1_combout\);

-- Location: LCFF_X13_Y5_N15
\VDU|dataOut[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \comb~8clkctrl_outclk\,
	datain => \VDU|dataOut[1]~1_combout\,
	sdata => \VDU|display_store~47_combout\,
	sload => \CPU|ALT_INV_Mux76~1_combout\,
	ena => \VDU|ALT_INV_func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dataOut\(1));

-- Location: LCCOMB_X19_Y8_N10
\CPU|BAH[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|BAH[1]~1_combout\ = (\w_n_VDUCS~0_combout\ & ((\VDU|dataOut\(1)))) # (!\w_n_VDUCS~0_combout\ & (\w_cpuDataIn[1]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \w_n_VDUCS~0_combout\,
	datac => \w_cpuDataIn[1]~18_combout\,
	datad => \VDU|dataOut\(1),
	combout => \CPU|BAH[1]~1_combout\);

-- Location: LCFF_X13_Y7_N3
\CPU|IR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~regout\,
	sdata => \CPU|BAH[1]~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => VCC,
	ena => \CPU|mcode|Mux37~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|IR\(1));

-- Location: LCCOMB_X12_Y9_N12
\CPU|mcode|Mux108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux108~0_combout\ = (\CPU|IR\(0)) # ((!\CPU|IR\(3) & ((\CPU|IR\(1)) # (\CPU|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(3),
	datab => \CPU|IR\(1),
	datac => \CPU|IR\(0),
	datad => \CPU|IR\(4),
	combout => \CPU|mcode|Mux108~0_combout\);

-- Location: LCCOMB_X12_Y9_N22
\CPU|mcode|Mux111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux111~0_combout\ = (!\CPU|IR\(2) & !\CPU|mcode|Mux108~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(2),
	datad => \CPU|mcode|Mux108~0_combout\,
	combout => \CPU|mcode|Mux111~0_combout\);

-- Location: LCCOMB_X17_Y6_N12
\CPU|mcode|Mux99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux99~0_combout\ = (\CPU|MCycle\(1) & (((!\CPU|IR\(3))))) # (!\CPU|MCycle\(1) & (!\CPU|IR\(5) & (!\CPU|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(5),
	datab => \CPU|MCycle\(0),
	datac => \CPU|IR\(3),
	datad => \CPU|MCycle\(1),
	combout => \CPU|mcode|Mux99~0_combout\);

-- Location: LCCOMB_X17_Y6_N28
\CPU|mcode|Mux99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|mcode|Mux99~1_combout\ = (!\CPU|IR\(0) & (\CPU|mcode|Mux111~0_combout\ & (\CPU|mcode|Mux100~2_combout\ & \CPU|mcode|Mux99~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|IR\(0),
	datab => \CPU|mcode|Mux111~0_combout\,
	datac => \CPU|mcode|Mux100~2_combout\,
	datad => \CPU|mcode|Mux99~0_combout\,
	combout => \CPU|mcode|Mux99~1_combout\);

-- Location: LCFF_X17_Y6_N29
\CPU|Write_Data_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|mcode|Mux99~1_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|Write_Data_r\(2));

-- Location: LCCOMB_X15_Y6_N6
\CPU|Mux84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux84~0_combout\ = (\CPU|Write_Data_r\(0) & (((\CPU|Write_Data_r\(1))))) # (!\CPU|Write_Data_r\(0) & ((\CPU|Write_Data_r\(1) & (\CPU|PC\(0))) # (!\CPU|Write_Data_r\(1) & ((\CPU|S\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(0),
	datab => \CPU|S\(0),
	datac => \CPU|Write_Data_r\(0),
	datad => \CPU|Write_Data_r\(1),
	combout => \CPU|Mux84~0_combout\);

-- Location: LCCOMB_X15_Y6_N20
\CPU|Mux84~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux84~1_combout\ = (\CPU|Write_Data_r\(0) & ((\CPU|Mux84~0_combout\ & (\CPU|PC\(8))) # (!\CPU|Mux84~0_combout\ & ((\CPU|P\(0)))))) # (!\CPU|Write_Data_r\(0) & (((\CPU|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|PC\(8),
	datab => \CPU|Write_Data_r\(0),
	datac => \CPU|P\(0),
	datad => \CPU|Mux84~0_combout\,
	combout => \CPU|Mux84~1_combout\);

-- Location: LCCOMB_X20_Y6_N18
\CPU|ABC[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|ABC[0]~feeder_combout\ = \CPU|alu|Mux7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU|alu|Mux7~10_combout\,
	combout => \CPU|ABC[0]~feeder_combout\);

-- Location: LCFF_X20_Y6_N19
\CPU|ABC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \w_cpuClk~clkctrl_outclk\,
	datain => \CPU|ABC[0]~feeder_combout\,
	ena => \CPU|ABC[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \CPU|ABC\(0));

-- Location: LCCOMB_X20_Y6_N30
\CPU|Mux84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux84~2_combout\ = (\CPU|Write_Data_r\(1) & (((\CPU|Write_Data_r\(0))))) # (!\CPU|Write_Data_r\(1) & ((\CPU|Write_Data_r\(0) & ((\CPU|ABC\(0)))) # (!\CPU|Write_Data_r\(0) & (\CPU|DL\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|DL\(0),
	datab => \CPU|ABC\(0),
	datac => \CPU|Write_Data_r\(1),
	datad => \CPU|Write_Data_r\(0),
	combout => \CPU|Mux84~2_combout\);

-- Location: LCCOMB_X20_Y6_N24
\CPU|Mux84~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux84~3_combout\ = (\CPU|Write_Data_r\(1) & ((\CPU|Mux84~2_combout\ & ((\CPU|Y\(0)))) # (!\CPU|Mux84~2_combout\ & (\CPU|X\(0))))) # (!\CPU|Write_Data_r\(1) & (((\CPU|Mux84~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Write_Data_r\(1),
	datab => \CPU|X\(0),
	datac => \CPU|Y\(0),
	datad => \CPU|Mux84~2_combout\,
	combout => \CPU|Mux84~3_combout\);

-- Location: LCCOMB_X15_Y6_N0
\CPU|Mux84~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CPU|Mux84~4_combout\ = (\CPU|Write_Data_r\(2) & (\CPU|Mux84~1_combout\)) # (!\CPU|Write_Data_r\(2) & ((\CPU|Mux84~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU|Write_Data_r\(2),
	datac => \CPU|Mux84~1_combout\,
	datad => \CPU|Mux84~3_combout\,
	combout => \CPU|Mux84~4_combout\);

-- Location: LCCOMB_X19_Y8_N26
\io_extSRamData~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \io_extSRamData~16_combout\ = (\CPU|R_W_n_i~regout\ & (((!\CPU|Mux61~combout\) # (!\CPU|Mux62~combout\)) # (!\CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|R_W_n_i~regout\,
	datab => \CPU|Mux63~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux61~combout\,
	combout => \io_extSRamData~16_combout\);

-- Location: LCCOMB_X20_Y7_N16
\UART|txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txd~0_combout\ = (\BaudRateGen|o_serialEn~regout\ & !\UART|func_reset~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BaudRateGen|o_serialEn~regout\,
	datac => \UART|func_reset~regout\,
	combout => \UART|txd~0_combout\);

-- Location: LCCOMB_X17_Y7_N24
\UART|txByteSent~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txByteSent~0_combout\ = (!\UART|txState.idle~regout\ & (\UART|txByteSent~regout\ $ (\UART|txByteWritten~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txByteSent~regout\,
	datac => \UART|txState.idle~regout\,
	datad => \UART|txByteWritten~regout\,
	combout => \UART|txByteSent~0_combout\);

-- Location: LCCOMB_X17_Y10_N6
\UART|txBitCount[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBitCount[0]~0_combout\ = (\BaudRateGen|o_serialEn~regout\ & ((\UART|txByteSent~0_combout\) # ((!\UART|Equal8~0_combout\ & \UART|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Equal8~0_combout\,
	datab => \UART|Selector25~0_combout\,
	datac => \BaudRateGen|o_serialEn~regout\,
	datad => \UART|txByteSent~0_combout\,
	combout => \UART|txBitCount[0]~0_combout\);

-- Location: LCCOMB_X17_Y10_N14
\UART|txBitCount[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBitCount[0]~2_combout\ = (\UART|txBitCount\(0) & ((!\UART|txBitCount[0]~0_combout\))) # (!\UART|txBitCount\(0) & (\UART|txState.dataBit~regout\ & \UART|txBitCount[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|txState.dataBit~regout\,
	datac => \UART|txBitCount\(0),
	datad => \UART|txBitCount[0]~0_combout\,
	combout => \UART|txBitCount[0]~2_combout\);

-- Location: LCFF_X17_Y10_N15
\UART|txBitCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txBitCount[0]~2_combout\,
	aclr => \UART|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBitCount\(0));

-- Location: LCCOMB_X17_Y10_N8
\UART|txBitCount[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBitCount[3]~1_combout\ = (\UART|txBitCount[0]~0_combout\ & (\UART|Add9~0_combout\ & (\UART|txState.dataBit~regout\))) # (!\UART|txBitCount[0]~0_combout\ & (((\UART|txBitCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Add9~0_combout\,
	datab => \UART|txState.dataBit~regout\,
	datac => \UART|txBitCount\(3),
	datad => \UART|txBitCount[0]~0_combout\,
	combout => \UART|txBitCount[3]~1_combout\);

-- Location: LCFF_X17_Y10_N9
\UART|txBitCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txBitCount[3]~1_combout\,
	aclr => \UART|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBitCount\(3));

-- Location: LCCOMB_X17_Y10_N10
\UART|txBitCount[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txBitCount[2]~4_combout\ = (\UART|txBitCount[0]~0_combout\ & (\UART|Add9~1_combout\ & (\UART|txState.dataBit~regout\))) # (!\UART|txBitCount[0]~0_combout\ & (((\UART|txBitCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Add9~1_combout\,
	datab => \UART|txState.dataBit~regout\,
	datac => \UART|txBitCount\(2),
	datad => \UART|txBitCount[0]~0_combout\,
	combout => \UART|txBitCount[2]~4_combout\);

-- Location: LCFF_X17_Y10_N11
\UART|txBitCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txBitCount[2]~4_combout\,
	aclr => \UART|func_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txBitCount\(2));

-- Location: LCCOMB_X17_Y10_N12
\UART|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Equal8~0_combout\ = (!\UART|txBitCount\(1) & (!\UART|txBitCount\(0) & (\UART|txBitCount\(3) & !\UART|txBitCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBitCount\(1),
	datab => \UART|txBitCount\(0),
	datac => \UART|txBitCount\(3),
	datad => \UART|txBitCount\(2),
	combout => \UART|Equal8~0_combout\);

-- Location: LCCOMB_X18_Y7_N24
\UART|txd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txd~3_combout\ = (\UART|Selector25~0_combout\ & ((\UART|txBuffer\(0)) # (\UART|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txBuffer\(0),
	datab => \UART|Equal8~0_combout\,
	datad => \UART|Selector25~0_combout\,
	combout => \UART|txd~3_combout\);

-- Location: LCCOMB_X18_Y7_N26
\UART|txd~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txd~4_combout\ = (\UART|txState.idle~regout\ & (((\UART|txd~3_combout\)))) # (!\UART|txState.idle~regout\ & (\UART|txByteSent~regout\ $ (((!\UART|txByteWritten~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txByteSent~regout\,
	datab => \UART|txState.idle~regout\,
	datac => \UART|txd~3_combout\,
	datad => \UART|txByteWritten~regout\,
	combout => \UART|txd~4_combout\);

-- Location: LCCOMB_X19_Y7_N12
\UART|txd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|txd~2_combout\ = (\UART|txd~0_combout\ & ((\UART|txd~4_combout\) # ((!\UART|txd~1_combout\ & \UART|txd~regout\)))) # (!\UART|txd~0_combout\ & (((\UART|txd~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|txd~1_combout\,
	datab => \UART|txd~0_combout\,
	datac => \UART|txd~regout\,
	datad => \UART|txd~4_combout\,
	combout => \UART|txd~2_combout\);

-- Location: LCFF_X19_Y7_N13
\UART|txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|txd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|txd~regout\);

-- Location: LCCOMB_X20_Y11_N22
\UART|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~2_combout\ = (\UART|rxInPointer\(1) & ((\UART|rxReadPointer\(1) & (!\UART|Add2~1\)) # (!\UART|rxReadPointer\(1) & (\UART|Add2~1\ & VCC)))) # (!\UART|rxInPointer\(1) & ((\UART|rxReadPointer\(1) & ((\UART|Add2~1\) # (GND))) # 
-- (!\UART|rxReadPointer\(1) & (!\UART|Add2~1\))))
-- \UART|Add2~3\ = CARRY((\UART|rxInPointer\(1) & (\UART|rxReadPointer\(1) & !\UART|Add2~1\)) # (!\UART|rxInPointer\(1) & ((\UART|rxReadPointer\(1)) # (!\UART|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(1),
	datab => \UART|rxReadPointer\(1),
	datad => VCC,
	cin => \UART|Add2~1\,
	combout => \UART|Add2~2_combout\,
	cout => \UART|Add2~3\);

-- Location: LCCOMB_X20_Y11_N24
\UART|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~4_combout\ = ((\UART|rxInPointer\(2) $ (\UART|rxReadPointer\(2) $ (\UART|Add2~3\)))) # (GND)
-- \UART|Add2~5\ = CARRY((\UART|rxInPointer\(2) & ((!\UART|Add2~3\) # (!\UART|rxReadPointer\(2)))) # (!\UART|rxInPointer\(2) & (!\UART|rxReadPointer\(2) & !\UART|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxReadPointer\(2),
	datad => VCC,
	cin => \UART|Add2~3\,
	combout => \UART|Add2~4_combout\,
	cout => \UART|Add2~5\);

-- Location: LCCOMB_X20_Y11_N26
\UART|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~6_combout\ = (\UART|rxReadPointer\(3) & ((\UART|rxInPointer\(3) & (!\UART|Add2~5\)) # (!\UART|rxInPointer\(3) & ((\UART|Add2~5\) # (GND))))) # (!\UART|rxReadPointer\(3) & ((\UART|rxInPointer\(3) & (\UART|Add2~5\ & VCC)) # 
-- (!\UART|rxInPointer\(3) & (!\UART|Add2~5\))))
-- \UART|Add2~7\ = CARRY((\UART|rxReadPointer\(3) & ((!\UART|Add2~5\) # (!\UART|rxInPointer\(3)))) # (!\UART|rxReadPointer\(3) & (!\UART|rxInPointer\(3) & !\UART|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(3),
	datab => \UART|rxInPointer\(3),
	datad => VCC,
	cin => \UART|Add2~5\,
	combout => \UART|Add2~6_combout\,
	cout => \UART|Add2~7\);

-- Location: LCCOMB_X20_Y11_N18
\UART|n_rts~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~3_combout\ = (\UART|n_rts~regout\ & ((\UART|Add2~2_combout\) # ((\UART|Add2~4_combout\)))) # (!\UART|n_rts~regout\ & (\UART|Add2~6_combout\ & ((\UART|Add2~2_combout\) # (\UART|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|n_rts~regout\,
	datab => \UART|Add2~2_combout\,
	datac => \UART|Add2~4_combout\,
	datad => \UART|Add2~6_combout\,
	combout => \UART|n_rts~3_combout\);

-- Location: LCCOMB_X20_Y11_N28
\UART|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~8_combout\ = ((\UART|rxInPointer\(4) $ (\UART|rxReadPointer\(4) $ (\UART|Add2~7\)))) # (GND)
-- \UART|Add2~9\ = CARRY((\UART|rxInPointer\(4) & ((!\UART|Add2~7\) # (!\UART|rxReadPointer\(4)))) # (!\UART|rxInPointer\(4) & (!\UART|rxReadPointer\(4) & !\UART|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(4),
	datab => \UART|rxReadPointer\(4),
	datad => VCC,
	cin => \UART|Add2~7\,
	combout => \UART|Add2~8_combout\,
	cout => \UART|Add2~9\);

-- Location: LCCOMB_X20_Y11_N30
\UART|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add2~10_combout\ = \UART|rxInPointer\(5) $ (\UART|Add2~9\ $ (!\UART|rxReadPointer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(5),
	datad => \UART|rxReadPointer\(5),
	cin => \UART|Add2~9\,
	combout => \UART|Add2~10_combout\);

-- Location: LCCOMB_X20_Y11_N14
\UART|n_rts~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~5_combout\ = (\UART|Add2~10_combout\) # ((\UART|Add2~8_combout\) # ((\UART|n_rts~4_combout\ & \UART|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|n_rts~4_combout\,
	datab => \UART|Add2~6_combout\,
	datac => \UART|Add2~10_combout\,
	datad => \UART|Add2~8_combout\,
	combout => \UART|n_rts~5_combout\);

-- Location: LCCOMB_X21_Y11_N14
\UART|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add0~0_combout\ = \UART|rxInPointer\(4) $ (\UART|rxInPointer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART|rxInPointer\(4),
	datad => \UART|rxInPointer\(5),
	combout => \UART|Add0~0_combout\);

-- Location: LCCOMB_X21_Y11_N18
\UART|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~0_combout\ = (\UART|rxReadPointer\(0) & (\UART|rxInPointer\(0) $ (VCC))) # (!\UART|rxReadPointer\(0) & ((\UART|rxInPointer\(0)) # (GND)))
-- \UART|Add1~1\ = CARRY((\UART|rxInPointer\(0)) # (!\UART|rxReadPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxReadPointer\(0),
	datab => \UART|rxInPointer\(0),
	datad => VCC,
	combout => \UART|Add1~0_combout\,
	cout => \UART|Add1~1\);

-- Location: LCCOMB_X21_Y11_N22
\UART|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~4_combout\ = ((\UART|rxInPointer\(2) $ (\UART|rxReadPointer\(2) $ (\UART|Add1~3\)))) # (GND)
-- \UART|Add1~5\ = CARRY((\UART|rxInPointer\(2) & ((!\UART|Add1~3\) # (!\UART|rxReadPointer\(2)))) # (!\UART|rxInPointer\(2) & (!\UART|rxReadPointer\(2) & !\UART|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(2),
	datab => \UART|rxReadPointer\(2),
	datad => VCC,
	cin => \UART|Add1~3\,
	combout => \UART|Add1~4_combout\,
	cout => \UART|Add1~5\);

-- Location: LCCOMB_X21_Y11_N24
\UART|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~6_combout\ = (\UART|rxInPointer\(3) & ((\UART|rxReadPointer\(3) & (!\UART|Add1~5\)) # (!\UART|rxReadPointer\(3) & (\UART|Add1~5\ & VCC)))) # (!\UART|rxInPointer\(3) & ((\UART|rxReadPointer\(3) & ((\UART|Add1~5\) # (GND))) # 
-- (!\UART|rxReadPointer\(3) & (!\UART|Add1~5\))))
-- \UART|Add1~7\ = CARRY((\UART|rxInPointer\(3) & (\UART|rxReadPointer\(3) & !\UART|Add1~5\)) # (!\UART|rxInPointer\(3) & ((\UART|rxReadPointer\(3)) # (!\UART|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART|rxInPointer\(3),
	datab => \UART|rxReadPointer\(3),
	datad => VCC,
	cin => \UART|Add1~5\,
	combout => \UART|Add1~6_combout\,
	cout => \UART|Add1~7\);

-- Location: LCCOMB_X21_Y11_N28
\UART|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|Add1~10_combout\ = \UART|Add0~0_combout\ $ (\UART|Add1~9\ $ (!\UART|rxReadPointer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART|Add0~0_combout\,
	datad => \UART|rxReadPointer\(5),
	cin => \UART|Add1~9\,
	combout => \UART|Add1~10_combout\);

-- Location: LCCOMB_X21_Y11_N16
\UART|n_rts~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~1_combout\ = (\UART|Add1~6_combout\ & ((\UART|n_rts~regout\) # (\UART|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|n_rts~regout\,
	datac => \UART|Add1~6_combout\,
	datad => \UART|Add1~0_combout\,
	combout => \UART|n_rts~1_combout\);

-- Location: LCCOMB_X21_Y11_N0
\UART|n_rts~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~0_combout\ = (\UART|Add1~2_combout\ & ((\UART|n_rts~regout\) # ((\UART|Add1~6_combout\)))) # (!\UART|Add1~2_combout\ & (\UART|Add1~4_combout\ & ((\UART|n_rts~regout\) # (\UART|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Add1~2_combout\,
	datab => \UART|n_rts~regout\,
	datac => \UART|Add1~6_combout\,
	datad => \UART|Add1~4_combout\,
	combout => \UART|n_rts~0_combout\);

-- Location: LCCOMB_X21_Y11_N30
\UART|n_rts~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~2_combout\ = (\UART|Add1~8_combout\) # ((\UART|Add1~10_combout\) # ((\UART|n_rts~1_combout\) # (\UART|n_rts~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|Add1~8_combout\,
	datab => \UART|Add1~10_combout\,
	datac => \UART|n_rts~1_combout\,
	datad => \UART|n_rts~0_combout\,
	combout => \UART|n_rts~2_combout\);

-- Location: LCCOMB_X20_Y11_N12
\UART|n_rts~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART|n_rts~6_combout\ = (\UART|LessThan0~10_combout\ & (((\UART|n_rts~2_combout\)))) # (!\UART|LessThan0~10_combout\ & ((\UART|n_rts~3_combout\) # ((\UART|n_rts~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART|LessThan0~10_combout\,
	datab => \UART|n_rts~3_combout\,
	datac => \UART|n_rts~5_combout\,
	datad => \UART|n_rts~2_combout\,
	combout => \UART|n_rts~6_combout\);

-- Location: LCFF_X20_Y11_N13
\UART|n_rts\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \UART|n_rts~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART|n_rts~regout\);

-- Location: LCCOMB_X12_Y4_N22
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X3_Y3_N6
\VDU|charHoriz[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[0]~8_combout\ = \VDU|charHoriz\(0) $ (VCC)
-- \VDU|charHoriz[0]~9\ = CARRY(\VDU|charHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(0),
	datad => VCC,
	combout => \VDU|charHoriz[0]~8_combout\,
	cout => \VDU|charHoriz[0]~9\);

-- Location: LCCOMB_X18_Y1_N2
\VDU|horizCount[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[0]~12_combout\ = \VDU|horizCount\(0) $ (VCC)
-- \VDU|horizCount[0]~13\ = CARRY(\VDU|horizCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(0),
	datad => VCC,
	combout => \VDU|horizCount[0]~12_combout\,
	cout => \VDU|horizCount[0]~13\);

-- Location: LCCOMB_X18_Y1_N20
\VDU|horizCount[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[9]~30_combout\ = (\VDU|horizCount\(9) & (!\VDU|horizCount[8]~29\)) # (!\VDU|horizCount\(9) & ((\VDU|horizCount[8]~29\) # (GND)))
-- \VDU|horizCount[9]~31\ = CARRY((!\VDU|horizCount[8]~29\) # (!\VDU|horizCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(9),
	datad => VCC,
	cin => \VDU|horizCount[8]~29\,
	combout => \VDU|horizCount[9]~30_combout\,
	cout => \VDU|horizCount[9]~31\);

-- Location: LCCOMB_X18_Y1_N22
\VDU|horizCount[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[10]~32_combout\ = (\VDU|horizCount\(10) & (\VDU|horizCount[9]~31\ $ (GND))) # (!\VDU|horizCount\(10) & (!\VDU|horizCount[9]~31\ & VCC))
-- \VDU|horizCount[10]~33\ = CARRY((\VDU|horizCount\(10) & !\VDU|horizCount[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(10),
	datad => VCC,
	cin => \VDU|horizCount[9]~31\,
	combout => \VDU|horizCount[10]~32_combout\,
	cout => \VDU|horizCount[10]~33\);

-- Location: LCFF_X18_Y1_N23
\VDU|horizCount[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[10]~32_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(10));

-- Location: LCCOMB_X18_Y1_N24
\VDU|horizCount[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[11]~34_combout\ = \VDU|horizCount\(11) $ (\VDU|horizCount[10]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(11),
	cin => \VDU|horizCount[10]~33\,
	combout => \VDU|horizCount[11]~34_combout\);

-- Location: LCFF_X18_Y1_N25
\VDU|horizCount[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[11]~34_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(11));

-- Location: LCCOMB_X17_Y1_N20
\VDU|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan0~0_combout\ = (!\VDU|horizCount\(7) & (!\VDU|horizCount\(6) & !\VDU|horizCount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(7),
	datac => \VDU|horizCount\(6),
	datad => \VDU|horizCount\(8),
	combout => \VDU|LessThan0~0_combout\);

-- Location: LCCOMB_X17_Y1_N10
\VDU|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan0~1_combout\ = (\VDU|horizCount\(11)) # ((\VDU|horizCount\(10) & (!\VDU|LessThan0~0_combout\ & \VDU|horizCount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(10),
	datab => \VDU|horizCount\(11),
	datac => \VDU|LessThan0~0_combout\,
	datad => \VDU|horizCount\(9),
	combout => \VDU|LessThan0~1_combout\);

-- Location: LCFF_X18_Y1_N3
\VDU|horizCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[0]~12_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(0));

-- Location: LCCOMB_X18_Y1_N4
\VDU|horizCount[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[1]~14_combout\ = (\VDU|horizCount\(1) & (!\VDU|horizCount[0]~13\)) # (!\VDU|horizCount\(1) & ((\VDU|horizCount[0]~13\) # (GND)))
-- \VDU|horizCount[1]~15\ = CARRY((!\VDU|horizCount[0]~13\) # (!\VDU|horizCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(1),
	datad => VCC,
	cin => \VDU|horizCount[0]~13\,
	combout => \VDU|horizCount[1]~14_combout\,
	cout => \VDU|horizCount[1]~15\);

-- Location: LCFF_X18_Y1_N5
\VDU|horizCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[1]~14_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(1));

-- Location: LCCOMB_X18_Y1_N6
\VDU|horizCount[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[2]~16_combout\ = (\VDU|horizCount\(2) & (\VDU|horizCount[1]~15\ $ (GND))) # (!\VDU|horizCount\(2) & (!\VDU|horizCount[1]~15\ & VCC))
-- \VDU|horizCount[2]~17\ = CARRY((\VDU|horizCount\(2) & !\VDU|horizCount[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(2),
	datad => VCC,
	cin => \VDU|horizCount[1]~15\,
	combout => \VDU|horizCount[2]~16_combout\,
	cout => \VDU|horizCount[2]~17\);

-- Location: LCCOMB_X18_Y1_N8
\VDU|horizCount[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[3]~18_combout\ = (\VDU|horizCount\(3) & (!\VDU|horizCount[2]~17\)) # (!\VDU|horizCount\(3) & ((\VDU|horizCount[2]~17\) # (GND)))
-- \VDU|horizCount[3]~19\ = CARRY((!\VDU|horizCount[2]~17\) # (!\VDU|horizCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(3),
	datad => VCC,
	cin => \VDU|horizCount[2]~17\,
	combout => \VDU|horizCount[3]~18_combout\,
	cout => \VDU|horizCount[3]~19\);

-- Location: LCFF_X18_Y1_N9
\VDU|horizCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[3]~18_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(3));

-- Location: LCCOMB_X18_Y1_N12
\VDU|horizCount[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[5]~22_combout\ = (\VDU|horizCount\(5) & (!\VDU|horizCount[4]~21\)) # (!\VDU|horizCount\(5) & ((\VDU|horizCount[4]~21\) # (GND)))
-- \VDU|horizCount[5]~23\ = CARRY((!\VDU|horizCount[4]~21\) # (!\VDU|horizCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(5),
	datad => VCC,
	cin => \VDU|horizCount[4]~21\,
	combout => \VDU|horizCount[5]~22_combout\,
	cout => \VDU|horizCount[5]~23\);

-- Location: LCCOMB_X18_Y1_N14
\VDU|horizCount[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[6]~24_combout\ = (\VDU|horizCount\(6) & (\VDU|horizCount[5]~23\ $ (GND))) # (!\VDU|horizCount\(6) & (!\VDU|horizCount[5]~23\ & VCC))
-- \VDU|horizCount[6]~25\ = CARRY((\VDU|horizCount\(6) & !\VDU|horizCount[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(6),
	datad => VCC,
	cin => \VDU|horizCount[5]~23\,
	combout => \VDU|horizCount[6]~24_combout\,
	cout => \VDU|horizCount[6]~25\);

-- Location: LCFF_X18_Y1_N15
\VDU|horizCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[6]~24_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(6));

-- Location: LCCOMB_X18_Y1_N16
\VDU|horizCount[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[7]~26_combout\ = (\VDU|horizCount\(7) & (!\VDU|horizCount[6]~25\)) # (!\VDU|horizCount\(7) & ((\VDU|horizCount[6]~25\) # (GND)))
-- \VDU|horizCount[7]~27\ = CARRY((!\VDU|horizCount[6]~25\) # (!\VDU|horizCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(7),
	datad => VCC,
	cin => \VDU|horizCount[6]~25\,
	combout => \VDU|horizCount[7]~26_combout\,
	cout => \VDU|horizCount[7]~27\);

-- Location: LCCOMB_X18_Y1_N18
\VDU|horizCount[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|horizCount[8]~28_combout\ = (\VDU|horizCount\(8) & (\VDU|horizCount[7]~27\ $ (GND))) # (!\VDU|horizCount\(8) & (!\VDU|horizCount[7]~27\ & VCC))
-- \VDU|horizCount[8]~29\ = CARRY((\VDU|horizCount\(8) & !\VDU|horizCount[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|horizCount\(8),
	datad => VCC,
	cin => \VDU|horizCount[7]~27\,
	combout => \VDU|horizCount[8]~28_combout\,
	cout => \VDU|horizCount[8]~29\);

-- Location: LCFF_X18_Y1_N19
\VDU|horizCount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[8]~28_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(8));

-- Location: LCFF_X18_Y1_N21
\VDU|horizCount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[9]~30_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(9));

-- Location: LCFF_X18_Y1_N7
\VDU|horizCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[2]~16_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(2));

-- Location: LCCOMB_X18_Y1_N28
\VDU|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan1~0_combout\ = (!\VDU|horizCount\(4) & (((!\VDU|horizCount\(1) & !\VDU|horizCount\(2))) # (!\VDU|horizCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(4),
	datab => \VDU|horizCount\(3),
	datac => \VDU|horizCount\(1),
	datad => \VDU|horizCount\(2),
	combout => \VDU|LessThan1~0_combout\);

-- Location: LCFF_X18_Y1_N13
\VDU|horizCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[5]~22_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(5));

-- Location: LCCOMB_X18_Y1_N26
\VDU|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan1~1_combout\ = (!\VDU|horizCount\(7) & (!\VDU|horizCount\(6) & ((\VDU|LessThan1~0_combout\) # (!\VDU|horizCount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(7),
	datab => \VDU|LessThan1~0_combout\,
	datac => \VDU|horizCount\(6),
	datad => \VDU|horizCount\(5),
	combout => \VDU|LessThan1~1_combout\);

-- Location: LCCOMB_X17_Y1_N0
\VDU|hActive~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|hActive~0_combout\ = (\VDU|horizCount\(10) & (((\VDU|LessThan1~1_combout\ & !\VDU|horizCount\(8))) # (!\VDU|horizCount\(9)))) # (!\VDU|horizCount\(10) & ((\VDU|horizCount\(9)) # ((!\VDU|LessThan1~1_combout\ & \VDU|horizCount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(10),
	datab => \VDU|horizCount\(9),
	datac => \VDU|LessThan1~1_combout\,
	datad => \VDU|horizCount\(8),
	combout => \VDU|hActive~0_combout\);

-- Location: LCCOMB_X15_Y2_N28
\VDU|hActive~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|hActive~1_combout\ = (\VDU|LessThan0~1_combout\ & (\VDU|hActive~regout\)) # (!\VDU|LessThan0~1_combout\ & ((\VDU|hActive~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan0~1_combout\,
	datac => \VDU|hActive~regout\,
	datad => \VDU|hActive~0_combout\,
	combout => \VDU|hActive~1_combout\);

-- Location: LCFF_X15_Y2_N29
\VDU|hActive\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|hActive~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|hActive~regout\);

-- Location: LCCOMB_X15_Y2_N14
\VDU|videoB0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB0~1_combout\ = ((\VDU|pixelClockCount\(0)) # (!\VDU|hActive~regout\)) # (!\VDU|vActive~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vActive~regout\,
	datab => \VDU|hActive~regout\,
	datad => \VDU|pixelClockCount\(0),
	combout => \VDU|videoB0~1_combout\);

-- Location: LCCOMB_X15_Y2_N12
\VDU|pixelClockCount[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|pixelClockCount[0]~0_combout\ = !\VDU|videoB0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|videoB0~1_combout\,
	combout => \VDU|pixelClockCount[0]~0_combout\);

-- Location: LCFF_X15_Y2_N13
\VDU|pixelClockCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|pixelClockCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|pixelClockCount\(0));

-- Location: LCCOMB_X15_Y2_N10
\VDU|pixelCount[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|pixelCount[2]~5_combout\ = (\VDU|LessThan0~1_combout\) # ((\VDU|vActive~regout\ & (\VDU|hActive~regout\ & \VDU|pixelClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vActive~regout\,
	datab => \VDU|hActive~regout\,
	datac => \VDU|LessThan0~1_combout\,
	datad => \VDU|pixelClockCount\(0),
	combout => \VDU|pixelCount[2]~5_combout\);

-- Location: LCFF_X15_Y2_N25
\VDU|pixelCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[5]~7_combout\,
	ena => \VDU|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|pixelCount\(0));

-- Location: LCCOMB_X15_Y2_N24
\VDU|charHoriz[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[5]~7_combout\ = (\VDU|vActive~regout\ & (\VDU|hActive~regout\ & (!\VDU|pixelCount\(0) & \VDU|pixelClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vActive~regout\,
	datab => \VDU|hActive~regout\,
	datac => \VDU|pixelCount\(0),
	datad => \VDU|pixelClockCount\(0),
	combout => \VDU|charHoriz[5]~7_combout\);

-- Location: LCCOMB_X15_Y2_N22
\VDU|screen_render~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~0_combout\ = (!\VDU|hActive~regout\) # (!\VDU|vActive~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vActive~regout\,
	datad => \VDU|hActive~regout\,
	combout => \VDU|screen_render~0_combout\);

-- Location: LCCOMB_X15_Y2_N2
\VDU|pixelCount~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|pixelCount~4_combout\ = (!\VDU|screen_render~0_combout\ & (\VDU|pixelClockCount\(0) & (\VDU|pixelCount\(0) $ (\VDU|pixelCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|pixelCount\(0),
	datab => \VDU|screen_render~0_combout\,
	datac => \VDU|pixelCount\(1),
	datad => \VDU|pixelClockCount\(0),
	combout => \VDU|pixelCount~4_combout\);

-- Location: LCFF_X15_Y2_N3
\VDU|pixelCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|pixelCount~4_combout\,
	ena => \VDU|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|pixelCount\(1));

-- Location: LCCOMB_X15_Y2_N20
\VDU|Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add12~0_combout\ = \VDU|pixelCount\(2) $ (((\VDU|pixelCount\(0) & \VDU|pixelCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|pixelCount\(2),
	datac => \VDU|pixelCount\(0),
	datad => \VDU|pixelCount\(1),
	combout => \VDU|Add12~0_combout\);

-- Location: LCCOMB_X15_Y2_N4
\VDU|pixelCount~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|pixelCount~6_combout\ = (\VDU|vActive~regout\ & (\VDU|hActive~regout\ & (\VDU|Add12~0_combout\ & \VDU|pixelClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vActive~regout\,
	datab => \VDU|hActive~regout\,
	datac => \VDU|Add12~0_combout\,
	datad => \VDU|pixelClockCount\(0),
	combout => \VDU|pixelCount~6_combout\);

-- Location: LCFF_X15_Y2_N5
\VDU|pixelCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|pixelCount~6_combout\,
	ena => \VDU|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|pixelCount\(2));

-- Location: LCCOMB_X15_Y2_N18
\VDU|charHoriz[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[5]~10_combout\ = ((!\VDU|pixelCount\(1)) # (!\VDU|pixelCount\(2))) # (!\VDU|charHoriz[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz[5]~7_combout\,
	datac => \VDU|pixelCount\(2),
	datad => \VDU|pixelCount\(1),
	combout => \VDU|charHoriz[5]~10_combout\);

-- Location: LCCOMB_X15_Y2_N0
\VDU|charHoriz[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[5]~11_combout\ = (\VDU|LessThan0~1_combout\) # ((\VDU|charHoriz[5]~7_combout\ & (\VDU|pixelCount\(2) & \VDU|pixelCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan0~1_combout\,
	datab => \VDU|charHoriz[5]~7_combout\,
	datac => \VDU|pixelCount\(2),
	datad => \VDU|pixelCount\(1),
	combout => \VDU|charHoriz[5]~11_combout\);

-- Location: LCFF_X3_Y3_N7
\VDU|charHoriz[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[0]~8_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(0));

-- Location: LCCOMB_X3_Y3_N8
\VDU|charHoriz[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[1]~12_combout\ = (\VDU|charHoriz\(1) & (!\VDU|charHoriz[0]~9\)) # (!\VDU|charHoriz\(1) & ((\VDU|charHoriz[0]~9\) # (GND)))
-- \VDU|charHoriz[1]~13\ = CARRY((!\VDU|charHoriz[0]~9\) # (!\VDU|charHoriz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(1),
	datad => VCC,
	cin => \VDU|charHoriz[0]~9\,
	combout => \VDU|charHoriz[1]~12_combout\,
	cout => \VDU|charHoriz[1]~13\);

-- Location: LCFF_X3_Y3_N9
\VDU|charHoriz[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[1]~12_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(1));

-- Location: LCCOMB_X5_Y4_N20
\VDU|charVert[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[0]~5_combout\ = \VDU|charVert\(0) $ (VCC)
-- \VDU|charVert[0]~6\ = CARRY(\VDU|charVert\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(0),
	datad => VCC,
	combout => \VDU|charVert[0]~5_combout\,
	cout => \VDU|charVert[0]~6\);

-- Location: LCCOMB_X15_Y1_N8
\VDU|vertLineCount[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[0]~10_combout\ = \VDU|vertLineCount\(0) $ (VCC)
-- \VDU|vertLineCount[0]~11\ = CARRY(\VDU|vertLineCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(0),
	datad => VCC,
	combout => \VDU|vertLineCount[0]~10_combout\,
	cout => \VDU|vertLineCount[0]~11\);

-- Location: LCCOMB_X15_Y1_N12
\VDU|vertLineCount[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[2]~14_combout\ = (\VDU|vertLineCount\(2) & (\VDU|vertLineCount[1]~13\ $ (GND))) # (!\VDU|vertLineCount\(2) & (!\VDU|vertLineCount[1]~13\ & VCC))
-- \VDU|vertLineCount[2]~15\ = CARRY((\VDU|vertLineCount\(2) & !\VDU|vertLineCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(2),
	datad => VCC,
	cin => \VDU|vertLineCount[1]~13\,
	combout => \VDU|vertLineCount[2]~14_combout\,
	cout => \VDU|vertLineCount[2]~15\);

-- Location: LCFF_X15_Y1_N13
\VDU|vertLineCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[2]~14_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(2));

-- Location: LCCOMB_X15_Y1_N28
\VDU|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan3~0_combout\ = (\VDU|vertLineCount\(3) & (\VDU|vertLineCount\(2) & ((\VDU|vertLineCount\(1)) # (\VDU|vertLineCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(1),
	datab => \VDU|vertLineCount\(3),
	datac => \VDU|vertLineCount\(0),
	datad => \VDU|vertLineCount\(2),
	combout => \VDU|LessThan3~0_combout\);

-- Location: LCCOMB_X15_Y1_N20
\VDU|vertLineCount[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[6]~22_combout\ = (\VDU|vertLineCount\(6) & (\VDU|vertLineCount[5]~21\ $ (GND))) # (!\VDU|vertLineCount\(6) & (!\VDU|vertLineCount[5]~21\ & VCC))
-- \VDU|vertLineCount[6]~23\ = CARRY((\VDU|vertLineCount\(6) & !\VDU|vertLineCount[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(6),
	datad => VCC,
	cin => \VDU|vertLineCount[5]~21\,
	combout => \VDU|vertLineCount[6]~22_combout\,
	cout => \VDU|vertLineCount[6]~23\);

-- Location: LCFF_X15_Y1_N21
\VDU|vertLineCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[6]~22_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(6));

-- Location: LCCOMB_X15_Y1_N24
\VDU|vertLineCount[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[8]~26_combout\ = (\VDU|vertLineCount\(8) & (\VDU|vertLineCount[7]~25\ $ (GND))) # (!\VDU|vertLineCount\(8) & (!\VDU|vertLineCount[7]~25\ & VCC))
-- \VDU|vertLineCount[8]~27\ = CARRY((\VDU|vertLineCount\(8) & !\VDU|vertLineCount[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(8),
	datad => VCC,
	cin => \VDU|vertLineCount[7]~25\,
	combout => \VDU|vertLineCount[8]~26_combout\,
	cout => \VDU|vertLineCount[8]~27\);

-- Location: LCCOMB_X15_Y1_N26
\VDU|vertLineCount[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[9]~28_combout\ = \VDU|vertLineCount[8]~27\ $ (\VDU|vertLineCount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|vertLineCount\(9),
	cin => \VDU|vertLineCount[8]~27\,
	combout => \VDU|vertLineCount[9]~28_combout\);

-- Location: LCFF_X15_Y1_N27
\VDU|vertLineCount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[9]~28_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(9));

-- Location: LCCOMB_X15_Y1_N30
\VDU|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan3~1_combout\ = (\VDU|vertLineCount\(9) & (((\VDU|LessThan3~0_combout\) # (\VDU|vertLineCount\(6))) # (!\VDU|charScanLine[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charScanLine[3]~2_combout\,
	datab => \VDU|LessThan3~0_combout\,
	datac => \VDU|vertLineCount\(6),
	datad => \VDU|vertLineCount\(9),
	combout => \VDU|LessThan3~1_combout\);

-- Location: LCFF_X15_Y1_N9
\VDU|vertLineCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[0]~10_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(0));

-- Location: LCCOMB_X15_Y1_N14
\VDU|vertLineCount[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[3]~16_combout\ = (\VDU|vertLineCount\(3) & (!\VDU|vertLineCount[2]~15\)) # (!\VDU|vertLineCount\(3) & ((\VDU|vertLineCount[2]~15\) # (GND)))
-- \VDU|vertLineCount[3]~17\ = CARRY((!\VDU|vertLineCount[2]~15\) # (!\VDU|vertLineCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(3),
	datad => VCC,
	cin => \VDU|vertLineCount[2]~15\,
	combout => \VDU|vertLineCount[3]~16_combout\,
	cout => \VDU|vertLineCount[3]~17\);

-- Location: LCFF_X15_Y1_N15
\VDU|vertLineCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[3]~16_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(3));

-- Location: LCCOMB_X15_Y1_N16
\VDU|vertLineCount[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[4]~18_combout\ = (\VDU|vertLineCount\(4) & (\VDU|vertLineCount[3]~17\ $ (GND))) # (!\VDU|vertLineCount\(4) & (!\VDU|vertLineCount[3]~17\ & VCC))
-- \VDU|vertLineCount[4]~19\ = CARRY((\VDU|vertLineCount\(4) & !\VDU|vertLineCount[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(4),
	datad => VCC,
	cin => \VDU|vertLineCount[3]~17\,
	combout => \VDU|vertLineCount[4]~18_combout\,
	cout => \VDU|vertLineCount[4]~19\);

-- Location: LCCOMB_X15_Y1_N18
\VDU|vertLineCount[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[5]~20_combout\ = (\VDU|vertLineCount\(5) & (!\VDU|vertLineCount[4]~19\)) # (!\VDU|vertLineCount\(5) & ((\VDU|vertLineCount[4]~19\) # (GND)))
-- \VDU|vertLineCount[5]~21\ = CARRY((!\VDU|vertLineCount[4]~19\) # (!\VDU|vertLineCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(5),
	datad => VCC,
	cin => \VDU|vertLineCount[4]~19\,
	combout => \VDU|vertLineCount[5]~20_combout\,
	cout => \VDU|vertLineCount[5]~21\);

-- Location: LCFF_X15_Y1_N19
\VDU|vertLineCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[5]~20_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(5));

-- Location: LCCOMB_X15_Y1_N22
\VDU|vertLineCount[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|vertLineCount[7]~24_combout\ = (\VDU|vertLineCount\(7) & (!\VDU|vertLineCount[6]~23\)) # (!\VDU|vertLineCount\(7) & ((\VDU|vertLineCount[6]~23\) # (GND)))
-- \VDU|vertLineCount[7]~25\ = CARRY((!\VDU|vertLineCount[6]~23\) # (!\VDU|vertLineCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|vertLineCount\(7),
	datad => VCC,
	cin => \VDU|vertLineCount[6]~23\,
	combout => \VDU|vertLineCount[7]~24_combout\,
	cout => \VDU|vertLineCount[7]~25\);

-- Location: LCFF_X15_Y1_N23
\VDU|vertLineCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[7]~24_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(7));

-- Location: LCFF_X15_Y1_N25
\VDU|vertLineCount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[8]~26_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(8));

-- Location: LCCOMB_X14_Y1_N12
\VDU|screen_render~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~13_combout\ = (\VDU|vertLineCount\(9)) # ((\VDU|screen_render~12_combout\ & (\VDU|vertLineCount\(8) & \VDU|vertLineCount\(7))) # (!\VDU|screen_render~12_combout\ & (!\VDU|vertLineCount\(8) & !\VDU|vertLineCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|screen_render~12_combout\,
	datab => \VDU|vertLineCount\(8),
	datac => \VDU|vertLineCount\(9),
	datad => \VDU|vertLineCount\(7),
	combout => \VDU|screen_render~13_combout\);

-- Location: LCFF_X15_Y1_N17
\VDU|vertLineCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|vertLineCount[4]~18_combout\,
	sclr => \VDU|LessThan3~1_combout\,
	ena => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vertLineCount\(4));

-- Location: LCCOMB_X14_Y1_N14
\VDU|charScanLine[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[3]~2_combout\ = (!\VDU|vertLineCount\(5) & (!\VDU|vertLineCount\(7) & (!\VDU|vertLineCount\(4) & !\VDU|vertLineCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(5),
	datab => \VDU|vertLineCount\(7),
	datac => \VDU|vertLineCount\(4),
	datad => \VDU|vertLineCount\(8),
	combout => \VDU|charScanLine[3]~2_combout\);

-- Location: LCCOMB_X14_Y1_N28
\VDU|charScanLine[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[3]~5_combout\ = (\VDU|charScanLine[3]~4_combout\ & (\VDU|charScanLine[3]~2_combout\ & (!\VDU|vertLineCount\(2) & \VDU|charScanLine[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charScanLine[3]~4_combout\,
	datab => \VDU|charScanLine[3]~2_combout\,
	datac => \VDU|vertLineCount\(2),
	datad => \VDU|charScanLine[3]~3_combout\,
	combout => \VDU|charScanLine[3]~5_combout\);

-- Location: LCCOMB_X14_Y1_N26
\VDU|charScanLine[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[0]~6_combout\ = (\VDU|LessThan3~1_combout\) # ((\VDU|charScanLine[3]~5_combout\) # (!\VDU|LessThan0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|LessThan3~1_combout\,
	datac => \VDU|LessThan0~1_combout\,
	datad => \VDU|charScanLine[3]~5_combout\,
	combout => \VDU|charScanLine[0]~6_combout\);

-- Location: LCCOMB_X14_Y1_N18
\VDU|charScanLine[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[0]~8_combout\ = (\VDU|charScanLine[0]~6_combout\ & (\VDU|charScanLine\(0))) # (!\VDU|charScanLine[0]~6_combout\ & (!\VDU|charScanLine\(0) & !\VDU|screen_render~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charScanLine[0]~6_combout\,
	datac => \VDU|charScanLine\(0),
	datad => \VDU|screen_render~13_combout\,
	combout => \VDU|charScanLine[0]~8_combout\);

-- Location: LCFF_X14_Y1_N19
\VDU|charScanLine[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charScanLine[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charScanLine\(0));

-- Location: LCCOMB_X14_Y1_N16
\VDU|charScanLine[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[1]~9_combout\ = (\VDU|charScanLine[0]~6_combout\ & (((\VDU|charScanLine\(1))))) # (!\VDU|charScanLine[0]~6_combout\ & (\VDU|charScanLine[3]~3_combout\ & (\VDU|charScanLine\(0) $ (\VDU|charScanLine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charScanLine[0]~6_combout\,
	datab => \VDU|charScanLine\(0),
	datac => \VDU|charScanLine\(1),
	datad => \VDU|charScanLine[3]~3_combout\,
	combout => \VDU|charScanLine[1]~9_combout\);

-- Location: LCFF_X14_Y1_N17
\VDU|charScanLine[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charScanLine[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charScanLine\(1));

-- Location: LCCOMB_X14_Y1_N0
\VDU|charScanLine[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[2]~7_combout\ = (\VDU|charScanLine[0]~6_combout\ & (((\VDU|charScanLine\(2))))) # (!\VDU|charScanLine[0]~6_combout\ & (\VDU|Add8~0_combout\ & ((\VDU|charScanLine[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add8~0_combout\,
	datab => \VDU|charScanLine[0]~6_combout\,
	datac => \VDU|charScanLine\(2),
	datad => \VDU|charScanLine[3]~3_combout\,
	combout => \VDU|charScanLine[2]~7_combout\);

-- Location: LCFF_X14_Y1_N1
\VDU|charScanLine[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charScanLine[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charScanLine\(2));

-- Location: LCCOMB_X14_Y1_N2
\VDU|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal3~0_combout\ = (\VDU|charScanLine\(0) & (\VDU|charScanLine\(1) & \VDU|charScanLine\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charScanLine\(0),
	datac => \VDU|charScanLine\(1),
	datad => \VDU|charScanLine\(2),
	combout => \VDU|Equal3~0_combout\);

-- Location: LCCOMB_X14_Y1_N22
\VDU|charScanLine[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[3]~3_combout\ = (!\VDU|screen_render~13_combout\ & ((!\VDU|Equal3~0_combout\) # (!\VDU|charScanLine\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charScanLine\(3),
	datab => \VDU|Equal3~0_combout\,
	datad => \VDU|screen_render~13_combout\,
	combout => \VDU|charScanLine[3]~3_combout\);

-- Location: LCCOMB_X14_Y1_N30
\VDU|charVert[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[4]~9_combout\ = (!\VDU|charScanLine[3]~3_combout\ & (\VDU|LessThan0~1_combout\ & !\VDU|LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charScanLine[3]~3_combout\,
	datac => \VDU|LessThan0~1_combout\,
	datad => \VDU|LessThan3~1_combout\,
	combout => \VDU|charVert[4]~9_combout\);

-- Location: LCFF_X5_Y4_N21
\VDU|charVert[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charVert[0]~5_combout\,
	sclr => \VDU|screen_render~13_combout\,
	ena => \VDU|charVert[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charVert\(0));

-- Location: LCCOMB_X5_Y4_N22
\VDU|charVert[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[1]~7_combout\ = (\VDU|charVert\(1) & (!\VDU|charVert[0]~6\)) # (!\VDU|charVert\(1) & ((\VDU|charVert[0]~6\) # (GND)))
-- \VDU|charVert[1]~8\ = CARRY((!\VDU|charVert[0]~6\) # (!\VDU|charVert\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(1),
	datad => VCC,
	cin => \VDU|charVert[0]~6\,
	combout => \VDU|charVert[1]~7_combout\,
	cout => \VDU|charVert[1]~8\);

-- Location: LCFF_X5_Y4_N23
\VDU|charVert[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charVert[1]~7_combout\,
	sclr => \VDU|screen_render~13_combout\,
	ena => \VDU|charVert[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charVert\(1));

-- Location: LCCOMB_X5_Y4_N24
\VDU|charVert[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[2]~10_combout\ = (\VDU|charVert\(2) & (\VDU|charVert[1]~8\ $ (GND))) # (!\VDU|charVert\(2) & (!\VDU|charVert[1]~8\ & VCC))
-- \VDU|charVert[2]~11\ = CARRY((\VDU|charVert\(2) & !\VDU|charVert[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(2),
	datad => VCC,
	cin => \VDU|charVert[1]~8\,
	combout => \VDU|charVert[2]~10_combout\,
	cout => \VDU|charVert[2]~11\);

-- Location: LCFF_X5_Y4_N25
\VDU|charVert[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charVert[2]~10_combout\,
	sclr => \VDU|screen_render~13_combout\,
	ena => \VDU|charVert[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charVert\(2));

-- Location: LCCOMB_X5_Y4_N26
\VDU|charVert[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[3]~12_combout\ = (\VDU|charVert\(3) & (!\VDU|charVert[2]~11\)) # (!\VDU|charVert\(3) & ((\VDU|charVert[2]~11\) # (GND)))
-- \VDU|charVert[3]~13\ = CARRY((!\VDU|charVert[2]~11\) # (!\VDU|charVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(3),
	datad => VCC,
	cin => \VDU|charVert[2]~11\,
	combout => \VDU|charVert[3]~12_combout\,
	cout => \VDU|charVert[3]~13\);

-- Location: LCFF_X5_Y4_N27
\VDU|charVert[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charVert[3]~12_combout\,
	sclr => \VDU|screen_render~13_combout\,
	ena => \VDU|charVert[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charVert\(3));

-- Location: LCCOMB_X5_Y4_N28
\VDU|charVert[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charVert[4]~14_combout\ = \VDU|charVert[3]~13\ $ (!\VDU|charVert\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|charVert\(4),
	cin => \VDU|charVert[3]~13\,
	combout => \VDU|charVert[4]~14_combout\);

-- Location: LCFF_X5_Y4_N29
\VDU|charVert[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charVert[4]~14_combout\,
	sclr => \VDU|screen_render~13_combout\,
	ena => \VDU|charVert[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charVert\(4));

-- Location: LCCOMB_X5_Y4_N0
\VDU|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~0_combout\ = (\VDU|charVert\(0) & (\VDU|charVert\(2) $ (VCC))) # (!\VDU|charVert\(0) & (\VDU|charVert\(2) & VCC))
-- \VDU|Add1~1\ = CARRY((\VDU|charVert\(0) & \VDU|charVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charVert\(0),
	datab => \VDU|charVert\(2),
	datad => VCC,
	combout => \VDU|Add1~0_combout\,
	cout => \VDU|Add1~1\);

-- Location: LCCOMB_X5_Y4_N8
\VDU|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~8_combout\ = (\VDU|charVert\(4) & (\VDU|Add1~7\ $ (GND))) # (!\VDU|charVert\(4) & (!\VDU|Add1~7\ & VCC))
-- \VDU|Add1~9\ = CARRY((\VDU|charVert\(4) & !\VDU|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charVert\(4),
	datad => VCC,
	cin => \VDU|Add1~7\,
	combout => \VDU|Add1~8_combout\,
	cout => \VDU|Add1~9\);

-- Location: LCCOMB_X5_Y4_N10
\VDU|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add1~10_combout\ = \VDU|Add1~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add1~9\,
	combout => \VDU|Add1~10_combout\);

-- Location: LCCOMB_X4_Y3_N2
\VDU|startAddr[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[4]~8_combout\ = \VDU|startAddr\(4) $ (VCC)
-- \VDU|startAddr[4]~9\ = CARRY(\VDU|startAddr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(4),
	datad => VCC,
	combout => \VDU|startAddr[4]~8_combout\,
	cout => \VDU|startAddr[4]~9\);

-- Location: LCCOMB_X4_Y3_N8
\VDU|startAddr[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[7]~14_combout\ = (\VDU|startAddr\(7) & (!\VDU|startAddr[6]~13\)) # (!\VDU|startAddr\(7) & ((\VDU|startAddr[6]~13\) # (GND)))
-- \VDU|startAddr[7]~15\ = CARRY((!\VDU|startAddr[6]~13\) # (!\VDU|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(7),
	datad => VCC,
	cin => \VDU|startAddr[6]~13\,
	combout => \VDU|startAddr[7]~14_combout\,
	cout => \VDU|startAddr[7]~15\);

-- Location: LCCOMB_X4_Y3_N10
\VDU|startAddr[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[8]~16_combout\ = (\VDU|startAddr\(8) & (\VDU|startAddr[7]~15\ $ (GND))) # (!\VDU|startAddr\(8) & (!\VDU|startAddr[7]~15\ & VCC))
-- \VDU|startAddr[8]~17\ = CARRY((\VDU|startAddr\(8) & !\VDU|startAddr[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(8),
	datad => VCC,
	cin => \VDU|startAddr[7]~15\,
	combout => \VDU|startAddr[8]~16_combout\,
	cout => \VDU|startAddr[8]~17\);

-- Location: LCCOMB_X8_Y6_N20
\VDU|Selector12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~12_combout\ = (\VDU|dispState~34_combout\ & (!\VDU|Equal30~2_combout\ & (!\VDU|display_store~26_combout\ & \VDU|escState.processingAdditionalParams~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState~34_combout\,
	datab => \VDU|Equal30~2_combout\,
	datac => \VDU|display_store~26_combout\,
	datad => \VDU|escState.processingAdditionalParams~2_combout\,
	combout => \VDU|Selector12~12_combout\);

-- Location: LCCOMB_X7_Y6_N4
\VDU|dispState~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~33_combout\ = (!\VDU|display_store~29_combout\) # (!\VDU|dispByteLatch\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|display_store~29_combout\,
	combout => \VDU|dispState~33_combout\);

-- Location: LCCOMB_X7_Y9_N30
\VDU|Add26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add26~6_combout\ = \VDU|param1\(3) $ (\VDU|Add26~5\ $ (\VDU|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datad => \VDU|param1\(5),
	cin => \VDU|Add26~5\,
	combout => \VDU|Add26~6_combout\);

-- Location: LCCOMB_X9_Y7_N26
\VDU|Add27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add27~1_combout\ = \VDU|dispByteLatch\(6) $ (((\VDU|dispByteLatch\(4) & \VDU|dispByteLatch\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datac => \VDU|dispByteLatch\(5),
	datad => \VDU|dispByteLatch\(6),
	combout => \VDU|Add27~1_combout\);

-- Location: LCCOMB_X7_Y9_N18
\VDU|param1[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param1[6]~23_combout\ = \VDU|Add26~6_combout\ $ (\VDU|param1[5]~22\ $ (!\VDU|Add27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add26~6_combout\,
	datad => \VDU|Add27~1_combout\,
	cin => \VDU|param1[5]~22\,
	combout => \VDU|param1[6]~23_combout\);

-- Location: LCCOMB_X9_Y9_N30
\VDU|Add29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add29~6_combout\ = \VDU|param2\(3) $ (\VDU|Add29~5\ $ (\VDU|param2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2\(3),
	datad => \VDU|param2\(5),
	cin => \VDU|Add29~5\,
	combout => \VDU|Add29~6_combout\);

-- Location: LCCOMB_X9_Y9_N20
\VDU|param2[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param2[6]~20_combout\ = \VDU|Add29~6_combout\ $ (\VDU|param2[5]~19\ $ (!\VDU|Add27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add29~6_combout\,
	datad => \VDU|Add27~1_combout\,
	cin => \VDU|param2[5]~19\,
	combout => \VDU|param2[6]~20_combout\);

-- Location: LCCOMB_X9_Y9_N8
\VDU|Add31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add31~6_combout\ = \VDU|param3\(5) $ (\VDU|Add31~5\ $ (\VDU|param3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param3\(5),
	datad => \VDU|param3\(3),
	cin => \VDU|Add31~5\,
	combout => \VDU|Add31~6_combout\);

-- Location: LCCOMB_X8_Y9_N14
\VDU|param3[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param3[6]~20_combout\ = \VDU|Add31~6_combout\ $ (\VDU|param3[5]~19\ $ (!\VDU|Add27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add31~6_combout\,
	datad => \VDU|Add27~1_combout\,
	cin => \VDU|param3[5]~19\,
	combout => \VDU|param3[6]~20_combout\);

-- Location: LCCOMB_X8_Y10_N22
\VDU|param4[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|param4[6]~19_combout\ = \VDU|Add33~6_combout\ $ (\VDU|param4[5]~18\ $ (!\VDU|Add27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add33~6_combout\,
	datad => \VDU|Add27~1_combout\,
	cin => \VDU|param4[5]~18\,
	combout => \VDU|param4[6]~19_combout\);

-- Location: LCFF_X8_Y10_N23
\VDU|param4[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param4[6]~19_combout\,
	sclr => \VDU|Equal31~0_combout\,
	ena => \VDU|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param4\(6));

-- Location: LCFF_X8_Y9_N15
\VDU|param3[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param3[6]~20_combout\,
	sdata => \VDU|param4\(6),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param3[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param3\(6));

-- Location: LCFF_X9_Y9_N21
\VDU|param2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param2[6]~20_combout\,
	sdata => \VDU|param3\(6),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param2\(6));

-- Location: LCFF_X7_Y9_N19
\VDU|param1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|param1[6]~23_combout\,
	sdata => \VDU|param2\(6),
	sclr => \VDU|Equal31~0_combout\,
	sload => \VDU|display_store~16_combout\,
	ena => \VDU|param1[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|param1\(6));

-- Location: LCCOMB_X10_Y4_N4
\VDU|Equal49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal49~0_combout\ = (!\VDU|param1\(3) & (!\VDU|param1\(5) & (!\VDU|param1\(6) & \VDU|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datab => \VDU|param1\(5),
	datac => \VDU|param1\(6),
	datad => \VDU|param1\(1),
	combout => \VDU|Equal49~0_combout\);

-- Location: LCCOMB_X10_Y6_N20
\VDU|display_store~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~28_combout\ = (\VDU|display_store~27_combout\ & (\VDU|Equal49~0_combout\ & (\VDU|Equal33~3_combout\ & \VDU|dispByteLatch\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~27_combout\,
	datab => \VDU|Equal49~0_combout\,
	datac => \VDU|Equal33~3_combout\,
	datad => \VDU|dispByteLatch\(1),
	combout => \VDU|display_store~28_combout\);

-- Location: LCCOMB_X8_Y5_N8
\VDU|dispState~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~36_combout\ = (\VDU|dispState~34_combout\ & (\VDU|dispState~33_combout\ & (!\VDU|display_store~30_combout\ & !\VDU|display_store~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState~34_combout\,
	datab => \VDU|dispState~33_combout\,
	datac => \VDU|display_store~30_combout\,
	datad => \VDU|display_store~28_combout\,
	combout => \VDU|dispState~36_combout\);

-- Location: LCCOMB_X8_Y5_N30
\VDU|dispState~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState~37_combout\ = (\VDU|escState.processingAdditionalParams~4_combout\ & (\VDU|dispState~36_combout\ & ((\VDU|dispState.dispWrite~regout\) # (\VDU|dispState~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|escState.processingAdditionalParams~4_combout\,
	datab => \VDU|dispState~36_combout\,
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|dispState~35_combout\,
	combout => \VDU|dispState~37_combout\);

-- Location: LCFF_X8_Y5_N31
\VDU|dispState.dispWrite\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispState~37_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.dispWrite~regout\);

-- Location: LCCOMB_X9_Y7_N8
\VDU|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~3_combout\ = (\VDU|dispState.dispWrite~regout\ & ((\VDU|Equal56~2_combout\) # (!\VDU|cursorVert[3]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|cursorVert[3]~80_combout\,
	datad => \VDU|Equal56~2_combout\,
	combout => \VDU|Selector11~3_combout\);

-- Location: LCCOMB_X8_Y5_N14
\VDU|Selector36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector36~4_combout\ = (\VDU|dispState.clearS2~regout\ & (((!\VDU|cursorVert\(3)) # (!\VDU|LessThan53~1_combout\)) # (!\VDU|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearS2~regout\,
	datab => \VDU|cursorVert\(4),
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert\(3),
	combout => \VDU|Selector36~4_combout\);

-- Location: LCCOMB_X8_Y5_N12
\VDU|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector36~2_combout\ = (\VDU|dispState~34_combout\ & ((\VDU|display_store~28_combout\) # ((\VDU|display_store~30_combout\ & \VDU|escState.processingAdditionalParams~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState~34_combout\,
	datab => \VDU|display_store~30_combout\,
	datac => \VDU|escState.processingAdditionalParams~4_combout\,
	datad => \VDU|display_store~28_combout\,
	combout => \VDU|Selector36~2_combout\);

-- Location: LCCOMB_X8_Y5_N0
\VDU|Selector36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector36~3_combout\ = (\VDU|Selector36~4_combout\) # ((\VDU|Selector36~2_combout\) # ((!\VDU|Equal58~0_combout\ & \VDU|dispState.dispWrite~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal58~0_combout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|Selector36~4_combout\,
	datad => \VDU|Selector36~2_combout\,
	combout => \VDU|Selector36~3_combout\);

-- Location: LCFF_X8_Y5_N1
\VDU|dispState.clearScreen\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector36~3_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearScreen~regout\);

-- Location: LCCOMB_X3_Y3_N10
\VDU|charHoriz[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[2]~14_combout\ = (\VDU|charHoriz\(2) & (\VDU|charHoriz[1]~13\ $ (GND))) # (!\VDU|charHoriz\(2) & (!\VDU|charHoriz[1]~13\ & VCC))
-- \VDU|charHoriz[2]~15\ = CARRY((\VDU|charHoriz\(2) & !\VDU|charHoriz[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(2),
	datad => VCC,
	cin => \VDU|charHoriz[1]~13\,
	combout => \VDU|charHoriz[2]~14_combout\,
	cout => \VDU|charHoriz[2]~15\);

-- Location: LCFF_X3_Y3_N11
\VDU|charHoriz[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[2]~14_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(2));

-- Location: LCCOMB_X4_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\ = (\VDU|charHoriz\(2) & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(2),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\);

-- Location: LCCOMB_X5_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|charHoriz\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|charHoriz\(2),
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\);

-- Location: LCCOMB_X5_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X6_Y4_N24
\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\);

-- Location: LCCOMB_X6_Y4_N18
\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ = (\VDU|charHoriz\(2) & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(2),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\);

-- Location: LCCOMB_X6_Y4_N6
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X2_Y4_N8
\VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\);

-- Location: LCCOMB_X4_Y4_N22
\VDU|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~12_combout\ = ((\VDU|Add0~12_combout\ $ (\VDU|Add1~8_combout\ $ (!\VDU|Add2~11\)))) # (GND)
-- \VDU|Add2~13\ = CARRY((\VDU|Add0~12_combout\ & ((\VDU|Add1~8_combout\) # (!\VDU|Add2~11\))) # (!\VDU|Add0~12_combout\ & (\VDU|Add1~8_combout\ & !\VDU|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add0~12_combout\,
	datab => \VDU|Add1~8_combout\,
	datad => VCC,
	cin => \VDU|Add2~11\,
	combout => \VDU|Add2~12_combout\,
	cout => \VDU|Add2~13\);

-- Location: LCCOMB_X4_Y3_N24
\VDU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~8_combout\ = (\VDU|startAddr\(8) & (\VDU|Add0~7\ $ (GND))) # (!\VDU|startAddr\(8) & (!\VDU|Add0~7\ & VCC))
-- \VDU|Add0~9\ = CARRY((\VDU|startAddr\(8) & !\VDU|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(8),
	datad => VCC,
	cin => \VDU|Add0~7\,
	combout => \VDU|Add0~8_combout\,
	cout => \VDU|Add0~9\);

-- Location: LCCOMB_X3_Y3_N12
\VDU|charHoriz[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[3]~16_combout\ = (\VDU|charHoriz\(3) & (!\VDU|charHoriz[2]~15\)) # (!\VDU|charHoriz\(3) & ((\VDU|charHoriz[2]~15\) # (GND)))
-- \VDU|charHoriz[3]~17\ = CARRY((!\VDU|charHoriz[2]~15\) # (!\VDU|charHoriz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(3),
	datad => VCC,
	cin => \VDU|charHoriz[2]~15\,
	combout => \VDU|charHoriz[3]~16_combout\,
	cout => \VDU|charHoriz[3]~17\);

-- Location: LCCOMB_X3_Y3_N14
\VDU|charHoriz[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[4]~18_combout\ = (\VDU|charHoriz\(4) & (\VDU|charHoriz[3]~17\ $ (GND))) # (!\VDU|charHoriz\(4) & (!\VDU|charHoriz[3]~17\ & VCC))
-- \VDU|charHoriz[4]~19\ = CARRY((\VDU|charHoriz\(4) & !\VDU|charHoriz[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(4),
	datad => VCC,
	cin => \VDU|charHoriz[3]~17\,
	combout => \VDU|charHoriz[4]~18_combout\,
	cout => \VDU|charHoriz[4]~19\);

-- Location: LCFF_X3_Y3_N15
\VDU|charHoriz[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[4]~18_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(4));

-- Location: LCCOMB_X3_Y3_N16
\VDU|charHoriz[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[5]~20_combout\ = (\VDU|charHoriz\(5) & (!\VDU|charHoriz[4]~19\)) # (!\VDU|charHoriz\(5) & ((\VDU|charHoriz[4]~19\) # (GND)))
-- \VDU|charHoriz[5]~21\ = CARRY((!\VDU|charHoriz[4]~19\) # (!\VDU|charHoriz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(5),
	datad => VCC,
	cin => \VDU|charHoriz[4]~19\,
	combout => \VDU|charHoriz[5]~20_combout\,
	cout => \VDU|charHoriz[5]~21\);

-- Location: LCCOMB_X3_Y3_N18
\VDU|charHoriz[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charHoriz[6]~22_combout\ = \VDU|charHoriz[5]~21\ $ (!\VDU|charHoriz\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VDU|charHoriz\(6),
	cin => \VDU|charHoriz[5]~21\,
	combout => \VDU|charHoriz[6]~22_combout\);

-- Location: LCFF_X3_Y3_N19
\VDU|charHoriz[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[6]~22_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(6));

-- Location: LCFF_X3_Y3_N17
\VDU|charHoriz[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[5]~20_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(5));

-- Location: LCCOMB_X4_Y3_N16
\VDU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~0_combout\ = (\VDU|charHoriz\(4) & (\VDU|startAddr\(4) $ (VCC))) # (!\VDU|charHoriz\(4) & (\VDU|startAddr\(4) & VCC))
-- \VDU|Add0~1\ = CARRY((\VDU|charHoriz\(4) & \VDU|startAddr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(4),
	datab => \VDU|startAddr\(4),
	datad => VCC,
	combout => \VDU|Add0~0_combout\,
	cout => \VDU|Add0~1\);

-- Location: LCCOMB_X4_Y3_N22
\VDU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add0~6_combout\ = (\VDU|startAddr\(7) & (!\VDU|Add0~5\)) # (!\VDU|startAddr\(7) & ((\VDU|Add0~5\) # (GND)))
-- \VDU|Add0~7\ = CARRY((!\VDU|Add0~5\) # (!\VDU|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(7),
	datad => VCC,
	cin => \VDU|Add0~5\,
	combout => \VDU|Add0~6_combout\,
	cout => \VDU|Add0~7\);

-- Location: LCCOMB_X4_Y4_N10
\VDU|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~0_combout\ = (\VDU|charVert\(0) & (\VDU|Add0~0_combout\ $ (VCC))) # (!\VDU|charVert\(0) & (\VDU|Add0~0_combout\ & VCC))
-- \VDU|Add2~1\ = CARRY((\VDU|charVert\(0) & \VDU|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charVert\(0),
	datab => \VDU|Add0~0_combout\,
	datad => VCC,
	combout => \VDU|Add2~0_combout\,
	cout => \VDU|Add2~1\);

-- Location: LCCOMB_X4_Y4_N12
\VDU|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~2_combout\ = (\VDU|Add0~2_combout\ & ((\VDU|charVert\(1) & (\VDU|Add2~1\ & VCC)) # (!\VDU|charVert\(1) & (!\VDU|Add2~1\)))) # (!\VDU|Add0~2_combout\ & ((\VDU|charVert\(1) & (!\VDU|Add2~1\)) # (!\VDU|charVert\(1) & ((\VDU|Add2~1\) # (GND)))))
-- \VDU|Add2~3\ = CARRY((\VDU|Add0~2_combout\ & (!\VDU|charVert\(1) & !\VDU|Add2~1\)) # (!\VDU|Add0~2_combout\ & ((!\VDU|Add2~1\) # (!\VDU|charVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add0~2_combout\,
	datab => \VDU|charVert\(1),
	datad => VCC,
	cin => \VDU|Add2~1\,
	combout => \VDU|Add2~2_combout\,
	cout => \VDU|Add2~3\);

-- Location: LCCOMB_X4_Y4_N14
\VDU|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~4_combout\ = ((\VDU|Add0~4_combout\ $ (\VDU|Add1~0_combout\ $ (!\VDU|Add2~3\)))) # (GND)
-- \VDU|Add2~5\ = CARRY((\VDU|Add0~4_combout\ & ((\VDU|Add1~0_combout\) # (!\VDU|Add2~3\))) # (!\VDU|Add0~4_combout\ & (\VDU|Add1~0_combout\ & !\VDU|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add0~4_combout\,
	datab => \VDU|Add1~0_combout\,
	datad => VCC,
	cin => \VDU|Add2~3\,
	combout => \VDU|Add2~4_combout\,
	cout => \VDU|Add2~5\);

-- Location: LCCOMB_X4_Y4_N16
\VDU|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~6_combout\ = (\VDU|Add1~2_combout\ & ((\VDU|Add0~6_combout\ & (\VDU|Add2~5\ & VCC)) # (!\VDU|Add0~6_combout\ & (!\VDU|Add2~5\)))) # (!\VDU|Add1~2_combout\ & ((\VDU|Add0~6_combout\ & (!\VDU|Add2~5\)) # (!\VDU|Add0~6_combout\ & ((\VDU|Add2~5\) # 
-- (GND)))))
-- \VDU|Add2~7\ = CARRY((\VDU|Add1~2_combout\ & (!\VDU|Add0~6_combout\ & !\VDU|Add2~5\)) # (!\VDU|Add1~2_combout\ & ((!\VDU|Add2~5\) # (!\VDU|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add1~2_combout\,
	datab => \VDU|Add0~6_combout\,
	datad => VCC,
	cin => \VDU|Add2~5\,
	combout => \VDU|Add2~6_combout\,
	cout => \VDU|Add2~7\);

-- Location: LCCOMB_X4_Y4_N18
\VDU|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~8_combout\ = ((\VDU|Add1~4_combout\ $ (\VDU|Add0~8_combout\ $ (!\VDU|Add2~7\)))) # (GND)
-- \VDU|Add2~9\ = CARRY((\VDU|Add1~4_combout\ & ((\VDU|Add0~8_combout\) # (!\VDU|Add2~7\))) # (!\VDU|Add1~4_combout\ & (\VDU|Add0~8_combout\ & !\VDU|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add1~4_combout\,
	datab => \VDU|Add0~8_combout\,
	datad => VCC,
	cin => \VDU|Add2~7\,
	combout => \VDU|Add2~8_combout\,
	cout => \VDU|Add2~9\);

-- Location: LCCOMB_X4_Y4_N20
\VDU|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~10_combout\ = (\VDU|Add1~6_combout\ & ((\VDU|Add0~10_combout\ & (\VDU|Add2~9\ & VCC)) # (!\VDU|Add0~10_combout\ & (!\VDU|Add2~9\)))) # (!\VDU|Add1~6_combout\ & ((\VDU|Add0~10_combout\ & (!\VDU|Add2~9\)) # (!\VDU|Add0~10_combout\ & 
-- ((\VDU|Add2~9\) # (GND)))))
-- \VDU|Add2~11\ = CARRY((\VDU|Add1~6_combout\ & (!\VDU|Add0~10_combout\ & !\VDU|Add2~9\)) # (!\VDU|Add1~6_combout\ & ((!\VDU|Add2~9\) # (!\VDU|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add1~6_combout\,
	datab => \VDU|Add0~10_combout\,
	datad => VCC,
	cin => \VDU|Add2~9\,
	combout => \VDU|Add2~10_combout\,
	cout => \VDU|Add2~11\);

-- Location: LCCOMB_X3_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = \VDU|Add2~4_combout\ $ (VCC)
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY(\VDU|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add2~4_combout\,
	datad => VCC,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X3_Y4_N2
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\VDU|Add2~6_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & VCC)) # (!\VDU|Add2~6_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\VDU|Add2~6_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~6_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X3_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\VDU|Add2~8_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ $ (GND))) # (!\VDU|Add2~8_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & VCC))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\VDU|Add2~8_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add2~8_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X3_Y4_N6
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\VDU|Add2~10_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # (!\VDU|Add2~10_combout\ & 
-- ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (!\VDU|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add2~10_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X3_Y4_N8
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\VDU|Add2~12_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ $ (GND))) # (!\VDU|Add2~12_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & VCC))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\VDU|Add2~12_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add2~12_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X3_Y4_N28
\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\);

-- Location: LCCOMB_X2_Y4_N2
\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~10_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\);

-- Location: LCCOMB_X3_Y4_N18
\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\);

-- Location: LCCOMB_X3_Y4_N20
\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\);

-- Location: LCCOMB_X4_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ = (\VDU|Add2~4_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~4_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\);

-- Location: LCCOMB_X3_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~2_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\);

-- Location: LCCOMB_X2_Y4_N18
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X2_Y4_N20
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & (((!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & !\VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X2_Y4_N22
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X2_Y4_N24
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ & (((!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\) # (GND)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY(((!\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ & !\VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X2_Y4_N28
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ & 
-- !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X7_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\);

-- Location: LCCOMB_X8_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\VDU|Add2~14_combout\))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \VDU|Add2~14_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\);

-- Location: LCCOMB_X6_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\);

-- Location: LCCOMB_X6_Y4_N28
\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add2~10_combout\)) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~10_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\);

-- Location: LCCOMB_X2_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\);

-- Location: LCCOMB_X8_Y4_N28
\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\VDU|Add2~6_combout\))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \VDU|Add2~6_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\);

-- Location: LCCOMB_X8_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add2~4_combout\)) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add2~4_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\);

-- Location: LCCOMB_X8_Y4_N10
\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ = (\VDU|Add2~2_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~2_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\);

-- Location: LCCOMB_X6_Y4_N26
\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\ = (\VDU|Add2~0_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add2~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\);

-- Location: LCCOMB_X7_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ & 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\)))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ & 
-- !\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X7_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X7_Y4_N18
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ & (((!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)))) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\) # (GND)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY(((!\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ & !\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X7_Y4_N20
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X7_Y4_N22
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ & (((!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)))) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\) # (GND)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY(((!\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ & !\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\)) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X7_Y4_N24
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((((\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\)))))
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X7_Y4_N26
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ = CARRY((!\VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ & (!\VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ & 
-- !\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\);

-- Location: LCCOMB_X7_Y4_N28
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ = CARRY((\VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\) # ((\VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\) # 
-- (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\,
	datad => VCC,
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\,
	cout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\);

-- Location: LCCOMB_X7_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = !\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X7_Y4_N8
\VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\);

-- Location: LCFF_X3_Y3_N13
\VDU|charHoriz[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charHoriz[3]~16_combout\,
	sclr => \VDU|charHoriz[5]~10_combout\,
	ena => \VDU|charHoriz[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charHoriz\(3));

-- Location: LCCOMB_X8_Y3_N8
\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\ = (\VDU|charHoriz\(3) & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(3),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\);

-- Location: LCCOMB_X8_Y3_N2
\VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\ = (\VDU|charHoriz\(3) & \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(3),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\);

-- Location: LCCOMB_X8_Y3_N28
\VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\ = (\VDU|charHoriz\(3) & !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(3),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\);

-- Location: LCCOMB_X8_Y3_N20
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\);

-- Location: LCCOMB_X8_Y3_N26
\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\);

-- Location: LCCOMB_X8_Y3_N16
\VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\);

-- Location: LCCOMB_X6_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ & !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\);

-- Location: LCCOMB_X7_Y4_N6
\VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\) # 
-- (\VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\);

-- Location: LCCOMB_X10_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\);

-- Location: LCCOMB_X8_Y4_N16
\VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\);

-- Location: LCCOMB_X6_Y4_N2
\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\);

-- Location: LCCOMB_X8_Y4_N22
\VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\);

-- Location: LCCOMB_X10_Y4_N6
\VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\);

-- Location: LCCOMB_X3_Y4_N24
\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ = (!\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\);

-- Location: LCCOMB_X7_Y4_N4
\VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\);

-- Location: LCCOMB_X7_Y4_N2
\VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- ((\VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\)))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\,
	datab => \VDU|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\);

-- Location: LCCOMB_X8_Y4_N6
\VDU|cursorHoriz[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~23_combout\ = (\VDU|dispState.dispWrite~regout\ & ((\VDU|display_store~38_combout\) # ((\VDU|Equal56~2_combout\) # (!\VDU|cursorVert[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~38_combout\,
	datab => \VDU|cursorVert[3]~13_combout\,
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|Equal56~2_combout\,
	combout => \VDU|cursorHoriz[3]~23_combout\);

-- Location: LCCOMB_X6_Y5_N22
\VDU|cursorHoriz[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~24_combout\ = (\VDU|cursorHoriz[3]~23_combout\) # ((\VDU|cursorHoriz[3]~7_combout\ & \VDU|LessThan53~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~7_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorHoriz[3]~23_combout\,
	combout => \VDU|cursorHoriz[3]~24_combout\);

-- Location: LCCOMB_X8_Y7_N16
\VDU|cursorVert[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~40_combout\ = (\VDU|LessThan53~1_combout\) # ((!\VDU|dispState.clearS2~regout\ & !\VDU|dispState.clearL2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearS2~regout\,
	datab => \VDU|LessThan53~1_combout\,
	datad => \VDU|dispState.clearL2~regout\,
	combout => \VDU|cursorVert[4]~40_combout\);

-- Location: LCCOMB_X5_Y6_N2
\VDU|display_store~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~46_combout\ = (\VDU|Equal44~0_combout\ & (!\VDU|dispByteLatch\(3) & (\VDU|display_store~11_combout\ & \VDU|display_store~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal44~0_combout\,
	datab => \VDU|dispByteLatch\(3),
	datac => \VDU|display_store~11_combout\,
	datad => \VDU|display_store~17_combout\,
	combout => \VDU|display_store~46_combout\);

-- Location: LCCOMB_X5_Y6_N10
\VDU|cursorHoriz[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~13_combout\ = (!\VDU|dispState.idle~regout\ & (\VDU|Equal47~5_combout\ & \VDU|display_store~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|display_store~46_combout\,
	combout => \VDU|cursorHoriz[3]~13_combout\);

-- Location: LCCOMB_X5_Y6_N8
\VDU|cursorHoriz[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~14_combout\ = (((!\VDU|LessThan53~1_combout\ & \VDU|cursorHoriz[3]~13_combout\)) # (!\VDU|cursorVert[4]~40_combout\)) # (!\VDU|WideOr3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|WideOr3~1_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|cursorVert[4]~40_combout\,
	datad => \VDU|cursorHoriz[3]~13_combout\,
	combout => \VDU|cursorHoriz[3]~14_combout\);

-- Location: LCCOMB_X5_Y6_N4
\VDU|cursorHoriz[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~10_combout\ = (\VDU|display_store~38_combout\ & ((\VDU|LessThan53~1_combout\) # ((!\VDU|display_store~46_combout\)))) # (!\VDU|display_store~38_combout\ & (!\VDU|display_store~45_combout\ & ((\VDU|LessThan53~1_combout\) # 
-- (!\VDU|display_store~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~38_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|display_store~45_combout\,
	datad => \VDU|display_store~46_combout\,
	combout => \VDU|cursorHoriz[3]~10_combout\);

-- Location: LCCOMB_X5_Y6_N30
\VDU|cursorHoriz[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~11_combout\ = (\VDU|display_store~28_combout\) # (!\VDU|Equal47~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|display_store~28_combout\,
	combout => \VDU|cursorHoriz[3]~11_combout\);

-- Location: LCCOMB_X5_Y6_N0
\VDU|cursorHoriz[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~12_combout\ = (!\VDU|dispState.idle~regout\ & (((\VDU|cursorHoriz[3]~10_combout\) # (\VDU|cursorHoriz[3]~11_combout\)) # (!\VDU|cursorHoriz[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|cursorHoriz[3]~6_combout\,
	datac => \VDU|cursorHoriz[3]~10_combout\,
	datad => \VDU|cursorHoriz[3]~11_combout\,
	combout => \VDU|cursorHoriz[3]~12_combout\);

-- Location: LCCOMB_X5_Y6_N22
\VDU|cursorHoriz[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~15_combout\ = (\VDU|cursorHoriz[3]~14_combout\) # (\VDU|cursorHoriz[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|cursorHoriz[3]~14_combout\,
	datad => \VDU|cursorHoriz[3]~12_combout\,
	combout => \VDU|cursorHoriz[3]~15_combout\);

-- Location: LCCOMB_X6_Y6_N4
\VDU|display_store~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~44_combout\ = ((!\VDU|display_store~29_combout\) # (!\VDU|dispByteLatch\(0))) # (!\VDU|dispByteLatch\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteLatch\(3),
	datac => \VDU|dispByteLatch\(0),
	datad => \VDU|display_store~29_combout\,
	combout => \VDU|display_store~44_combout\);

-- Location: LCCOMB_X6_Y6_N8
\VDU|display_store~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~50_combout\ = (\VDU|dispByteLatch\(3) & (!\VDU|dispByteLatch\(0) & \VDU|display_store~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispByteLatch\(3),
	datac => \VDU|dispByteLatch\(0),
	datad => \VDU|display_store~29_combout\,
	combout => \VDU|display_store~50_combout\);

-- Location: LCCOMB_X6_Y6_N2
\VDU|cursorHoriz[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~17_combout\ = (!\VDU|display_store~46_combout\ & (\VDU|display_store~44_combout\ & (!\VDU|display_store~50_combout\ & !\VDU|display_store~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~46_combout\,
	datab => \VDU|display_store~44_combout\,
	datac => \VDU|display_store~50_combout\,
	datad => \VDU|display_store~28_combout\,
	combout => \VDU|cursorHoriz[3]~17_combout\);

-- Location: LCCOMB_X6_Y6_N10
\VDU|cursorHoriz[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~34_combout\ = (\VDU|cursorHoriz[3]~17_combout\ & (((!\VDU|display_store~21_combout\) # (!\VDU|display_store~24_combout\)) # (!\VDU|dispByteLatch\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|display_store~24_combout\,
	datac => \VDU|display_store~21_combout\,
	datad => \VDU|cursorHoriz[3]~17_combout\,
	combout => \VDU|cursorHoriz[3]~34_combout\);

-- Location: LCCOMB_X9_Y6_N8
\VDU|display_store~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~39_combout\ = (\VDU|display_store~21_combout\ & (\VDU|dispByteLatch\(4) & \VDU|display_store~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~21_combout\,
	datac => \VDU|dispByteLatch\(4),
	datad => \VDU|display_store~24_combout\,
	combout => \VDU|display_store~39_combout\);

-- Location: LCCOMB_X6_Y6_N18
\VDU|cursorHoriz[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~22_combout\ = (\VDU|display_store~39_combout\) # ((\VDU|display_store~45_combout\ & \VDU|cursorHoriz[3]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|display_store~45_combout\,
	datac => \VDU|display_store~39_combout\,
	datad => \VDU|cursorHoriz[3]~17_combout\,
	combout => \VDU|cursorHoriz[3]~22_combout\);

-- Location: LCCOMB_X5_Y6_N14
\VDU|cursorHoriz[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~25_combout\ = (\VDU|display_store~26_combout\) # ((!\VDU|LessThan46~12_combout\ & (\VDU|cursorHoriz[3]~34_combout\ & \VDU|cursorHoriz[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan46~12_combout\,
	datab => \VDU|display_store~26_combout\,
	datac => \VDU|cursorHoriz[3]~34_combout\,
	datad => \VDU|cursorHoriz[3]~22_combout\,
	combout => \VDU|cursorHoriz[3]~25_combout\);

-- Location: LCCOMB_X5_Y6_N12
\VDU|cursorHoriz[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~16_combout\ = (\VDU|cursorHoriz[3]~12_combout\) # ((!\VDU|cursorVert[3]~12_combout\ & (\VDU|LessThan53~1_combout\ & !\VDU|cursorHoriz[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~12_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|cursorHoriz[3]~14_combout\,
	datad => \VDU|cursorHoriz[3]~12_combout\,
	combout => \VDU|cursorHoriz[3]~16_combout\);

-- Location: LCCOMB_X5_Y6_N24
\VDU|cursorHoriz[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~26_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|cursorHoriz[3]~25_combout\))) # (!\VDU|cursorHoriz[3]~16_combout\ & (\VDU|cursorHoriz[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~35_combout\,
	datab => \VDU|cursorHoriz[3]~15_combout\,
	datac => \VDU|cursorHoriz[3]~25_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|cursorHoriz[3]~26_combout\);

-- Location: LCCOMB_X5_Y6_N28
\VDU|cursorHoriz[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~36_combout\ = (\VDU|cursorHoriz[3]~26_combout\ & (!\VDU|cursorHoriz[3]~23_combout\ & ((!\VDU|LessThan53~1_combout\) # (!\VDU|cursorHoriz[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~7_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|cursorHoriz[3]~26_combout\,
	datad => \VDU|cursorHoriz[3]~23_combout\,
	combout => \VDU|cursorHoriz[3]~36_combout\);

-- Location: LCCOMB_X4_Y5_N6
\VDU|Add43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~0_combout\ = \VDU|cursorHoriz\(0) $ (VCC)
-- \VDU|Add43~1\ = CARRY(\VDU|cursorHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(0),
	datad => VCC,
	combout => \VDU|Add43~0_combout\,
	cout => \VDU|Add43~1\);

-- Location: LCCOMB_X7_Y10_N10
\VDU|Add48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~0_combout\ = \VDU|param2\(0) $ (VCC)
-- \VDU|Add48~1\ = CARRY(\VDU|param2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2\(0),
	datad => VCC,
	combout => \VDU|Add48~0_combout\,
	cout => \VDU|Add48~1\);

-- Location: LCCOMB_X6_Y6_N16
\VDU|cursorHoriz[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~20_combout\ = (!\VDU|display_store~39_combout\ & (\VDU|cursorHoriz[3]~17_combout\ & ((\VDU|cursorHoriz[3]~19_combout\) # (\VDU|display_store~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~19_combout\,
	datab => \VDU|display_store~45_combout\,
	datac => \VDU|display_store~39_combout\,
	datad => \VDU|cursorHoriz[3]~17_combout\,
	combout => \VDU|cursorHoriz[3]~20_combout\);

-- Location: LCCOMB_X4_Y5_N8
\VDU|Add43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add43~2_combout\ = (\VDU|cursorHoriz\(1) & (!\VDU|Add43~1\)) # (!\VDU|cursorHoriz\(1) & ((\VDU|Add43~1\) # (GND)))
-- \VDU|Add43~3\ = CARRY((!\VDU|Add43~1\) # (!\VDU|cursorHoriz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(1),
	datad => VCC,
	cin => \VDU|Add43~1\,
	combout => \VDU|Add43~2_combout\,
	cout => \VDU|Add43~3\);

-- Location: LCCOMB_X6_Y5_N24
\VDU|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~0_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & (((\VDU|Add43~2_combout\) # (\VDU|cursorHoriz[3]~16_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & (\VDU|Add45~2_combout\ & ((!\VDU|cursorHoriz[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add45~2_combout\,
	datab => \VDU|Add43~2_combout\,
	datac => \VDU|cursorHoriz[3]~15_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|Selector18~0_combout\);

-- Location: LCCOMB_X4_Y6_N6
\VDU|Add46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~2_combout\ = (\VDU|param1\(1) & ((\VDU|cursorHoriz\(1) & (!\VDU|Add46~1\)) # (!\VDU|cursorHoriz\(1) & ((\VDU|Add46~1\) # (GND))))) # (!\VDU|param1\(1) & ((\VDU|cursorHoriz\(1) & (\VDU|Add46~1\ & VCC)) # (!\VDU|cursorHoriz\(1) & 
-- (!\VDU|Add46~1\))))
-- \VDU|Add46~3\ = CARRY((\VDU|param1\(1) & ((!\VDU|Add46~1\) # (!\VDU|cursorHoriz\(1)))) # (!\VDU|param1\(1) & (!\VDU|cursorHoriz\(1) & !\VDU|Add46~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|cursorHoriz\(1),
	datad => VCC,
	cin => \VDU|Add46~1\,
	combout => \VDU|Add46~2_combout\,
	cout => \VDU|Add46~3\);

-- Location: LCCOMB_X6_Y5_N14
\VDU|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~1_combout\ = (\VDU|cursorHoriz[3]~21_combout\ & (\VDU|Add44~2_combout\)) # (!\VDU|cursorHoriz[3]~21_combout\ & (((!\VDU|display_store~28_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~2_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector18~1_combout\);

-- Location: LCCOMB_X6_Y5_N12
\VDU|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~2_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (((!\VDU|cursorHoriz[3]~22_combout\)))) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & (\VDU|savedCursorHoriz\(1))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- ((\VDU|Selector18~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|savedCursorHoriz\(1),
	datab => \VDU|cursorHoriz[3]~34_combout\,
	datac => \VDU|Selector18~1_combout\,
	datad => \VDU|cursorHoriz[3]~22_combout\,
	combout => \VDU|Selector18~2_combout\);

-- Location: LCCOMB_X6_Y5_N30
\VDU|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~3_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector18~2_combout\ & (\VDU|Add48~2_combout\)) # (!\VDU|Selector18~2_combout\ & ((\VDU|Add46~2_combout\))))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add48~2_combout\,
	datab => \VDU|Add46~2_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector18~2_combout\,
	combout => \VDU|Selector18~3_combout\);

-- Location: LCCOMB_X6_Y5_N4
\VDU|Selector18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~4_combout\ = (\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|Selector18~0_combout\ & ((\VDU|Selector18~3_combout\))) # (!\VDU|Selector18~0_combout\ & (\VDU|cursorHorizRestore\(1))))) # (!\VDU|cursorHoriz[3]~16_combout\ & 
-- (((\VDU|Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore\(1),
	datab => \VDU|cursorHoriz[3]~16_combout\,
	datac => \VDU|Selector18~0_combout\,
	datad => \VDU|Selector18~3_combout\,
	combout => \VDU|Selector18~4_combout\);

-- Location: LCCOMB_X6_Y5_N0
\VDU|Selector18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector18~5_combout\ = (!\VDU|cursorHoriz[3]~36_combout\ & ((\VDU|Selector13~0_combout\) # ((!\VDU|cursorHoriz[3]~24_combout\ & \VDU|Selector18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector13~0_combout\,
	datab => \VDU|cursorHoriz[3]~24_combout\,
	datac => \VDU|Selector18~4_combout\,
	datad => \VDU|cursorHoriz[3]~36_combout\,
	combout => \VDU|Selector18~5_combout\);

-- Location: LCCOMB_X4_Y6_N8
\VDU|Add46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~4_combout\ = ((\VDU|cursorHoriz\(2) $ (\VDU|param1\(2) $ (\VDU|Add46~3\)))) # (GND)
-- \VDU|Add46~5\ = CARRY((\VDU|cursorHoriz\(2) & ((!\VDU|Add46~3\) # (!\VDU|param1\(2)))) # (!\VDU|cursorHoriz\(2) & (!\VDU|param1\(2) & !\VDU|Add46~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datab => \VDU|param1\(2),
	datad => VCC,
	cin => \VDU|Add46~3\,
	combout => \VDU|Add46~4_combout\,
	cout => \VDU|Add46~5\);

-- Location: LCCOMB_X9_Y6_N24
\VDU|display_store~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~22_combout\ = (\VDU|dispByteLatch\(6) & \VDU|dispByteLatch\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(6),
	datad => \VDU|dispByteLatch\(5),
	combout => \VDU|display_store~22_combout\);

-- Location: LCCOMB_X8_Y6_N24
\VDU|savedCursorVert[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|savedCursorVert[4]~0_combout\ = (\VDU|display_store~20_combout\ & (\VDU|display_store~21_combout\ & (\VDU|attInverse~2_combout\ & \VDU|display_store~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~20_combout\,
	datab => \VDU|display_store~21_combout\,
	datac => \VDU|attInverse~2_combout\,
	datad => \VDU|display_store~22_combout\,
	combout => \VDU|savedCursorVert[4]~0_combout\);

-- Location: LCFF_X6_Y5_N19
\VDU|savedCursorHoriz[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(2),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(2));

-- Location: LCCOMB_X6_Y5_N18
\VDU|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~2_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (((!\VDU|cursorHoriz[3]~22_combout\)))) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & ((\VDU|savedCursorHoriz\(2)))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- (\VDU|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector17~1_combout\,
	datab => \VDU|cursorHoriz[3]~34_combout\,
	datac => \VDU|savedCursorHoriz\(2),
	datad => \VDU|cursorHoriz[3]~22_combout\,
	combout => \VDU|Selector17~2_combout\);

-- Location: LCCOMB_X6_Y5_N16
\VDU|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~3_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector17~2_combout\ & (\VDU|Add48~4_combout\)) # (!\VDU|Selector17~2_combout\ & ((\VDU|Add46~4_combout\))))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add48~4_combout\,
	datab => \VDU|Add46~4_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector17~2_combout\,
	combout => \VDU|Selector17~3_combout\);

-- Location: LCFF_X9_Y7_N17
\VDU|dispState.dispNextLoc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|Selector33~5_combout\,
	sload => VCC,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.dispNextLoc~regout\);

-- Location: LCCOMB_X8_Y6_N0
\VDU|cursorVertRestore[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~0_combout\ = (\VDU|cursorVert[3]~76_combout\) # ((\VDU|display_store~19_combout\ & (!\VDU|dispState.idle~regout\ & !\VDU|dispState~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~76_combout\,
	datab => \VDU|display_store~19_combout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|dispState~32_combout\,
	combout => \VDU|cursorVertRestore[0]~0_combout\);

-- Location: LCCOMB_X7_Y5_N26
\VDU|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector29~0_combout\ = (\VDU|cursorHoriz\(2) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(2),
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector29~0_combout\);

-- Location: LCCOMB_X7_Y5_N22
\VDU|cursorHorizRestore[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHorizRestore[6]~3_combout\ = (\VDU|display_store~28_combout\) # (((\VDU|cursorHorizRestore[6]~2_combout\ & \VDU|escState.processingAdditionalParams~4_combout\)) # (!\VDU|display_store~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore[6]~2_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|display_store~19_combout\,
	datad => \VDU|escState.processingAdditionalParams~4_combout\,
	combout => \VDU|cursorHorizRestore[6]~3_combout\);

-- Location: LCCOMB_X7_Y5_N4
\VDU|cursorHorizRestore[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHorizRestore[6]~4_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & ((\VDU|cursorHorizRestore[6]~1_combout\) # ((\VDU|dispState~34_combout\ & \VDU|cursorHorizRestore[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore[6]~1_combout\,
	datab => \DebounceResetSwitch|o_PinOut~regout\,
	datac => \VDU|dispState~34_combout\,
	datad => \VDU|cursorHorizRestore[6]~3_combout\,
	combout => \VDU|cursorHorizRestore[6]~4_combout\);

-- Location: LCFF_X7_Y5_N27
\VDU|cursorHorizRestore[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector29~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(2));

-- Location: LCCOMB_X5_Y5_N28
\VDU|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~0_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & (((\VDU|cursorHoriz[3]~16_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|cursorHorizRestore\(2)))) # (!\VDU|cursorHoriz[3]~16_combout\ & 
-- (\VDU|Add45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add45~4_combout\,
	datab => \VDU|cursorHorizRestore\(2),
	datac => \VDU|cursorHoriz[3]~15_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|Selector17~0_combout\);

-- Location: LCCOMB_X5_Y5_N30
\VDU|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~4_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|Selector17~0_combout\ & ((\VDU|Selector17~3_combout\))) # (!\VDU|Selector17~0_combout\ & (\VDU|Add43~4_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & 
-- (((\VDU|Selector17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add43~4_combout\,
	datab => \VDU|cursorHoriz[3]~15_combout\,
	datac => \VDU|Selector17~3_combout\,
	datad => \VDU|Selector17~0_combout\,
	combout => \VDU|Selector17~4_combout\);

-- Location: LCCOMB_X5_Y5_N6
\VDU|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector17~5_combout\ = (!\VDU|cursorHoriz[3]~36_combout\ & ((\VDU|Selector13~0_combout\) # ((!\VDU|cursorHoriz[3]~24_combout\ & \VDU|Selector17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector13~0_combout\,
	datab => \VDU|cursorHoriz[3]~24_combout\,
	datac => \VDU|cursorHoriz[3]~36_combout\,
	datad => \VDU|Selector17~4_combout\,
	combout => \VDU|Selector17~5_combout\);

-- Location: LCFF_X5_Y5_N7
\VDU|cursorHoriz[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector17~5_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(2));

-- Location: LCCOMB_X7_Y10_N16
\VDU|Add48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~6_combout\ = (\VDU|param2\(3) & (\VDU|Add48~5\ & VCC)) # (!\VDU|param2\(3) & (!\VDU|Add48~5\))
-- \VDU|Add48~7\ = CARRY((!\VDU|param2\(3) & !\VDU|Add48~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(3),
	datad => VCC,
	cin => \VDU|Add48~5\,
	combout => \VDU|Add48~6_combout\,
	cout => \VDU|Add48~7\);

-- Location: LCCOMB_X7_Y10_N18
\VDU|Add48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~8_combout\ = (\VDU|param2\(4) & ((GND) # (!\VDU|Add48~7\))) # (!\VDU|param2\(4) & (\VDU|Add48~7\ $ (GND)))
-- \VDU|Add48~9\ = CARRY((\VDU|param2\(4)) # (!\VDU|Add48~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param2\(4),
	datad => VCC,
	cin => \VDU|Add48~7\,
	combout => \VDU|Add48~8_combout\,
	cout => \VDU|Add48~9\);

-- Location: LCFF_X6_Y6_N27
\VDU|savedCursorHoriz[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(4),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(4));

-- Location: LCCOMB_X6_Y6_N0
\VDU|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~1_combout\ = (\VDU|Add44~8_combout\ & \VDU|cursorHoriz[3]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~8_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector15~1_combout\);

-- Location: LCCOMB_X6_Y6_N26
\VDU|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~2_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (\VDU|cursorHoriz[3]~22_combout\)) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & (\VDU|savedCursorHoriz\(4))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- ((\VDU|Selector15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~34_combout\,
	datab => \VDU|cursorHoriz[3]~22_combout\,
	datac => \VDU|savedCursorHoriz\(4),
	datad => \VDU|Selector15~1_combout\,
	combout => \VDU|Selector15~2_combout\);

-- Location: LCCOMB_X6_Y6_N24
\VDU|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~3_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector15~2_combout\ & (\VDU|Add46~8_combout\)) # (!\VDU|Selector15~2_combout\ & ((\VDU|Add48~8_combout\))))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add46~8_combout\,
	datab => \VDU|Add48~8_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector15~2_combout\,
	combout => \VDU|Selector15~3_combout\);

-- Location: LCCOMB_X7_Y5_N8
\VDU|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector28~0_combout\ = (\VDU|cursorHoriz\(3) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datab => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector28~0_combout\);

-- Location: LCFF_X7_Y5_N9
\VDU|cursorHorizRestore[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector28~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(3));

-- Location: LCCOMB_X5_Y5_N8
\VDU|Add45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~0_combout\ = \VDU|cursorHoriz\(0) $ (VCC)
-- \VDU|Add45~1\ = CARRY(\VDU|cursorHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(0),
	datad => VCC,
	combout => \VDU|Add45~0_combout\,
	cout => \VDU|Add45~1\);

-- Location: LCCOMB_X5_Y5_N14
\VDU|Add45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add45~6_combout\ = (\VDU|cursorHoriz\(3) & (\VDU|Add45~5\ & VCC)) # (!\VDU|cursorHoriz\(3) & (!\VDU|Add45~5\))
-- \VDU|Add45~7\ = CARRY((!\VDU|cursorHoriz\(3) & !\VDU|Add45~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(3),
	datad => VCC,
	cin => \VDU|Add45~5\,
	combout => \VDU|Add45~6_combout\,
	cout => \VDU|Add45~7\);

-- Location: LCCOMB_X5_Y5_N24
\VDU|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~0_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|Add43~6_combout\) # ((\VDU|cursorHoriz[3]~16_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & (((\VDU|Add45~6_combout\ & !\VDU|cursorHoriz[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add43~6_combout\,
	datab => \VDU|Add45~6_combout\,
	datac => \VDU|cursorHoriz[3]~15_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|Selector16~0_combout\);

-- Location: LCFF_X6_Y6_N21
\VDU|savedCursorHoriz[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(3),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(3));

-- Location: LCCOMB_X7_Y6_N28
\VDU|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~1_combout\ = (\VDU|cursorHoriz[3]~21_combout\ & (\VDU|Add44~6_combout\)) # (!\VDU|cursorHoriz[3]~21_combout\ & (((!\VDU|display_store~28_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~6_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector16~1_combout\);

-- Location: LCCOMB_X6_Y6_N20
\VDU|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~2_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (!\VDU|cursorHoriz[3]~22_combout\)) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & (\VDU|savedCursorHoriz\(3))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- ((\VDU|Selector16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~34_combout\,
	datab => \VDU|cursorHoriz[3]~22_combout\,
	datac => \VDU|savedCursorHoriz\(3),
	datad => \VDU|Selector16~1_combout\,
	combout => \VDU|Selector16~2_combout\);

-- Location: LCCOMB_X4_Y6_N10
\VDU|Add46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add46~6_combout\ = (\VDU|cursorHoriz\(3) & ((\VDU|param1\(3) & (!\VDU|Add46~5\)) # (!\VDU|param1\(3) & (\VDU|Add46~5\ & VCC)))) # (!\VDU|cursorHoriz\(3) & ((\VDU|param1\(3) & ((\VDU|Add46~5\) # (GND))) # (!\VDU|param1\(3) & (!\VDU|Add46~5\))))
-- \VDU|Add46~7\ = CARRY((\VDU|cursorHoriz\(3) & (\VDU|param1\(3) & !\VDU|Add46~5\)) # (!\VDU|cursorHoriz\(3) & ((\VDU|param1\(3)) # (!\VDU|Add46~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datab => \VDU|param1\(3),
	datad => VCC,
	cin => \VDU|Add46~5\,
	combout => \VDU|Add46~6_combout\,
	cout => \VDU|Add46~7\);

-- Location: LCCOMB_X6_Y6_N22
\VDU|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~3_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector16~2_combout\ & (\VDU|Add48~6_combout\)) # (!\VDU|Selector16~2_combout\ & ((\VDU|Add46~6_combout\))))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~20_combout\,
	datab => \VDU|Add48~6_combout\,
	datac => \VDU|Selector16~2_combout\,
	datad => \VDU|Add46~6_combout\,
	combout => \VDU|Selector16~3_combout\);

-- Location: LCCOMB_X5_Y5_N22
\VDU|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~4_combout\ = (\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|Selector16~0_combout\ & ((\VDU|Selector16~3_combout\))) # (!\VDU|Selector16~0_combout\ & (\VDU|cursorHorizRestore\(3))))) # (!\VDU|cursorHoriz[3]~16_combout\ & 
-- (((\VDU|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~16_combout\,
	datab => \VDU|cursorHorizRestore\(3),
	datac => \VDU|Selector16~0_combout\,
	datad => \VDU|Selector16~3_combout\,
	combout => \VDU|Selector16~4_combout\);

-- Location: LCCOMB_X5_Y5_N4
\VDU|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector16~5_combout\ = (!\VDU|cursorHoriz[3]~36_combout\ & ((\VDU|Selector13~0_combout\) # ((!\VDU|cursorHoriz[3]~24_combout\ & \VDU|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector13~0_combout\,
	datab => \VDU|cursorHoriz[3]~24_combout\,
	datac => \VDU|cursorHoriz[3]~36_combout\,
	datad => \VDU|Selector16~4_combout\,
	combout => \VDU|Selector16~5_combout\);

-- Location: LCFF_X5_Y5_N5
\VDU|cursorHoriz[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector16~5_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(3));

-- Location: LCCOMB_X5_Y3_N30
\VDU|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~0_combout\ = (\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|cursorHorizRestore\(4)) # ((\VDU|cursorHoriz[3]~15_combout\)))) # (!\VDU|cursorHoriz[3]~16_combout\ & (((\VDU|Add45~8_combout\ & !\VDU|cursorHoriz[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore\(4),
	datab => \VDU|Add45~8_combout\,
	datac => \VDU|cursorHoriz[3]~16_combout\,
	datad => \VDU|cursorHoriz[3]~15_combout\,
	combout => \VDU|Selector15~0_combout\);

-- Location: LCCOMB_X5_Y3_N8
\VDU|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~4_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|Selector15~0_combout\ & ((\VDU|Selector15~3_combout\))) # (!\VDU|Selector15~0_combout\ & (\VDU|Add43~8_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & 
-- (((\VDU|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add43~8_combout\,
	datab => \VDU|cursorHoriz[3]~15_combout\,
	datac => \VDU|Selector15~3_combout\,
	datad => \VDU|Selector15~0_combout\,
	combout => \VDU|Selector15~4_combout\);

-- Location: LCCOMB_X5_Y6_N6
\VDU|Selector14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~8_combout\ = (!\VDU|cursorHoriz[3]~26_combout\ & (!\VDU|cursorHoriz[3]~23_combout\ & ((!\VDU|LessThan53~1_combout\) # (!\VDU|cursorHoriz[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~7_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|cursorHoriz[3]~26_combout\,
	datad => \VDU|cursorHoriz[3]~23_combout\,
	combout => \VDU|Selector14~8_combout\);

-- Location: LCCOMB_X5_Y3_N28
\VDU|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector15~5_combout\ = (\VDU|Selector15~4_combout\ & \VDU|Selector14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Selector15~4_combout\,
	datad => \VDU|Selector14~8_combout\,
	combout => \VDU|Selector15~5_combout\);

-- Location: LCFF_X5_Y3_N29
\VDU|cursorHoriz[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector15~5_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(4));

-- Location: LCCOMB_X5_Y6_N26
\VDU|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~2_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & (((\VDU|Add43~10_combout\) # (\VDU|cursorHoriz[3]~16_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & (\VDU|Add45~10_combout\ & ((!\VDU|cursorHoriz[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add45~10_combout\,
	datab => \VDU|cursorHoriz[3]~15_combout\,
	datac => \VDU|Add43~10_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|Selector14~2_combout\);

-- Location: LCFF_X6_Y6_N29
\VDU|savedCursorHoriz[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(5),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(5));

-- Location: LCCOMB_X7_Y6_N12
\VDU|Add44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~6_combout\ = (\VDU|cursorHoriz\(3) & ((\VDU|param1\(3) & (\VDU|Add44~5\ & VCC)) # (!\VDU|param1\(3) & (!\VDU|Add44~5\)))) # (!\VDU|cursorHoriz\(3) & ((\VDU|param1\(3) & (!\VDU|Add44~5\)) # (!\VDU|param1\(3) & ((\VDU|Add44~5\) # (GND)))))
-- \VDU|Add44~7\ = CARRY((\VDU|cursorHoriz\(3) & (!\VDU|param1\(3) & !\VDU|Add44~5\)) # (!\VDU|cursorHoriz\(3) & ((!\VDU|Add44~5\) # (!\VDU|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datab => \VDU|param1\(3),
	datad => VCC,
	cin => \VDU|Add44~5\,
	combout => \VDU|Add44~6_combout\,
	cout => \VDU|Add44~7\);

-- Location: LCCOMB_X7_Y6_N14
\VDU|Add44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~8_combout\ = ((\VDU|cursorHoriz\(4) $ (\VDU|param1\(4) $ (!\VDU|Add44~7\)))) # (GND)
-- \VDU|Add44~9\ = CARRY((\VDU|cursorHoriz\(4) & ((\VDU|param1\(4)) # (!\VDU|Add44~7\))) # (!\VDU|cursorHoriz\(4) & (\VDU|param1\(4) & !\VDU|Add44~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(4),
	datab => \VDU|param1\(4),
	datad => VCC,
	cin => \VDU|Add44~7\,
	combout => \VDU|Add44~8_combout\,
	cout => \VDU|Add44~9\);

-- Location: LCCOMB_X7_Y6_N16
\VDU|Add44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~10_combout\ = (\VDU|cursorHoriz\(5) & ((\VDU|param1\(5) & (\VDU|Add44~9\ & VCC)) # (!\VDU|param1\(5) & (!\VDU|Add44~9\)))) # (!\VDU|cursorHoriz\(5) & ((\VDU|param1\(5) & (!\VDU|Add44~9\)) # (!\VDU|param1\(5) & ((\VDU|Add44~9\) # (GND)))))
-- \VDU|Add44~11\ = CARRY((\VDU|cursorHoriz\(5) & (!\VDU|param1\(5) & !\VDU|Add44~9\)) # (!\VDU|cursorHoriz\(5) & ((!\VDU|Add44~9\) # (!\VDU|param1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(5),
	datab => \VDU|param1\(5),
	datad => VCC,
	cin => \VDU|Add44~9\,
	combout => \VDU|Add44~10_combout\,
	cout => \VDU|Add44~11\);

-- Location: LCCOMB_X6_Y6_N6
\VDU|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~3_combout\ = (\VDU|Add44~10_combout\ & \VDU|cursorHoriz[3]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add44~10_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector14~3_combout\);

-- Location: LCCOMB_X6_Y6_N28
\VDU|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~4_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (\VDU|cursorHoriz[3]~22_combout\)) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & (\VDU|savedCursorHoriz\(5))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- ((\VDU|Selector14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~34_combout\,
	datab => \VDU|cursorHoriz[3]~22_combout\,
	datac => \VDU|savedCursorHoriz\(5),
	datad => \VDU|Selector14~3_combout\,
	combout => \VDU|Selector14~4_combout\);

-- Location: LCCOMB_X6_Y6_N30
\VDU|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~5_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector14~4_combout\ & ((\VDU|Add46~10_combout\))) # (!\VDU|Selector14~4_combout\ & (\VDU|Add48~10_combout\)))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add48~10_combout\,
	datab => \VDU|Add46~10_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector14~4_combout\,
	combout => \VDU|Selector14~5_combout\);

-- Location: LCCOMB_X5_Y3_N2
\VDU|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~6_combout\ = (\VDU|cursorHoriz[3]~16_combout\ & ((\VDU|Selector14~2_combout\ & ((\VDU|Selector14~5_combout\))) # (!\VDU|Selector14~2_combout\ & (\VDU|cursorHorizRestore\(5))))) # (!\VDU|cursorHoriz[3]~16_combout\ & 
-- (((\VDU|Selector14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore\(5),
	datab => \VDU|cursorHoriz[3]~16_combout\,
	datac => \VDU|Selector14~2_combout\,
	datad => \VDU|Selector14~5_combout\,
	combout => \VDU|Selector14~6_combout\);

-- Location: LCCOMB_X5_Y3_N6
\VDU|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector14~7_combout\ = (\VDU|Selector14~6_combout\ & \VDU|Selector14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Selector14~6_combout\,
	datad => \VDU|Selector14~8_combout\,
	combout => \VDU|Selector14~7_combout\);

-- Location: LCFF_X5_Y3_N7
\VDU|cursorHoriz[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector14~7_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(5));

-- Location: LCCOMB_X7_Y5_N28
\VDU|display_store~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~37_combout\ = (!\VDU|cursorHoriz\(3) & (!\VDU|cursorHoriz\(6) & (!\VDU|cursorHoriz\(4) & !\VDU|cursorHoriz\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(3),
	datab => \VDU|cursorHoriz\(6),
	datac => \VDU|cursorHoriz\(4),
	datad => \VDU|cursorHoriz\(5),
	combout => \VDU|display_store~37_combout\);

-- Location: LCCOMB_X7_Y5_N10
\VDU|display_store~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~38_combout\ = (!\VDU|cursorHoriz\(1) & (!\VDU|cursorHoriz\(2) & (!\VDU|cursorHoriz\(0) & \VDU|display_store~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(1),
	datab => \VDU|cursorHoriz\(2),
	datac => \VDU|cursorHoriz\(0),
	datad => \VDU|display_store~37_combout\,
	combout => \VDU|display_store~38_combout\);

-- Location: LCCOMB_X10_Y7_N22
\VDU|Selector33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector33~4_combout\ = (\VDU|dispState.dispWrite~regout\ & (!\VDU|Equal56~2_combout\ & \VDU|cursorVert[3]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|Equal56~2_combout\,
	datad => \VDU|cursorVert[3]~13_combout\,
	combout => \VDU|Selector33~4_combout\);

-- Location: LCFF_X8_Y7_N7
\VDU|dispState.clearS2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|dispState.clearScreen~regout\,
	sload => VCC,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearS2~regout\);

-- Location: LCCOMB_X8_Y5_N28
\VDU|WideOr3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr3~2_combout\ = ((\VDU|dispState.dispWrite~regout\) # ((\VDU|dispState.clearS2~regout\) # (\VDU|dispState.clearL2~regout\))) # (!\VDU|dispState.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|dispState.clearS2~regout\,
	datad => \VDU|dispState.clearL2~regout\,
	combout => \VDU|WideOr3~2_combout\);

-- Location: LCCOMB_X8_Y5_N2
\VDU|cursorHoriz[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~8_combout\ = (\VDU|LessThan43~0_combout\ & (\VDU|dispState.dispWrite~regout\ & (!\VDU|Equal56~2_combout\ & !\VDU|Equal57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|dispState.dispWrite~regout\,
	datac => \VDU|Equal56~2_combout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|cursorHoriz[3]~8_combout\);

-- Location: LCCOMB_X12_Y5_N18
\VDU|cursorHoriz[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[6]~27_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & ((\VDU|escState.processingAdditionalParams~regout\) # ((\VDU|dispState.idle~regout\) # (!\VDU|display_store~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|escState.processingAdditionalParams~regout\,
	datab => \VDU|dispState.idle~regout\,
	datac => \DebounceResetSwitch|o_PinOut~regout\,
	datad => \VDU|display_store~47_combout\,
	combout => \VDU|cursorHoriz[6]~27_combout\);

-- Location: LCCOMB_X12_Y5_N12
\VDU|cursorHoriz[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[6]~28_combout\ = (!\VDU|cursorHoriz[3]~8_combout\ & (\VDU|cursorHoriz[6]~27_combout\ & ((\VDU|WideOr3~2_combout\) # (!\VDU|WideOr3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|WideOr3~1_combout\,
	datab => \VDU|WideOr3~2_combout\,
	datac => \VDU|cursorHoriz[3]~8_combout\,
	datad => \VDU|cursorHoriz[6]~27_combout\,
	combout => \VDU|cursorHoriz[6]~28_combout\);

-- Location: LCCOMB_X12_Y5_N30
\VDU|cursorHoriz[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[6]~29_combout\ = (\VDU|cursorHoriz[6]~28_combout\ & ((\VDU|LessThan41~1_combout\) # ((!\VDU|Selector33~4_combout\) # (!\VDU|display_store~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan41~1_combout\,
	datab => \VDU|display_store~38_combout\,
	datac => \VDU|Selector33~4_combout\,
	datad => \VDU|cursorHoriz[6]~28_combout\,
	combout => \VDU|cursorHoriz[6]~29_combout\);

-- Location: LCCOMB_X9_Y5_N12
\VDU|cursorHoriz[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~31_combout\ = (!\VDU|display_store~28_combout\ & (((\VDU|display_store~30_combout\) # (\VDU|cursorHoriz[3]~30_combout\)) # (!\VDU|cursorHoriz[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|cursorHoriz[3]~9_combout\,
	datac => \VDU|display_store~30_combout\,
	datad => \VDU|cursorHoriz[3]~30_combout\,
	combout => \VDU|cursorHoriz[3]~31_combout\);

-- Location: LCCOMB_X9_Y5_N6
\VDU|cursorHoriz[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~32_combout\ = (!\VDU|dispState.idle~regout\ & (\VDU|cursorHoriz[3]~6_combout\ & ((\VDU|cursorHoriz[3]~31_combout\) # (!\VDU|escState.processingAdditionalParams~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|cursorHoriz[3]~6_combout\,
	datac => \VDU|escState.processingAdditionalParams~4_combout\,
	datad => \VDU|cursorHoriz[3]~31_combout\,
	combout => \VDU|cursorHoriz[3]~32_combout\);

-- Location: LCCOMB_X9_Y5_N0
\VDU|cursorHoriz[6]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[6]~33_combout\ = (!\VDU|Selector33~5_combout\ & (\VDU|cursorHoriz[6]~29_combout\ & !\VDU|cursorHoriz[3]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Selector33~5_combout\,
	datac => \VDU|cursorHoriz[6]~29_combout\,
	datad => \VDU|cursorHoriz[3]~32_combout\,
	combout => \VDU|cursorHoriz[6]~33_combout\);

-- Location: LCFF_X6_Y5_N1
\VDU|cursorHoriz[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector18~5_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(1));

-- Location: LCCOMB_X7_Y6_N8
\VDU|Add44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~2_combout\ = (\VDU|param1\(1) & ((\VDU|cursorHoriz\(1) & (\VDU|Add44~1\ & VCC)) # (!\VDU|cursorHoriz\(1) & (!\VDU|Add44~1\)))) # (!\VDU|param1\(1) & ((\VDU|cursorHoriz\(1) & (!\VDU|Add44~1\)) # (!\VDU|cursorHoriz\(1) & ((\VDU|Add44~1\) # 
-- (GND)))))
-- \VDU|Add44~3\ = CARRY((\VDU|param1\(1) & (!\VDU|cursorHoriz\(1) & !\VDU|Add44~1\)) # (!\VDU|param1\(1) & ((!\VDU|Add44~1\) # (!\VDU|cursorHoriz\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|cursorHoriz\(1),
	datad => VCC,
	cin => \VDU|Add44~1\,
	combout => \VDU|Add44~2_combout\,
	cout => \VDU|Add44~3\);

-- Location: LCCOMB_X7_Y6_N10
\VDU|Add44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add44~4_combout\ = ((\VDU|cursorHoriz\(2) $ (\VDU|param1\(2) $ (!\VDU|Add44~3\)))) # (GND)
-- \VDU|Add44~5\ = CARRY((\VDU|cursorHoriz\(2) & ((\VDU|param1\(2)) # (!\VDU|Add44~3\))) # (!\VDU|cursorHoriz\(2) & (\VDU|param1\(2) & !\VDU|Add44~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datab => \VDU|param1\(2),
	datad => VCC,
	cin => \VDU|Add44~3\,
	combout => \VDU|Add44~4_combout\,
	cout => \VDU|Add44~5\);

-- Location: LCCOMB_X7_Y6_N26
\VDU|LessThan45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan45~0_combout\ = (((!\VDU|Add44~4_combout\) # (!\VDU|Add44~2_combout\)) # (!\VDU|Add44~6_combout\)) # (!\VDU|Add44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~0_combout\,
	datab => \VDU|Add44~6_combout\,
	datac => \VDU|Add44~2_combout\,
	datad => \VDU|Add44~4_combout\,
	combout => \VDU|LessThan45~0_combout\);

-- Location: LCCOMB_X7_Y6_N0
\VDU|LessThan45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan45~1_combout\ = ((!\VDU|Add44~10_combout\ & (\VDU|LessThan45~0_combout\ & !\VDU|Add44~8_combout\))) # (!\VDU|Add44~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~10_combout\,
	datab => \VDU|LessThan45~0_combout\,
	datac => \VDU|Add44~8_combout\,
	datad => \VDU|Add44~12_combout\,
	combout => \VDU|LessThan45~1_combout\);

-- Location: LCCOMB_X7_Y6_N22
\VDU|cursorHoriz[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorHoriz[3]~21_combout\ = (!\VDU|Add44~14_combout\ & (\VDU|LessThan45~1_combout\ & (!\VDU|display_store~28_combout\ & \VDU|dispState~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~14_combout\,
	datab => \VDU|LessThan45~1_combout\,
	datac => \VDU|display_store~28_combout\,
	datad => \VDU|dispState~33_combout\,
	combout => \VDU|cursorHoriz[3]~21_combout\);

-- Location: LCCOMB_X7_Y6_N24
\VDU|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~1_combout\ = (\VDU|cursorHoriz[3]~21_combout\ & (\VDU|Add44~0_combout\)) # (!\VDU|cursorHoriz[3]~21_combout\ & (((!\VDU|display_store~28_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add44~0_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector19~1_combout\);

-- Location: LCFF_X6_Y5_N27
\VDU|savedCursorHoriz[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(0),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(0));

-- Location: LCCOMB_X6_Y5_N26
\VDU|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~2_combout\ = (\VDU|cursorHoriz[3]~22_combout\ & (((\VDU|savedCursorHoriz\(0) & !\VDU|cursorHoriz[3]~34_combout\)))) # (!\VDU|cursorHoriz[3]~22_combout\ & ((\VDU|Selector19~1_combout\) # ((\VDU|cursorHoriz[3]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~22_combout\,
	datab => \VDU|Selector19~1_combout\,
	datac => \VDU|savedCursorHoriz\(0),
	datad => \VDU|cursorHoriz[3]~34_combout\,
	combout => \VDU|Selector19~2_combout\);

-- Location: LCCOMB_X6_Y5_N8
\VDU|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~3_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector19~2_combout\ & ((\VDU|Add48~0_combout\))) # (!\VDU|Selector19~2_combout\ & (\VDU|Add46~0_combout\)))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add46~0_combout\,
	datab => \VDU|Add48~0_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector19~2_combout\,
	combout => \VDU|Selector19~3_combout\);

-- Location: LCCOMB_X5_Y5_N26
\VDU|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~0_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & (((\VDU|cursorHoriz[3]~16_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|cursorHoriz[3]~16_combout\ & (\VDU|cursorHorizRestore\(0))) # (!\VDU|cursorHoriz[3]~16_combout\ & 
-- ((\VDU|Add45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHorizRestore\(0),
	datab => \VDU|Add45~0_combout\,
	datac => \VDU|cursorHoriz[3]~15_combout\,
	datad => \VDU|cursorHoriz[3]~16_combout\,
	combout => \VDU|Selector19~0_combout\);

-- Location: LCCOMB_X5_Y5_N2
\VDU|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~4_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|Selector19~0_combout\ & ((\VDU|Selector19~3_combout\))) # (!\VDU|Selector19~0_combout\ & (\VDU|Add43~0_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & 
-- (((\VDU|Selector19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~15_combout\,
	datab => \VDU|Add43~0_combout\,
	datac => \VDU|Selector19~3_combout\,
	datad => \VDU|Selector19~0_combout\,
	combout => \VDU|Selector19~4_combout\);

-- Location: LCCOMB_X5_Y5_N0
\VDU|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector19~5_combout\ = (!\VDU|cursorHoriz[3]~36_combout\ & ((\VDU|Selector13~0_combout\) # ((!\VDU|cursorHoriz[3]~24_combout\ & \VDU|Selector19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector13~0_combout\,
	datab => \VDU|cursorHoriz[3]~24_combout\,
	datac => \VDU|cursorHoriz[3]~36_combout\,
	datad => \VDU|Selector19~4_combout\,
	combout => \VDU|Selector19~5_combout\);

-- Location: LCFF_X5_Y5_N1
\VDU|cursorHoriz[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector19~5_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(0));

-- Location: LCCOMB_X5_Y3_N16
\VDU|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~6_combout\ = (\VDU|startAddr\(7) & (!\VDU|Add3~5\)) # (!\VDU|startAddr\(7) & ((\VDU|Add3~5\) # (GND)))
-- \VDU|Add3~7\ = CARRY((!\VDU|Add3~5\) # (!\VDU|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(7),
	datad => VCC,
	cin => \VDU|Add3~5\,
	combout => \VDU|Add3~6_combout\,
	cout => \VDU|Add3~7\);

-- Location: LCCOMB_X5_Y3_N18
\VDU|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~8_combout\ = (\VDU|startAddr\(8) & (\VDU|Add3~7\ $ (GND))) # (!\VDU|startAddr\(8) & (!\VDU|Add3~7\ & VCC))
-- \VDU|Add3~9\ = CARRY((\VDU|startAddr\(8) & !\VDU|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(8),
	datad => VCC,
	cin => \VDU|Add3~7\,
	combout => \VDU|Add3~8_combout\,
	cout => \VDU|Add3~9\);

-- Location: LCCOMB_X5_Y3_N22
\VDU|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~12_combout\ = (\VDU|startAddr\(10) & (\VDU|Add3~11\ $ (GND))) # (!\VDU|startAddr\(10) & (!\VDU|Add3~11\ & VCC))
-- \VDU|Add3~13\ = CARRY((\VDU|startAddr\(10) & !\VDU|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(10),
	datad => VCC,
	cin => \VDU|Add3~11\,
	combout => \VDU|Add3~12_combout\,
	cout => \VDU|Add3~13\);

-- Location: LCCOMB_X5_Y3_N24
\VDU|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add3~14_combout\ = \VDU|Add3~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add3~13\,
	combout => \VDU|Add3~14_combout\);

-- Location: LCCOMB_X9_Y5_N24
\VDU|display_store~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~43_combout\ = (\VDU|dispByteLatch\(0) & (!\VDU|dispByteLatch\(1) & \VDU|display_store~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(0),
	datab => \VDU|dispByteLatch\(1),
	datad => \VDU|display_store~41_combout\,
	combout => \VDU|display_store~43_combout\);

-- Location: LCFF_X9_Y3_N23
\VDU|savedCursorVert[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorVert\(0),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorVert\(0));

-- Location: LCCOMB_X10_Y3_N8
\VDU|cursorVert~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~16_combout\ = (!\VDU|display_store~39_combout\ & (!\VDU|display_store~28_combout\ & (\VDU|display_store~16_combout\ & !\VDU|display_store~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~39_combout\,
	datab => \VDU|display_store~28_combout\,
	datac => \VDU|display_store~16_combout\,
	datad => \VDU|display_store~13_combout\,
	combout => \VDU|cursorVert~16_combout\);

-- Location: LCCOMB_X10_Y5_N12
\VDU|cursorVert~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~79_combout\ = (\VDU|dispByteLatch\(3) & (\VDU|display_store~29_combout\ & ((!\VDU|cursorVert\(4)) # (!\VDU|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(3),
	datab => \VDU|dispByteLatch\(3),
	datac => \VDU|cursorVert\(4),
	datad => \VDU|display_store~29_combout\,
	combout => \VDU|cursorVert~79_combout\);

-- Location: LCCOMB_X9_Y5_N26
\VDU|cursorVert~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~25_combout\ = (!\VDU|display_store~30_combout\ & ((\VDU|cursorVert~79_combout\) # ((\VDU|display_store~31_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~30_combout\,
	datab => \VDU|display_store~31_combout\,
	datac => \VDU|cursorVert~79_combout\,
	datad => \VDU|dispState~33_combout\,
	combout => \VDU|cursorVert~25_combout\);

-- Location: LCCOMB_X12_Y5_N20
\VDU|Add40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add40~0_combout\ = (\VDU|cursorVert\(0) & ((GND) # (!\VDU|param1\(0)))) # (!\VDU|cursorVert\(0) & (\VDU|param1\(0) $ (GND)))
-- \VDU|Add40~1\ = CARRY((\VDU|cursorVert\(0)) # (!\VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add40~0_combout\,
	cout => \VDU|Add40~1\);

-- Location: LCCOMB_X12_Y5_N14
\VDU|LessThan42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan42~0_combout\ = (\VDU|cursorVert\(1) & (((!\VDU|param1\(0) & \VDU|cursorVert\(0))) # (!\VDU|param1\(1)))) # (!\VDU|cursorVert\(1) & (!\VDU|param1\(0) & (\VDU|cursorVert\(0) & !\VDU|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|param1\(0),
	datac => \VDU|cursorVert\(0),
	datad => \VDU|param1\(1),
	combout => \VDU|LessThan42~0_combout\);

-- Location: LCCOMB_X12_Y5_N8
\VDU|LessThan42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan42~1_combout\ = (\VDU|param1\(2) & (\VDU|LessThan42~0_combout\ & \VDU|cursorVert\(2))) # (!\VDU|param1\(2) & ((\VDU|LessThan42~0_combout\) # (\VDU|cursorVert\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|LessThan42~0_combout\,
	datad => \VDU|cursorVert\(2),
	combout => \VDU|LessThan42~1_combout\);

-- Location: LCCOMB_X13_Y5_N30
\VDU|LessThan42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan42~2_combout\ = (\VDU|param1\(3) & (\VDU|cursorVert\(3) & \VDU|LessThan42~1_combout\)) # (!\VDU|param1\(3) & ((\VDU|cursorVert\(3)) # (\VDU|LessThan42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datac => \VDU|cursorVert\(3),
	datad => \VDU|LessThan42~1_combout\,
	combout => \VDU|LessThan42~2_combout\);

-- Location: LCCOMB_X12_Y5_N2
\VDU|cursorVert[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~17_combout\ = (\VDU|Equal47~3_combout\ & ((\VDU|cursorVert\(4) & ((\VDU|LessThan42~2_combout\) # (!\VDU|param1\(4)))) # (!\VDU|cursorVert\(4) & (!\VDU|param1\(4) & \VDU|LessThan42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datab => \VDU|param1\(4),
	datac => \VDU|Equal47~3_combout\,
	datad => \VDU|LessThan42~2_combout\,
	combout => \VDU|cursorVert[3]~17_combout\);

-- Location: LCCOMB_X7_Y7_N22
\VDU|LessThan41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan41~0_combout\ = (!\VDU|cursorVert\(1) & (!\VDU|cursorVert\(3) & !\VDU|cursorVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert\(2),
	combout => \VDU|LessThan41~0_combout\);

-- Location: LCCOMB_X9_Y3_N10
\VDU|display_store~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~51_combout\ = (\VDU|Equal47~5_combout\ & ((\VDU|cursorVert\(0)) # ((\VDU|cursorVert\(4)) # (!\VDU|LessThan41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~5_combout\,
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(4),
	datad => \VDU|LessThan41~0_combout\,
	combout => \VDU|display_store~51_combout\);

-- Location: LCCOMB_X10_Y3_N18
\VDU|cursorVert~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~18_combout\ = (\VDU|display_store~51_combout\ & (!\VDU|cursorVert\(0))) # (!\VDU|display_store~51_combout\ & (((\VDU|Add40~0_combout\ & \VDU|cursorVert[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|Add40~0_combout\,
	datac => \VDU|cursorVert[3]~17_combout\,
	datad => \VDU|display_store~51_combout\,
	combout => \VDU|cursorVert~18_combout\);

-- Location: LCCOMB_X10_Y2_N26
\VDU|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~2_combout\ = (\VDU|param1\(2) & (!\VDU|param1\(4))) # (!\VDU|param1\(2) & ((\VDU|param1\(1) & (!\VDU|param1\(4))) # (!\VDU|param1\(1) & ((\VDU|param1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(4),
	datab => \VDU|param1\(2),
	datac => \VDU|param1\(3),
	datad => \VDU|param1\(1),
	combout => \VDU|Selector10~2_combout\);

-- Location: LCCOMB_X10_Y2_N0
\VDU|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector10~3_combout\ = (\VDU|Selector10~2_combout\) # ((!\VDU|param1\(3) & ((\VDU|param1\(4)) # (\VDU|param1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(4),
	datab => \VDU|param1\(0),
	datac => \VDU|param1\(3),
	datad => \VDU|Selector10~2_combout\,
	combout => \VDU|Selector10~3_combout\);

-- Location: LCCOMB_X10_Y3_N16
\VDU|cursorVert~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~19_combout\ = (\VDU|Add47~0_combout\ & (\VDU|Selector10~3_combout\ & (\VDU|Equal47~3_combout\ & \VDU|display_store~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add47~0_combout\,
	datab => \VDU|Selector10~3_combout\,
	datac => \VDU|Equal47~3_combout\,
	datad => \VDU|display_store~40_combout\,
	combout => \VDU|cursorVert~19_combout\);

-- Location: LCCOMB_X10_Y3_N24
\VDU|cursorVert~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~20_combout\ = (!\VDU|display_store~42_combout\ & ((\VDU|cursorVert~19_combout\) # ((\VDU|cursorVert\(0) & !\VDU|display_store~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|display_store~40_combout\,
	datac => \VDU|cursorVert~19_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorVert~20_combout\);

-- Location: LCCOMB_X10_Y4_N8
\VDU|Add42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~0_combout\ = (\VDU|cursorVert\(0) & (\VDU|param1\(0) $ (VCC))) # (!\VDU|cursorVert\(0) & (\VDU|param1\(0) & VCC))
-- \VDU|Add42~1\ = CARRY((\VDU|cursorVert\(0) & \VDU|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|param1\(0),
	datad => VCC,
	combout => \VDU|Add42~0_combout\,
	cout => \VDU|Add42~1\);

-- Location: LCCOMB_X10_Y4_N14
\VDU|Add42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~6_combout\ = (\VDU|param1\(3) & ((\VDU|cursorVert\(3) & (\VDU|Add42~5\ & VCC)) # (!\VDU|cursorVert\(3) & (!\VDU|Add42~5\)))) # (!\VDU|param1\(3) & ((\VDU|cursorVert\(3) & (!\VDU|Add42~5\)) # (!\VDU|cursorVert\(3) & ((\VDU|Add42~5\) # (GND)))))
-- \VDU|Add42~7\ = CARRY((\VDU|param1\(3) & (!\VDU|cursorVert\(3) & !\VDU|Add42~5\)) # (!\VDU|param1\(3) & ((!\VDU|Add42~5\) # (!\VDU|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(3),
	datab => \VDU|cursorVert\(3),
	datad => VCC,
	cin => \VDU|Add42~5\,
	combout => \VDU|Add42~6_combout\,
	cout => \VDU|Add42~7\);

-- Location: LCCOMB_X10_Y4_N16
\VDU|Add42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~8_combout\ = ((\VDU|cursorVert\(4) $ (\VDU|param1\(4) $ (!\VDU|Add42~7\)))) # (GND)
-- \VDU|Add42~9\ = CARRY((\VDU|cursorVert\(4) & ((\VDU|param1\(4)) # (!\VDU|Add42~7\))) # (!\VDU|cursorVert\(4) & (\VDU|param1\(4) & !\VDU|Add42~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(4),
	datab => \VDU|param1\(4),
	datad => VCC,
	cin => \VDU|Add42~7\,
	combout => \VDU|Add42~8_combout\,
	cout => \VDU|Add42~9\);

-- Location: LCCOMB_X10_Y4_N18
\VDU|Add42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~10_combout\ = (\VDU|param1\(5) & (!\VDU|Add42~9\)) # (!\VDU|param1\(5) & ((\VDU|Add42~9\) # (GND)))
-- \VDU|Add42~11\ = CARRY((!\VDU|Add42~9\) # (!\VDU|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|param1\(5),
	datad => VCC,
	cin => \VDU|Add42~9\,
	combout => \VDU|Add42~10_combout\,
	cout => \VDU|Add42~11\);

-- Location: LCCOMB_X10_Y4_N22
\VDU|Add42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add42~14_combout\ = \VDU|Add42~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add42~13\,
	combout => \VDU|Add42~14_combout\);

-- Location: LCCOMB_X10_Y4_N2
\VDU|LessThan44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan44~0_combout\ = (!\VDU|Add42~12_combout\ & (!\VDU|Add42~10_combout\ & ((!\VDU|Add42~8_combout\) # (!\VDU|Add42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add42~12_combout\,
	datab => \VDU|Add42~6_combout\,
	datac => \VDU|Add42~8_combout\,
	datad => \VDU|Add42~10_combout\,
	combout => \VDU|LessThan44~0_combout\);

-- Location: LCCOMB_X10_Y4_N28
\VDU|cursorVert~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~21_combout\ = (!\VDU|Add42~14_combout\ & (\VDU|LessThan44~0_combout\ & ((!\VDU|LessThan43~0_combout\) # (!\VDU|Equal47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~5_combout\,
	datab => \VDU|Add42~14_combout\,
	datac => \VDU|LessThan43~0_combout\,
	datad => \VDU|LessThan44~0_combout\,
	combout => \VDU|cursorVert~21_combout\);

-- Location: LCCOMB_X10_Y3_N2
\VDU|cursorVert~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~22_combout\ = (\VDU|display_store~42_combout\ & ((\VDU|cursorVert~78_combout\) # ((\VDU|Add42~0_combout\ & \VDU|cursorVert~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~78_combout\,
	datab => \VDU|Add42~0_combout\,
	datac => \VDU|cursorVert~21_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorVert~22_combout\);

-- Location: LCCOMB_X10_Y3_N12
\VDU|cursorVert~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~23_combout\ = (\VDU|display_store~43_combout\ & (\VDU|cursorVert~18_combout\)) # (!\VDU|display_store~43_combout\ & (((\VDU|cursorVert~20_combout\) # (\VDU|cursorVert~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~43_combout\,
	datab => \VDU|cursorVert~18_combout\,
	datac => \VDU|cursorVert~20_combout\,
	datad => \VDU|cursorVert~22_combout\,
	combout => \VDU|cursorVert~23_combout\);

-- Location: LCCOMB_X10_Y3_N30
\VDU|cursorVert~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~24_combout\ = (\VDU|display_store~50_combout\) # ((\VDU|display_store~44_combout\ & ((\VDU|cursorVert~23_combout\))) # (!\VDU|display_store~44_combout\ & (!\VDU|cursorVert\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|display_store~44_combout\,
	datac => \VDU|display_store~50_combout\,
	datad => \VDU|cursorVert~23_combout\,
	combout => \VDU|cursorVert~24_combout\);

-- Location: LCCOMB_X10_Y3_N28
\VDU|cursorVert~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~26_combout\ = (\VDU|cursorVert~16_combout\ & ((\VDU|cursorVert~25_combout\ & ((\VDU|cursorVert~24_combout\))) # (!\VDU|cursorVert~25_combout\ & (\VDU|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|cursorVert~16_combout\,
	datac => \VDU|cursorVert~25_combout\,
	datad => \VDU|cursorVert~24_combout\,
	combout => \VDU|cursorVert~26_combout\);

-- Location: LCCOMB_X10_Y3_N14
\VDU|cursorVert~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~27_combout\ = (\VDU|cursorVert~11_combout\ & ((\VDU|cursorVert~26_combout\) # ((\VDU|display_store~39_combout\ & \VDU|savedCursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~39_combout\,
	datab => \VDU|savedCursorVert\(0),
	datac => \VDU|cursorVert~11_combout\,
	datad => \VDU|cursorVert~26_combout\,
	combout => \VDU|cursorVert~27_combout\);

-- Location: LCCOMB_X8_Y7_N6
\VDU|cursorVert[3]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~51_combout\ = (\VDU|dispState.ins3~regout\ & ((!\VDU|LessThan53~1_combout\) # (!\VDU|Equal62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal62~3_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datad => \VDU|dispState.ins3~regout\,
	combout => \VDU|cursorVert[3]~51_combout\);

-- Location: LCCOMB_X8_Y6_N22
\VDU|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector40~1_combout\ = (\VDU|cursorVert[3]~51_combout\) # ((\VDU|Selector40~0_combout\ & (\VDU|display_store~50_combout\ & \VDU|dispState~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector40~0_combout\,
	datab => \VDU|cursorVert[3]~51_combout\,
	datac => \VDU|display_store~50_combout\,
	datad => \VDU|dispState~32_combout\,
	combout => \VDU|Selector40~1_combout\);

-- Location: LCFF_X8_Y6_N23
\VDU|dispState.insertLine\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector40~1_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.insertLine~regout\);

-- Location: LCFF_X9_Y8_N11
\VDU|dispState.ins2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|dispState.insertLine~regout\,
	sload => VCC,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.ins2~regout\);

-- Location: LCCOMB_X9_Y8_N12
\VDU|dispState.ins3~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState.ins3~feeder_combout\ = \VDU|dispState.ins2~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispState.ins2~regout\,
	combout => \VDU|dispState.ins3~feeder_combout\);

-- Location: LCFF_X9_Y8_N13
\VDU|dispState.ins3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispState.ins3~feeder_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.ins3~regout\);

-- Location: LCFF_X9_Y8_N7
\VDU|dispState.del3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|dispState.del2~regout\,
	sload => VCC,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.del3~regout\);

-- Location: LCCOMB_X12_Y4_N30
\VDU|Selector12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~9_combout\ = (\VDU|LessThan53~1_combout\ & (\VDU|cursorHoriz[3]~7_combout\)) # (!\VDU|LessThan53~1_combout\ & (((\VDU|dispState.ins3~regout\) # (\VDU|dispState.del3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~7_combout\,
	datab => \VDU|dispState.ins3~regout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|dispState.del3~regout\,
	combout => \VDU|Selector12~9_combout\);

-- Location: LCCOMB_X6_Y3_N26
\VDU|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~12_combout\ = ((\VDU|Add4~8_combout\ $ (\VDU|Add3~12_combout\ $ (!\VDU|Add5~11\)))) # (GND)
-- \VDU|Add5~13\ = CARRY((\VDU|Add4~8_combout\ & ((\VDU|Add3~12_combout\) # (!\VDU|Add5~11\))) # (!\VDU|Add4~8_combout\ & (\VDU|Add3~12_combout\ & !\VDU|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add4~8_combout\,
	datab => \VDU|Add3~12_combout\,
	datad => VCC,
	cin => \VDU|Add5~11\,
	combout => \VDU|Add5~12_combout\,
	cout => \VDU|Add5~13\);

-- Location: LCCOMB_X6_Y3_N0
\VDU|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add4~0_combout\ = (\VDU|cursorVert\(2) & (\VDU|cursorVert\(0) $ (VCC))) # (!\VDU|cursorVert\(2) & (\VDU|cursorVert\(0) & VCC))
-- \VDU|Add4~1\ = CARRY((\VDU|cursorVert\(2) & \VDU|cursorVert\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|cursorVert\(0),
	datad => VCC,
	combout => \VDU|Add4~0_combout\,
	cout => \VDU|Add4~1\);

-- Location: LCCOMB_X6_Y3_N14
\VDU|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~0_combout\ = (\VDU|Add3~0_combout\ & (\VDU|cursorVert\(0) $ (VCC))) # (!\VDU|Add3~0_combout\ & (\VDU|cursorVert\(0) & VCC))
-- \VDU|Add5~1\ = CARRY((\VDU|Add3~0_combout\ & \VDU|cursorVert\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add3~0_combout\,
	datab => \VDU|cursorVert\(0),
	datad => VCC,
	combout => \VDU|Add5~0_combout\,
	cout => \VDU|Add5~1\);

-- Location: LCCOMB_X6_Y3_N16
\VDU|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~2_combout\ = (\VDU|Add3~2_combout\ & ((\VDU|cursorVert\(1) & (\VDU|Add5~1\ & VCC)) # (!\VDU|cursorVert\(1) & (!\VDU|Add5~1\)))) # (!\VDU|Add3~2_combout\ & ((\VDU|cursorVert\(1) & (!\VDU|Add5~1\)) # (!\VDU|cursorVert\(1) & ((\VDU|Add5~1\) # 
-- (GND)))))
-- \VDU|Add5~3\ = CARRY((\VDU|Add3~2_combout\ & (!\VDU|cursorVert\(1) & !\VDU|Add5~1\)) # (!\VDU|Add3~2_combout\ & ((!\VDU|Add5~1\) # (!\VDU|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add3~2_combout\,
	datab => \VDU|cursorVert\(1),
	datad => VCC,
	cin => \VDU|Add5~1\,
	combout => \VDU|Add5~2_combout\,
	cout => \VDU|Add5~3\);

-- Location: LCCOMB_X6_Y3_N18
\VDU|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~4_combout\ = ((\VDU|Add3~4_combout\ $ (\VDU|Add4~0_combout\ $ (!\VDU|Add5~3\)))) # (GND)
-- \VDU|Add5~5\ = CARRY((\VDU|Add3~4_combout\ & ((\VDU|Add4~0_combout\) # (!\VDU|Add5~3\))) # (!\VDU|Add3~4_combout\ & (\VDU|Add4~0_combout\ & !\VDU|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add3~4_combout\,
	datab => \VDU|Add4~0_combout\,
	datad => VCC,
	cin => \VDU|Add5~3\,
	combout => \VDU|Add5~4_combout\,
	cout => \VDU|Add5~5\);

-- Location: LCCOMB_X6_Y3_N20
\VDU|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~6_combout\ = (\VDU|Add4~2_combout\ & ((\VDU|Add3~6_combout\ & (\VDU|Add5~5\ & VCC)) # (!\VDU|Add3~6_combout\ & (!\VDU|Add5~5\)))) # (!\VDU|Add4~2_combout\ & ((\VDU|Add3~6_combout\ & (!\VDU|Add5~5\)) # (!\VDU|Add3~6_combout\ & ((\VDU|Add5~5\) # 
-- (GND)))))
-- \VDU|Add5~7\ = CARRY((\VDU|Add4~2_combout\ & (!\VDU|Add3~6_combout\ & !\VDU|Add5~5\)) # (!\VDU|Add4~2_combout\ & ((!\VDU|Add5~5\) # (!\VDU|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add4~2_combout\,
	datab => \VDU|Add3~6_combout\,
	datad => VCC,
	cin => \VDU|Add5~5\,
	combout => \VDU|Add5~6_combout\,
	cout => \VDU|Add5~7\);

-- Location: LCCOMB_X6_Y3_N22
\VDU|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~8_combout\ = ((\VDU|Add4~4_combout\ $ (\VDU|Add3~8_combout\ $ (!\VDU|Add5~7\)))) # (GND)
-- \VDU|Add5~9\ = CARRY((\VDU|Add4~4_combout\ & ((\VDU|Add3~8_combout\) # (!\VDU|Add5~7\))) # (!\VDU|Add4~4_combout\ & (\VDU|Add3~8_combout\ & !\VDU|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add4~4_combout\,
	datab => \VDU|Add3~8_combout\,
	datad => VCC,
	cin => \VDU|Add5~7\,
	combout => \VDU|Add5~8_combout\,
	cout => \VDU|Add5~9\);

-- Location: LCCOMB_X6_Y3_N24
\VDU|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~10_combout\ = (\VDU|Add3~10_combout\ & ((\VDU|Add4~6_combout\ & (\VDU|Add5~9\ & VCC)) # (!\VDU|Add4~6_combout\ & (!\VDU|Add5~9\)))) # (!\VDU|Add3~10_combout\ & ((\VDU|Add4~6_combout\ & (!\VDU|Add5~9\)) # (!\VDU|Add4~6_combout\ & ((\VDU|Add5~9\) 
-- # (GND)))))
-- \VDU|Add5~11\ = CARRY((\VDU|Add3~10_combout\ & (!\VDU|Add4~6_combout\ & !\VDU|Add5~9\)) # (!\VDU|Add3~10_combout\ & ((!\VDU|Add5~9\) # (!\VDU|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add3~10_combout\,
	datab => \VDU|Add4~6_combout\,
	datad => VCC,
	cin => \VDU|Add5~9\,
	combout => \VDU|Add5~10_combout\,
	cout => \VDU|Add5~11\);

-- Location: LCCOMB_X5_Y11_N14
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = \VDU|Add5~4_combout\ $ (VCC)
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY(\VDU|Add5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~4_combout\,
	datad => VCC,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X5_Y11_N18
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\VDU|Add5~8_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ $ (GND))) # (!\VDU|Add5~8_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & VCC))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\VDU|Add5~8_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~8_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X5_Y11_N22
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\VDU|Add5~12_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ $ (GND))) # (!\VDU|Add5~12_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & VCC))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\VDU|Add5~12_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~12_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X5_Y11_N24
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\VDU|Add5~14_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)) # (!\VDU|Add5~14_combout\ & 
-- ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (GND)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (!\VDU|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~14_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X5_Y11_N26
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\VDU|Add5~16_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ $ (GND))) # (!\VDU|Add5~16_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & VCC))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\VDU|Add5~16_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~16_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X5_Y11_N28
\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X8_Y11_N20
\VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90_combout\ = (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|cursorHoriz\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|cursorHoriz\(2),
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90_combout\);

-- Location: LCCOMB_X8_Y11_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|cursorHoriz\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|cursorHoriz\(2),
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89_combout\);

-- Location: LCCOMB_X8_Y11_N24
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~90_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[130]~89_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X8_Y11_N18
\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\);

-- Location: LCCOMB_X8_Y11_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\ = (\VDU|cursorHoriz\(2) & \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(2),
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\);

-- Location: LCCOMB_X8_Y11_N26
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X8_Y8_N26
\VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~88_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[144]~91_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[158]~92_combout\);

-- Location: LCCOMB_X7_Y11_N24
\VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|cursorHoriz\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|cursorHoriz\(3),
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94_combout\);

-- Location: LCCOMB_X7_Y11_N22
\VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95_combout\ = (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|cursorHoriz\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|cursorHoriz\(3),
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95_combout\);

-- Location: LCCOMB_X7_Y11_N20
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~94_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[131]~95_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\);

-- Location: LCCOMB_X7_Y11_N8
\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\);

-- Location: LCCOMB_X7_Y8_N18
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\);

-- Location: LCCOMB_X7_Y8_N6
\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|cursorHoriz\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|cursorHoriz\(3),
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\);

-- Location: LCCOMB_X7_Y8_N16
\VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~96_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[159]~97_combout\);

-- Location: LCCOMB_X7_Y11_N10
\VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85_combout\ = (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add5~0_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85_combout\);

-- Location: LCCOMB_X7_Y8_N22
\VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84_combout\ = (\VDU|Add5~0_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~0_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84_combout\);

-- Location: LCCOMB_X7_Y8_N12
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~85_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[132]~84_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X7_Y8_N0
\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\ = (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\);

-- Location: LCCOMB_X7_Y8_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Add5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Add5~0_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\);

-- Location: LCCOMB_X7_Y8_N2
\VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[160]~98_combout\);

-- Location: LCCOMB_X5_Y11_N0
\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\ = (\VDU|Add5~2_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~2_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\);

-- Location: LCCOMB_X6_Y11_N6
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\,
	datad => VCC,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X7_Y11_N12
\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\);

-- Location: LCCOMB_X8_Y8_N4
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ & 
-- !\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X8_Y8_N0
\VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[161]~99_combout\);

-- Location: LCCOMB_X7_Y8_N26
\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~4_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~4_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\);

-- Location: LCCOMB_X8_Y8_N6
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X10_Y8_N2
\VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[162]~100_combout\);

-- Location: LCCOMB_X7_Y11_N16
\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\);

-- Location: LCCOMB_X8_Y8_N8
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\ & (((!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)))) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\) # (GND)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY(((!\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\ & !\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X8_Y8_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[163]~101_combout\);

-- Location: LCCOMB_X7_Y11_N18
\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\);

-- Location: LCCOMB_X8_Y8_N10
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X8_Y8_N28
\VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[164]~102_combout\);

-- Location: LCCOMB_X7_Y11_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\);

-- Location: LCCOMB_X8_Y8_N12
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\ & (((!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)))) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\) # (GND)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY(((!\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\ & !\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\)) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X7_Y8_N8
\VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[165]~103_combout\);

-- Location: LCCOMB_X7_Y8_N28
\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\VDU|Add5~12_combout\)) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add5~12_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\);

-- Location: LCCOMB_X8_Y8_N14
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((((\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\)))))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X8_Y8_N22
\VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\) # 
-- ((\VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[152]~107_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[166]~104_combout\);

-- Location: M4K_X11_Y8
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y9_N0
\VDU|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector5~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|dispByteLatch\(2) & ((\VDU|WideOr1~0_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(2),
	datab => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|Selector5~0_combout\);

-- Location: LCCOMB_X9_Y8_N26
\VDU|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr2~0_combout\ = (!\VDU|dispState.ins2~regout\ & (!\VDU|dispState.del2~regout\ & \VDU|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.ins2~regout\,
	datac => \VDU|dispState.del2~regout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|WideOr2~0_combout\);

-- Location: LCCOMB_X10_Y7_N0
\VDU|dispCharWRData[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispCharWRData[7]~0_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & ((\VDU|dispState.idle~regout\ & (!\VDU|WideOr2~0_combout\)) # (!\VDU|dispState.idle~regout\ & ((\VDU|dispByteSent~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \DebounceResetSwitch|o_PinOut~regout\,
	datac => \VDU|WideOr2~0_combout\,
	datad => \VDU|dispByteSent~0_combout\,
	combout => \VDU|dispCharWRData[7]~0_combout\);

-- Location: LCFF_X10_Y9_N1
\VDU|dispCharWRData[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector5~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(2));

-- Location: LCCOMB_X10_Y9_N6
\VDU|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector4~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|WideOr1~0_combout\ & (\VDU|dispByteLatch\(3)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~8_combout\,
	datab => \VDU|WideOr1~0_combout\,
	datac => \VDU|dispByteLatch\(3),
	datad => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3),
	combout => \VDU|Selector4~0_combout\);

-- Location: LCFF_X10_Y9_N7
\VDU|dispCharWRData[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector4~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(3));

-- Location: LCCOMB_X10_Y9_N14
\VDU|display_store~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~36_combout\ = (!\VDU|dispCharWRData\(7) & (\VDU|display_store~35_combout\ & \VDU|dispCharWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(7),
	datac => \VDU|display_store~35_combout\,
	datad => \VDU|dispCharWRData\(3),
	combout => \VDU|display_store~36_combout\);

-- Location: LCCOMB_X10_Y7_N8
\VDU|Selector12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~8_combout\ = (\VDU|display_store~38_combout\ & (\VDU|Selector33~4_combout\ & (\VDU|LessThan41~1_combout\ & \VDU|display_store~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~38_combout\,
	datab => \VDU|Selector33~4_combout\,
	datac => \VDU|LessThan41~1_combout\,
	datad => \VDU|display_store~36_combout\,
	combout => \VDU|Selector12~8_combout\);

-- Location: LCCOMB_X12_Y4_N16
\VDU|Selector12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~10_combout\ = (\VDU|dispState.deleteLine~regout\) # ((\VDU|Selector12~9_combout\) # ((\VDU|dispState.insertLine~regout\) # (\VDU|Selector12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.deleteLine~regout\,
	datab => \VDU|Selector12~9_combout\,
	datac => \VDU|dispState.insertLine~regout\,
	datad => \VDU|Selector12~8_combout\,
	combout => \VDU|Selector12~10_combout\);

-- Location: LCCOMB_X8_Y7_N4
\VDU|startAddr[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[6]~7_combout\ = (\VDU|dispState.dispWrite~regout\ & !\VDU|Equal57~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|Equal57~0_combout\,
	combout => \VDU|startAddr[6]~7_combout\);

-- Location: LCCOMB_X9_Y4_N24
\VDU|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~0_combout\ = (\VDU|startAddr[6]~7_combout\ & (!\VDU|Equal56~2_combout\ & (\VDU|LessThan43~0_combout\ $ (\VDU|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|cursorVert\(0),
	datac => \VDU|startAddr[6]~7_combout\,
	datad => \VDU|Equal56~2_combout\,
	combout => \VDU|Selector12~0_combout\);

-- Location: LCCOMB_X9_Y4_N0
\VDU|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector20~0_combout\ = (\VDU|cursorVert\(4) & !\VDU|cursorVertRestore[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector20~0_combout\);

-- Location: LCCOMB_X8_Y5_N22
\VDU|cursorVertRestore[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~1_combout\ = (\VDU|dispState.idle~regout\ & (\VDU|LessThan43~0_combout\)) # (!\VDU|dispState.idle~regout\ & (((!\VDU|display_store~30_combout\ & \VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|display_store~30_combout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|dispState~33_combout\,
	combout => \VDU|cursorVertRestore[0]~1_combout\);

-- Location: LCCOMB_X8_Y5_N20
\VDU|cursorVertRestore[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~3_combout\ = ((\VDU|cursorVert[3]~13_combout\) # ((!\VDU|Equal57~0_combout\ & \VDU|cursorVertRestore[0]~1_combout\))) # (!\VDU|dispState.dispWrite~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datab => \VDU|Equal57~0_combout\,
	datac => \VDU|cursorVert[3]~13_combout\,
	datad => \VDU|cursorVertRestore[0]~1_combout\,
	combout => \VDU|cursorVertRestore[0]~3_combout\);

-- Location: LCCOMB_X8_Y5_N26
\VDU|cursorVertRestore[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~4_combout\ = (\VDU|cursorVertRestore[0]~3_combout\ & (((\VDU|cursorVertRestore[0]~1_combout\) # (!\VDU|dispState.dispNextLoc~regout\)) # (!\VDU|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~1_combout\,
	datab => \VDU|dispState.dispNextLoc~regout\,
	datac => \VDU|cursorVertRestore[0]~3_combout\,
	datad => \VDU|cursorVertRestore[0]~1_combout\,
	combout => \VDU|cursorVertRestore[0]~4_combout\);

-- Location: LCCOMB_X8_Y6_N2
\VDU|cursorVertRestore[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~2_combout\ = (!\VDU|display_store~28_combout\ & (\VDU|display_store~19_combout\ & ((\VDU|cursorVertRestore[0]~1_combout\) # (!\VDU|escState.processingAdditionalParams~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|display_store~19_combout\,
	datac => \VDU|escState.processingAdditionalParams~4_combout\,
	datad => \VDU|cursorVertRestore[0]~1_combout\,
	combout => \VDU|cursorVertRestore[0]~2_combout\);

-- Location: LCCOMB_X9_Y4_N26
\VDU|cursorVertRestore[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVertRestore[0]~5_combout\ = (!\DebounceResetSwitch|o_PinOut~regout\ & (((\VDU|dispState~34_combout\ & !\VDU|cursorVertRestore[0]~2_combout\)) # (!\VDU|cursorVertRestore[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState~34_combout\,
	datab => \DebounceResetSwitch|o_PinOut~regout\,
	datac => \VDU|cursorVertRestore[0]~4_combout\,
	datad => \VDU|cursorVertRestore[0]~2_combout\,
	combout => \VDU|cursorVertRestore[0]~5_combout\);

-- Location: LCFF_X9_Y4_N1
\VDU|cursorVertRestore[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector20~0_combout\,
	ena => \VDU|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVertRestore\(4));

-- Location: LCCOMB_X9_Y4_N8
\VDU|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector21~0_combout\ = (\VDU|cursorVert\(3) & !\VDU|cursorVertRestore[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(3),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector21~0_combout\);

-- Location: LCFF_X9_Y4_N9
\VDU|cursorVertRestore[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector21~0_combout\,
	ena => \VDU|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVertRestore\(3));

-- Location: LCCOMB_X9_Y4_N28
\VDU|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector22~0_combout\ = (\VDU|cursorVert\(2) & !\VDU|cursorVertRestore[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector22~0_combout\);

-- Location: LCFF_X9_Y4_N29
\VDU|cursorVertRestore[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector22~0_combout\,
	ena => \VDU|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVertRestore\(2));

-- Location: LCCOMB_X9_Y4_N22
\VDU|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector24~0_combout\ = (\VDU|cursorVert\(0) & !\VDU|cursorVertRestore[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(0),
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector24~0_combout\);

-- Location: LCFF_X9_Y4_N23
\VDU|cursorVertRestore[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector24~0_combout\,
	ena => \VDU|cursorVertRestore[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVertRestore\(0));

-- Location: LCCOMB_X9_Y4_N12
\VDU|Add50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add50~2_combout\ = (\VDU|cursorVertRestore\(2) & (!\VDU|Add50~1\)) # (!\VDU|cursorVertRestore\(2) & ((\VDU|Add50~1\) # (GND)))
-- \VDU|Add50~3\ = CARRY((!\VDU|Add50~1\) # (!\VDU|cursorVertRestore\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVertRestore\(2),
	datad => VCC,
	cin => \VDU|Add50~1\,
	combout => \VDU|Add50~2_combout\,
	cout => \VDU|Add50~3\);

-- Location: LCCOMB_X9_Y4_N14
\VDU|Add50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add50~4_combout\ = (\VDU|cursorVertRestore\(3) & (\VDU|Add50~3\ $ (GND))) # (!\VDU|cursorVertRestore\(3) & (!\VDU|Add50~3\ & VCC))
-- \VDU|Add50~5\ = CARRY((\VDU|cursorVertRestore\(3) & !\VDU|Add50~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVertRestore\(3),
	datad => VCC,
	cin => \VDU|Add50~3\,
	combout => \VDU|Add50~4_combout\,
	cout => \VDU|Add50~5\);

-- Location: LCCOMB_X9_Y4_N16
\VDU|Add50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add50~6_combout\ = (\VDU|cursorVertRestore\(4) & (!\VDU|Add50~5\)) # (!\VDU|cursorVertRestore\(4) & ((\VDU|Add50~5\) # (GND)))
-- \VDU|Add50~7\ = CARRY((!\VDU|Add50~5\) # (!\VDU|cursorVertRestore\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVertRestore\(4),
	datad => VCC,
	cin => \VDU|Add50~5\,
	combout => \VDU|Add50~6_combout\,
	cout => \VDU|Add50~7\);

-- Location: LCCOMB_X9_Y4_N18
\VDU|Add50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add50~8_combout\ = !\VDU|Add50~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add50~7\,
	combout => \VDU|Add50~8_combout\);

-- Location: LCCOMB_X9_Y4_N2
\VDU|Equal62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal62~1_combout\ = (\VDU|cursorVert\(2) & (\VDU|Add50~2_combout\ & (\VDU|cursorVert\(3) $ (!\VDU|Add50~4_combout\)))) # (!\VDU|cursorVert\(2) & (!\VDU|Add50~2_combout\ & (\VDU|cursorVert\(3) $ (!\VDU|Add50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|cursorVert\(3),
	datac => \VDU|Add50~4_combout\,
	datad => \VDU|Add50~2_combout\,
	combout => \VDU|Equal62~1_combout\);

-- Location: LCCOMB_X9_Y4_N30
\VDU|Equal62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal62~2_combout\ = \VDU|cursorVert\(4) $ (\VDU|Add50~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(4),
	datac => \VDU|Add50~6_combout\,
	combout => \VDU|Equal62~2_combout\);

-- Location: LCCOMB_X9_Y4_N4
\VDU|Equal62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal62~3_combout\ = (\VDU|Equal62~0_combout\ & (!\VDU|Add50~8_combout\ & (\VDU|Equal62~1_combout\ & !\VDU|Equal62~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal62~0_combout\,
	datab => \VDU|Add50~8_combout\,
	datac => \VDU|Equal62~1_combout\,
	datad => \VDU|Equal62~2_combout\,
	combout => \VDU|Equal62~3_combout\);

-- Location: LCCOMB_X8_Y7_N26
\VDU|cursorVert[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~12_combout\ = (!\VDU|dispState.clearL2~regout\ & (((!\VDU|cursorVert\(4)) # (!\VDU|cursorVert\(3))) # (!\VDU|dispState.clearS2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearS2~regout\,
	datab => \VDU|dispState.clearL2~regout\,
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert\(4),
	combout => \VDU|cursorVert[3]~12_combout\);

-- Location: LCCOMB_X12_Y4_N12
\VDU|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~1_combout\ = ((\VDU|dispState.ins3~regout\ & \VDU|Equal62~3_combout\)) # (!\VDU|cursorVert[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.ins3~regout\,
	datac => \VDU|Equal62~3_combout\,
	datad => \VDU|cursorVert[3]~12_combout\,
	combout => \VDU|Selector12~1_combout\);

-- Location: LCCOMB_X12_Y4_N10
\VDU|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~2_combout\ = (\VDU|Selector12~0_combout\) # ((\VDU|cursorVertRestore\(0) & (\VDU|LessThan53~1_combout\ & \VDU|Selector12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVertRestore\(0),
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|Selector12~0_combout\,
	datad => \VDU|Selector12~1_combout\,
	combout => \VDU|Selector12~2_combout\);

-- Location: LCCOMB_X12_Y4_N28
\VDU|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~3_combout\ = (\VDU|Selector12~2_combout\) # ((\VDU|dispState.dispNextLoc~regout\ & (\VDU|cursorVert~77_combout\ $ (\VDU|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~77_combout\,
	datab => \VDU|dispState.dispNextLoc~regout\,
	datac => \VDU|cursorVert\(0),
	datad => \VDU|Selector12~2_combout\,
	combout => \VDU|Selector12~3_combout\);

-- Location: LCCOMB_X10_Y7_N24
\VDU|cursorVert[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~14_combout\ = (\VDU|cursorVert[3]~13_combout\ & (((!\VDU|display_store~36_combout\) # (!\VDU|LessThan41~1_combout\)) # (!\VDU|display_store~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~38_combout\,
	datab => \VDU|cursorVert[3]~13_combout\,
	datac => \VDU|LessThan41~1_combout\,
	datad => \VDU|display_store~36_combout\,
	combout => \VDU|cursorVert[3]~14_combout\);

-- Location: LCCOMB_X7_Y7_N4
\VDU|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~4_combout\ = (\VDU|Equal63~0_combout\ & ((\VDU|dispState.del3~regout\) # ((!\VDU|Equal62~3_combout\ & \VDU|dispState.ins3~regout\)))) # (!\VDU|Equal63~0_combout\ & (!\VDU|Equal62~3_combout\ & ((\VDU|dispState.ins3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal63~0_combout\,
	datab => \VDU|Equal62~3_combout\,
	datac => \VDU|dispState.del3~regout\,
	datad => \VDU|dispState.ins3~regout\,
	combout => \VDU|Selector12~4_combout\);

-- Location: LCCOMB_X9_Y7_N4
\VDU|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~6_combout\ = ((\VDU|LessThan53~1_combout\ & \VDU|Selector12~4_combout\)) # (!\VDU|Selector12~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~1_combout\,
	datac => \VDU|Selector12~4_combout\,
	datad => \VDU|Selector12~5_combout\,
	combout => \VDU|Selector12~6_combout\);

-- Location: LCCOMB_X9_Y7_N2
\VDU|Selector12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~7_combout\ = (\VDU|Selector12~6_combout\) # ((\VDU|dispState.dispWrite~regout\ & ((\VDU|cursorVert[3]~14_combout\) # (\VDU|Equal56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datab => \VDU|cursorVert[3]~14_combout\,
	datac => \VDU|Selector12~6_combout\,
	datad => \VDU|Equal56~2_combout\,
	combout => \VDU|Selector12~7_combout\);

-- Location: LCCOMB_X8_Y3_N4
\VDU|Selector12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~11_combout\ = (\VDU|Selector12~3_combout\) # ((\VDU|cursorVert\(0) & ((\VDU|Selector12~7_combout\))) # (!\VDU|cursorVert\(0) & (\VDU|Selector12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|Selector12~10_combout\,
	datac => \VDU|Selector12~3_combout\,
	datad => \VDU|Selector12~7_combout\,
	combout => \VDU|Selector12~11_combout\);

-- Location: LCCOMB_X7_Y3_N8
\VDU|Selector12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~13_combout\ = (\VDU|Selector12~11_combout\) # ((\VDU|Selector12~12_combout\ & ((\VDU|cursorVert~15_combout\) # (\VDU|cursorVert~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~15_combout\,
	datab => \VDU|Selector12~12_combout\,
	datac => \VDU|cursorVert~27_combout\,
	datad => \VDU|Selector12~11_combout\,
	combout => \VDU|Selector12~13_combout\);

-- Location: LCFF_X7_Y3_N9
\VDU|cursorVert[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector12~13_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVert\(0));

-- Location: LCCOMB_X9_Y3_N22
\VDU|LessThan41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan41~1_combout\ = (\VDU|cursorVert\(4)) # ((\VDU|cursorVert\(0)) # (!\VDU|LessThan41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert\(4),
	datac => \VDU|cursorVert\(0),
	datad => \VDU|LessThan41~0_combout\,
	combout => \VDU|LessThan41~1_combout\);

-- Location: LCCOMB_X9_Y5_N22
\VDU|cursorVert[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~49_combout\ = (\VDU|Equal47~5_combout\ & (\VDU|display_store~43_combout\ & \VDU|LessThan41~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Equal47~5_combout\,
	datac => \VDU|display_store~43_combout\,
	datad => \VDU|LessThan41~1_combout\,
	combout => \VDU|cursorVert[3]~49_combout\);

-- Location: LCCOMB_X9_Y3_N0
\VDU|cursorVert[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~47_combout\ = (\VDU|display_store~44_combout\ & (((!\VDU|display_store~42_combout\) # (!\VDU|Equal47~5_combout\)) # (!\VDU|LessThan43~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|Equal47~5_combout\,
	datac => \VDU|display_store~42_combout\,
	datad => \VDU|display_store~44_combout\,
	combout => \VDU|cursorVert[3]~47_combout\);

-- Location: LCCOMB_X9_Y3_N12
\VDU|cursorVert[3]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~50_combout\ = (!\VDU|dispState.idle~regout\ & (\VDU|cursorVert[3]~49_combout\ & ((\VDU|cursorVert[3]~47_combout\) # (!\VDU|cursorHoriz[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~6_combout\,
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|cursorVert[3]~49_combout\,
	datad => \VDU|cursorVert[3]~47_combout\,
	combout => \VDU|cursorVert[3]~50_combout\);

-- Location: LCCOMB_X9_Y3_N2
\VDU|cursorVert[3]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~52_combout\ = (\VDU|dispState.deleteLine~regout\) # ((\VDU|cursorVert[3]~50_combout\) # ((\VDU|cursorVert[3]~51_combout\ & !\VDU|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~51_combout\,
	datab => \VDU|dispState.deleteLine~regout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|cursorVert[3]~50_combout\,
	combout => \VDU|cursorVert[3]~52_combout\);

-- Location: LCCOMB_X9_Y3_N28
\VDU|cursorVert[3]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~53_combout\ = (\VDU|cursorVert[3]~52_combout\) # ((\VDU|cursorVert[3]~13_combout\ & \VDU|dispState.dispWrite~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert[3]~13_combout\,
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|cursorVert[3]~52_combout\,
	combout => \VDU|cursorVert[3]~53_combout\);

-- Location: LCCOMB_X12_Y4_N20
\VDU|cursorVert[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~28_combout\ = (!\VDU|dispState.insertLine~regout\ & ((\VDU|LessThan53~1_combout\) # (!\VDU|dispState.del3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.insertLine~regout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|dispState.del3~regout\,
	combout => \VDU|cursorVert[3]~28_combout\);

-- Location: LCCOMB_X9_Y3_N26
\VDU|cursorVert[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~48_combout\ = (\VDU|cursorVert[3]~46_combout\) # (((!\VDU|dispState.idle~regout\ & !\VDU|cursorVert[3]~47_combout\)) # (!\VDU|cursorVert[3]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~46_combout\,
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|cursorVert[3]~28_combout\,
	datad => \VDU|cursorVert[3]~47_combout\,
	combout => \VDU|cursorVert[3]~48_combout\);

-- Location: LCCOMB_X9_Y3_N30
\VDU|cursorVert[2]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~82_combout\ = (\VDU|cursorVert\(0) & (\VDU|cursorVert[3]~48_combout\ & (\VDU|cursorVert\(1)))) # (!\VDU|cursorVert\(0) & (((!\VDU|cursorVert\(1) & \VDU|cursorVert[3]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|cursorVert[3]~48_combout\,
	datac => \VDU|cursorVert\(1),
	datad => \VDU|cursorVert[3]~53_combout\,
	combout => \VDU|cursorVert[2]~82_combout\);

-- Location: LCCOMB_X8_Y3_N30
\VDU|cursorVert[2]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~83_combout\ = (\VDU|cursorVert[3]~48_combout\ & ((\VDU|cursorVert\(2) & ((\VDU|cursorVert[3]~53_combout\) # (!\VDU|cursorVert[2]~82_combout\))) # (!\VDU|cursorVert\(2) & ((\VDU|cursorVert[2]~82_combout\))))) # 
-- (!\VDU|cursorVert[3]~48_combout\ & (\VDU|cursorVert[3]~53_combout\ & (\VDU|cursorVert\(2) $ (\VDU|cursorVert[2]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~48_combout\,
	datab => \VDU|cursorVert[3]~53_combout\,
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert[2]~82_combout\,
	combout => \VDU|cursorVert[2]~83_combout\);

-- Location: LCCOMB_X7_Y3_N24
\VDU|cursorVert[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~62_combout\ = (\VDU|cursorVert[4]~45_combout\ & ((\VDU|cursorVert[2]~61_combout\) # ((\VDU|cursorVert[2]~83_combout\)))) # (!\VDU|cursorVert[4]~45_combout\ & (((\VDU|cursorVert\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[2]~61_combout\,
	datab => \VDU|cursorVert[4]~45_combout\,
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert[2]~83_combout\,
	combout => \VDU|cursorVert[2]~62_combout\);

-- Location: LCFF_X7_Y3_N25
\VDU|cursorVert[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursorVert[2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVert\(2));

-- Location: LCCOMB_X6_Y3_N28
\VDU|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~14_combout\ = (\VDU|Add4~10_combout\ & ((\VDU|Add3~14_combout\ & (\VDU|Add5~13\ & VCC)) # (!\VDU|Add3~14_combout\ & (!\VDU|Add5~13\)))) # (!\VDU|Add4~10_combout\ & ((\VDU|Add3~14_combout\ & (!\VDU|Add5~13\)) # (!\VDU|Add3~14_combout\ & 
-- ((\VDU|Add5~13\) # (GND)))))
-- \VDU|Add5~15\ = CARRY((\VDU|Add4~10_combout\ & (!\VDU|Add3~14_combout\ & !\VDU|Add5~13\)) # (!\VDU|Add4~10_combout\ & ((!\VDU|Add5~13\) # (!\VDU|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add4~10_combout\,
	datab => \VDU|Add3~14_combout\,
	datad => VCC,
	cin => \VDU|Add5~13\,
	combout => \VDU|Add5~14_combout\,
	cout => \VDU|Add5~15\);

-- Location: LCCOMB_X6_Y3_N30
\VDU|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add5~16_combout\ = !\VDU|Add5~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add5~15\,
	combout => \VDU|Add5~16_combout\);

-- Location: LCCOMB_X6_Y11_N26
\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\);

-- Location: LCCOMB_X6_Y11_N0
\VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\);

-- Location: LCCOMB_X6_Y11_N2
\VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ = (\VDU|Add5~12_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~12_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\);

-- Location: LCCOMB_X6_Y11_N30
\VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\ = (\VDU|Add5~10_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add5~10_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\);

-- Location: LCCOMB_X5_Y11_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\);

-- Location: LCCOMB_X7_Y11_N14
\VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ = (\VDU|Add5~6_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Add5~6_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\);

-- Location: LCCOMB_X5_Y11_N6
\VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\);

-- Location: LCCOMB_X6_Y11_N20
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\) # 
-- (\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\)))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ & 
-- (!\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\)))
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ & 
-- !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X6_Y11_N22
\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X7_Y8_N24
\VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\ = (!\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\);

-- Location: LCCOMB_X7_Y11_N6
\VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\VDU|Add5~14_combout\))) # (!\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \VDU|Add5~14_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106_combout\);

-- Location: LCCOMB_X8_Y8_N16
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ = CARRY((!\VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ & (!\VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106_combout\ & 
-- !\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[153]~106_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\);

-- Location: LCCOMB_X8_Y8_N18
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ = CARRY((\VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105_combout\) # ((\VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~105_combout\,
	datab => \VDU|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\,
	datad => VCC,
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\,
	cout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\);

-- Location: LCCOMB_X8_Y8_N20
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = !\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X7_Y9_N4
\VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73_combout\ = (\VDU|cursorHoriz\(1) & !\VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(1),
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73_combout\);

-- Location: LCCOMB_X7_Y9_N6
\VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72_combout\ = (\VDU|cursorHoriz\(1) & \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(1),
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72_combout\);

-- Location: LCCOMB_X7_Y9_N0
\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (\VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73_combout\) # (\VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~73_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|StageOut[143]~72_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\);

-- Location: LCCOMB_X8_Y8_N24
\VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\ = (\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\VDU|cursorHoriz\(1))) # 
-- (!\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(1),
	datac => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \VDU|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \VDU|Mod1|auto_generated|divider|divider|StageOut[157]~87_combout\);

-- Location: LCCOMB_X10_Y7_N10
\VDU|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector2~0_combout\ = (\VDU|dispAttWRData~8_combout\ & ((\VDU|dispByteLatch\(5)) # ((!\VDU|WideOr1~0_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(5),
	datab => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|Selector2~0_combout\);

-- Location: LCFF_X10_Y7_N11
\VDU|dispCharWRData[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector2~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(5));

-- Location: LCCOMB_X10_Y9_N26
\VDU|display_store~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~34_combout\ = (\VDU|dispCharWRData\(6) & (\VDU|dispCharWRData\(4) & (\VDU|dispCharWRData\(5) & \VDU|dispCharWRData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(6),
	datab => \VDU|dispCharWRData\(4),
	datac => \VDU|dispCharWRData\(5),
	datad => \VDU|dispCharWRData\(2),
	combout => \VDU|display_store~34_combout\);

-- Location: LCCOMB_X10_Y9_N4
\VDU|display_store~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~35_combout\ = (\VDU|display_store~33_combout\) # ((\VDU|dispCharWRData\(1) & (\VDU|dispCharWRData\(0) & \VDU|display_store~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~33_combout\,
	datab => \VDU|dispCharWRData\(1),
	datac => \VDU|dispCharWRData\(0),
	datad => \VDU|display_store~34_combout\,
	combout => \VDU|display_store~35_combout\);

-- Location: LCCOMB_X10_Y9_N22
\VDU|Selector38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector38~4_combout\ = (!\VDU|dispCharWRData\(7) & (\VDU|display_store~35_combout\ & (\VDU|Selector33~4_combout\ & \VDU|dispCharWRData\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(7),
	datab => \VDU|display_store~35_combout\,
	datac => \VDU|Selector33~4_combout\,
	datad => \VDU|dispCharWRData\(3),
	combout => \VDU|Selector38~4_combout\);

-- Location: LCFF_X10_Y9_N23
\VDU|dispState.clearChar\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector38~4_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearChar~regout\);

-- Location: LCCOMB_X9_Y8_N22
\VDU|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr1~0_combout\ = (!\VDU|dispState.clearLine~regout\ & (!\VDU|dispState.clearScreen~regout\ & !\VDU|dispState.clearChar~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearLine~regout\,
	datac => \VDU|dispState.clearScreen~regout\,
	datad => \VDU|dispState.clearChar~regout\,
	combout => \VDU|WideOr1~0_combout\);

-- Location: LCCOMB_X10_Y9_N30
\VDU|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector3~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (((\VDU|WideOr1~0_combout\ & \VDU|dispByteLatch\(4))))) # (!\VDU|dispAttWRData~8_combout\ & (\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4),
	datab => \VDU|WideOr1~0_combout\,
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|dispByteLatch\(4),
	combout => \VDU|Selector3~0_combout\);

-- Location: LCFF_X10_Y9_N31
\VDU|dispCharWRData[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector3~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(4));

-- Location: M4K_X11_Y1
\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y9_N10
\VDU|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector0~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|dispByteLatch\(7) & ((\VDU|WideOr1~0_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(7),
	datab => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|Selector0~0_combout\);

-- Location: LCFF_X10_Y9_N11
\VDU|dispCharWRData[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector0~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(7));

-- Location: LCCOMB_X10_Y9_N28
\VDU|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector1~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|dispByteLatch\(6) & ((\VDU|WideOr1~0_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(6),
	datab => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|Selector1~0_combout\);

-- Location: LCFF_X10_Y9_N29
\VDU|dispCharWRData[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector1~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(6));

-- Location: LCCOMB_X10_Y9_N24
\VDU|Equal56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal56~0_combout\ = (!\VDU|dispCharWRData\(4) & (!\VDU|dispCharWRData\(5) & !\VDU|dispCharWRData\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispCharWRData\(4),
	datac => \VDU|dispCharWRData\(5),
	datad => \VDU|dispCharWRData\(6),
	combout => \VDU|Equal56~0_combout\);

-- Location: LCCOMB_X10_Y9_N16
\VDU|Equal56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal56~1_combout\ = (!\VDU|dispCharWRData\(7) & (\VDU|Equal56~0_combout\ & \VDU|dispCharWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(7),
	datac => \VDU|Equal56~0_combout\,
	datad => \VDU|dispCharWRData\(3),
	combout => \VDU|Equal56~1_combout\);

-- Location: LCCOMB_X10_Y7_N26
\VDU|cursorVert[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~13_combout\ = (\VDU|dispCharWRData\(0)) # ((\VDU|dispCharWRData\(2) $ (!\VDU|dispCharWRData\(1))) # (!\VDU|Equal56~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(2),
	datab => \VDU|dispCharWRData\(1),
	datac => \VDU|dispCharWRData\(0),
	datad => \VDU|Equal56~1_combout\,
	combout => \VDU|cursorVert[3]~13_combout\);

-- Location: LCCOMB_X8_Y4_N0
\VDU|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~0_combout\ = (\VDU|display_store~38_combout\ & (\VDU|cursorVert[3]~13_combout\ & (\VDU|dispState.dispWrite~regout\ & !\VDU|Equal56~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~38_combout\,
	datab => \VDU|cursorVert[3]~13_combout\,
	datac => \VDU|dispState.dispWrite~regout\,
	datad => \VDU|Equal56~2_combout\,
	combout => \VDU|Selector13~0_combout\);

-- Location: LCCOMB_X7_Y10_N22
\VDU|Add48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add48~12_combout\ = \VDU|param2\(6) $ (\VDU|Add48~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param2\(6),
	cin => \VDU|Add48~11\,
	combout => \VDU|Add48~12_combout\);

-- Location: LCFF_X6_Y6_N13
\VDU|savedCursorHoriz[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorHoriz\(6),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorHoriz\(6));

-- Location: LCCOMB_X7_Y6_N30
\VDU|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~2_combout\ = (\VDU|cursorHoriz[3]~21_combout\ & (((\VDU|Add44~12_combout\)))) # (!\VDU|cursorHoriz[3]~21_combout\ & (!\VDU|display_store~28_combout\ & ((\VDU|dispState~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|Add44~12_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|cursorHoriz[3]~21_combout\,
	combout => \VDU|Selector13~2_combout\);

-- Location: LCCOMB_X6_Y6_N12
\VDU|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~3_combout\ = (\VDU|cursorHoriz[3]~34_combout\ & (!\VDU|cursorHoriz[3]~22_combout\)) # (!\VDU|cursorHoriz[3]~34_combout\ & ((\VDU|cursorHoriz[3]~22_combout\ & (\VDU|savedCursorHoriz\(6))) # (!\VDU|cursorHoriz[3]~22_combout\ & 
-- ((\VDU|Selector13~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~34_combout\,
	datab => \VDU|cursorHoriz[3]~22_combout\,
	datac => \VDU|savedCursorHoriz\(6),
	datad => \VDU|Selector13~2_combout\,
	combout => \VDU|Selector13~3_combout\);

-- Location: LCCOMB_X6_Y6_N14
\VDU|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~4_combout\ = (\VDU|cursorHoriz[3]~20_combout\ & ((\VDU|Selector13~3_combout\ & ((\VDU|Add48~12_combout\))) # (!\VDU|Selector13~3_combout\ & (\VDU|Add46~12_combout\)))) # (!\VDU|cursorHoriz[3]~20_combout\ & (((\VDU|Selector13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add46~12_combout\,
	datab => \VDU|Add48~12_combout\,
	datac => \VDU|cursorHoriz[3]~20_combout\,
	datad => \VDU|Selector13~3_combout\,
	combout => \VDU|Selector13~4_combout\);

-- Location: LCCOMB_X7_Y5_N6
\VDU|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector25~0_combout\ = (\VDU|cursorHoriz\(6) & (!\VDU|dispState.dispNextLoc~regout\ & !\VDU|cursorVertRestore[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorHoriz\(6),
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVertRestore[0]~0_combout\,
	combout => \VDU|Selector25~0_combout\);

-- Location: LCFF_X7_Y5_N7
\VDU|cursorHorizRestore[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector25~0_combout\,
	ena => \VDU|cursorHorizRestore[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHorizRestore\(6));

-- Location: LCCOMB_X5_Y3_N0
\VDU|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~1_combout\ = (\VDU|cursorHoriz[3]~16_combout\ & (((\VDU|cursorHorizRestore\(6)) # (\VDU|cursorHoriz[3]~15_combout\)))) # (!\VDU|cursorHoriz[3]~16_combout\ & (\VDU|Add45~12_combout\ & ((!\VDU|cursorHoriz[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add45~12_combout\,
	datab => \VDU|cursorHorizRestore\(6),
	datac => \VDU|cursorHoriz[3]~16_combout\,
	datad => \VDU|cursorHoriz[3]~15_combout\,
	combout => \VDU|Selector13~1_combout\);

-- Location: LCCOMB_X5_Y3_N26
\VDU|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~5_combout\ = (\VDU|cursorHoriz[3]~15_combout\ & ((\VDU|Selector13~1_combout\ & ((\VDU|Selector13~4_combout\))) # (!\VDU|Selector13~1_combout\ & (\VDU|Add43~12_combout\)))) # (!\VDU|cursorHoriz[3]~15_combout\ & 
-- (((\VDU|Selector13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add43~12_combout\,
	datab => \VDU|cursorHoriz[3]~15_combout\,
	datac => \VDU|Selector13~4_combout\,
	datad => \VDU|Selector13~1_combout\,
	combout => \VDU|Selector13~5_combout\);

-- Location: LCCOMB_X5_Y3_N4
\VDU|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector13~6_combout\ = (!\VDU|cursorHoriz[3]~36_combout\ & ((\VDU|Selector13~0_combout\) # ((!\VDU|cursorHoriz[3]~24_combout\ & \VDU|Selector13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz[3]~24_combout\,
	datab => \VDU|Selector13~0_combout\,
	datac => \VDU|cursorHoriz[3]~36_combout\,
	datad => \VDU|Selector13~5_combout\,
	combout => \VDU|Selector13~6_combout\);

-- Location: LCFF_X5_Y3_N5
\VDU|cursorHoriz[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector13~6_combout\,
	ena => \VDU|cursorHoriz[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorHoriz\(6));

-- Location: LCCOMB_X7_Y5_N30
\VDU|LessThan53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan53~1_combout\ = (\VDU|cursorHoriz\(6) & ((\VDU|LessThan53~0_combout\) # ((\VDU|cursorHoriz\(4)) # (\VDU|cursorHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~0_combout\,
	datab => \VDU|cursorHoriz\(6),
	datac => \VDU|cursorHoriz\(4),
	datad => \VDU|cursorHoriz\(5),
	combout => \VDU|LessThan53~1_combout\);

-- Location: LCCOMB_X8_Y7_N30
\VDU|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector34~2_combout\ = ((\VDU|LessThan53~1_combout\ & (\VDU|Selector34~1_combout\)) # (!\VDU|LessThan53~1_combout\ & ((\VDU|dispState.clearL2~regout\)))) # (!\VDU|Selector34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector34~1_combout\,
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|dispState.clearL2~regout\,
	datad => \VDU|Selector34~0_combout\,
	combout => \VDU|Selector34~2_combout\);

-- Location: LCCOMB_X8_Y7_N2
\VDU|Selector34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector34~3_combout\ = (!\VDU|display_store~28_combout\ & (!\VDU|LessThan43~0_combout\ & (!\VDU|dispState~33_combout\ & \VDU|escState.processingAdditionalParams~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|LessThan43~0_combout\,
	datac => \VDU|dispState~33_combout\,
	datad => \VDU|escState.processingAdditionalParams~4_combout\,
	combout => \VDU|Selector34~3_combout\);

-- Location: LCCOMB_X8_Y7_N22
\VDU|Selector34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector34~4_combout\ = (\VDU|Selector34~2_combout\) # ((\VDU|dispState~34_combout\ & ((\VDU|Selector34~3_combout\) # (!\VDU|display_store~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~19_combout\,
	datab => \VDU|Selector34~2_combout\,
	datac => \VDU|dispState~34_combout\,
	datad => \VDU|Selector34~3_combout\,
	combout => \VDU|Selector34~4_combout\);

-- Location: LCFF_X8_Y7_N23
\VDU|dispState.clearLine\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector34~4_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearLine~regout\);

-- Location: LCFF_X8_Y7_N19
\VDU|dispState.clearL2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|dispState.clearLine~regout\,
	sload => VCC,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.clearL2~regout\);

-- Location: LCCOMB_X8_Y7_N18
\VDU|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr3~0_combout\ = (!\VDU|dispState.clearL2~regout\ & !\VDU|dispState.clearS2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|dispState.clearL2~regout\,
	datad => \VDU|dispState.clearS2~regout\,
	combout => \VDU|WideOr3~0_combout\);

-- Location: LCCOMB_X9_Y8_N16
\VDU|WideOr2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|WideOr2~combout\ = (\VDU|dispState.clearC2~regout\) # (((\VDU|dispState.del2~regout\) # (\VDU|dispState.ins2~regout\)) # (!\VDU|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.clearC2~regout\,
	datab => \VDU|WideOr1~0_combout\,
	datac => \VDU|dispState.del2~regout\,
	datad => \VDU|dispState.ins2~regout\,
	combout => \VDU|WideOr2~combout\);

-- Location: LCCOMB_X9_Y7_N28
\VDU|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~2_combout\ = (!\VDU|dispState.idle~regout\ & (((\VDU|Equal30~2_combout\) # (!\VDU|escState.processingAdditionalParams~2_combout\)) # (!\VDU|display_store~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|display_store~32_combout\,
	datac => \VDU|Equal30~2_combout\,
	datad => \VDU|escState.processingAdditionalParams~2_combout\,
	combout => \VDU|Selector11~2_combout\);

-- Location: LCCOMB_X9_Y7_N6
\VDU|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector12~5_combout\ = (!\VDU|WideOr2~combout\ & (!\VDU|Selector11~2_combout\ & ((\VDU|LessThan53~1_combout\) # (\VDU|WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan53~1_combout\,
	datab => \VDU|WideOr3~0_combout\,
	datac => \VDU|WideOr2~combout\,
	datad => \VDU|Selector11~2_combout\,
	combout => \VDU|Selector12~5_combout\);

-- Location: LCCOMB_X8_Y7_N24
\VDU|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~4_combout\ = (\VDU|cursorVert\(1) & ((\VDU|Selector11~12_combout\) # ((\VDU|Selector11~3_combout\) # (!\VDU|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector11~12_combout\,
	datab => \VDU|cursorVert\(1),
	datac => \VDU|Selector11~3_combout\,
	datad => \VDU|Selector12~5_combout\,
	combout => \VDU|Selector11~4_combout\);

-- Location: LCCOMB_X8_Y6_N28
\VDU|cursorVert~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~29_combout\ = (\VDU|cursorVert\(1) & (((!\VDU|cursorVert~10_combout\ & !\VDU|display_store~39_combout\)) # (!\VDU|cursorVert~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~11_combout\,
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert~10_combout\,
	datad => \VDU|display_store~39_combout\,
	combout => \VDU|cursorVert~29_combout\);

-- Location: LCFF_X8_Y6_N11
\VDU|savedCursorVert[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorVert\(1),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorVert\(1));

-- Location: LCCOMB_X8_Y6_N10
\VDU|cursorVert~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~30_combout\ = (\VDU|dispByteLatch\(4) & (\VDU|display_store~21_combout\ & (\VDU|savedCursorVert\(1) & \VDU|display_store~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(4),
	datab => \VDU|display_store~21_combout\,
	datac => \VDU|savedCursorVert\(1),
	datad => \VDU|display_store~24_combout\,
	combout => \VDU|cursorVert~30_combout\);

-- Location: LCCOMB_X9_Y3_N14
\VDU|cursorVert~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~34_combout\ = (\VDU|LessThan43~0_combout\ & (\VDU|Equal47~5_combout\ & (\VDU|cursorVert\(1) $ (\VDU|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(0),
	datad => \VDU|Equal47~5_combout\,
	combout => \VDU|cursorVert~34_combout\);

-- Location: LCCOMB_X10_Y3_N20
\VDU|cursorVert~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~35_combout\ = (\VDU|display_store~42_combout\ & ((\VDU|cursorVert~34_combout\) # ((\VDU|Add42~2_combout\ & \VDU|cursorVert~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add42~2_combout\,
	datab => \VDU|cursorVert~34_combout\,
	datac => \VDU|cursorVert~21_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorVert~35_combout\);

-- Location: LCCOMB_X10_Y3_N4
\VDU|cursorVert~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~32_combout\ = (\VDU|Add47~2_combout\ & (\VDU|Selector10~3_combout\ & (\VDU|Equal47~3_combout\ & \VDU|display_store~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add47~2_combout\,
	datab => \VDU|Selector10~3_combout\,
	datac => \VDU|Equal47~3_combout\,
	datad => \VDU|display_store~40_combout\,
	combout => \VDU|cursorVert~32_combout\);

-- Location: LCCOMB_X10_Y3_N22
\VDU|cursorVert~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~33_combout\ = (!\VDU|display_store~42_combout\ & ((\VDU|cursorVert~32_combout\) # ((\VDU|cursorVert\(1) & !\VDU|display_store~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|display_store~40_combout\,
	datac => \VDU|cursorVert~32_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorVert~33_combout\);

-- Location: LCCOMB_X10_Y3_N6
\VDU|cursorVert~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~36_combout\ = (\VDU|display_store~43_combout\ & (\VDU|cursorVert~31_combout\)) # (!\VDU|display_store~43_combout\ & (((\VDU|cursorVert~35_combout\) # (\VDU|cursorVert~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~31_combout\,
	datab => \VDU|display_store~43_combout\,
	datac => \VDU|cursorVert~35_combout\,
	datad => \VDU|cursorVert~33_combout\,
	combout => \VDU|cursorVert~36_combout\);

-- Location: LCCOMB_X10_Y3_N0
\VDU|cursorVert~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~37_combout\ = (\VDU|display_store~50_combout\) # ((\VDU|display_store~44_combout\ & ((\VDU|cursorVert~36_combout\))) # (!\VDU|display_store~44_combout\ & (\VDU|Add41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add41~0_combout\,
	datab => \VDU|display_store~44_combout\,
	datac => \VDU|display_store~50_combout\,
	datad => \VDU|cursorVert~36_combout\,
	combout => \VDU|cursorVert~37_combout\);

-- Location: LCCOMB_X10_Y3_N26
\VDU|cursorVert~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~38_combout\ = (\VDU|cursorVert~16_combout\ & ((\VDU|cursorVert~25_combout\ & ((\VDU|cursorVert~37_combout\))) # (!\VDU|cursorVert~25_combout\ & (\VDU|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|cursorVert~16_combout\,
	datac => \VDU|cursorVert~25_combout\,
	datad => \VDU|cursorVert~37_combout\,
	combout => \VDU|cursorVert~38_combout\);

-- Location: LCCOMB_X7_Y3_N28
\VDU|cursorVert~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert~39_combout\ = (\VDU|cursorVert~29_combout\) # ((\VDU|cursorVert~11_combout\ & ((\VDU|cursorVert~30_combout\) # (\VDU|cursorVert~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert~11_combout\,
	datab => \VDU|cursorVert~29_combout\,
	datac => \VDU|cursorVert~30_combout\,
	datad => \VDU|cursorVert~38_combout\,
	combout => \VDU|cursorVert~39_combout\);

-- Location: LCCOMB_X7_Y3_N26
\VDU|Selector11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~11_combout\ = (\VDU|Selector11~10_combout\) # ((\VDU|Selector11~4_combout\) # ((\VDU|Selector12~12_combout\ & \VDU|cursorVert~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector11~10_combout\,
	datab => \VDU|Selector12~12_combout\,
	datac => \VDU|Selector11~4_combout\,
	datad => \VDU|cursorVert~39_combout\,
	combout => \VDU|Selector11~11_combout\);

-- Location: LCFF_X7_Y3_N27
\VDU|cursorVert[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector11~11_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVert\(1));

-- Location: LCCOMB_X9_Y3_N18
\VDU|Add41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add41~2_combout\ = (\VDU|cursorVert\(0) & (\VDU|cursorVert\(1) & (\VDU|cursorVert\(2) & \VDU|cursorVert\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|cursorVert\(1),
	datac => \VDU|cursorVert\(2),
	datad => \VDU|cursorVert\(3),
	combout => \VDU|Add41~2_combout\);

-- Location: LCCOMB_X9_Y3_N24
\VDU|cursorVert[4]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~69_combout\ = (\VDU|cursorVert[3]~48_combout\ & (\VDU|Add41~2_combout\ $ (\VDU|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Add41~2_combout\,
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert[3]~48_combout\,
	combout => \VDU|cursorVert[4]~69_combout\);

-- Location: LCCOMB_X9_Y3_N16
\VDU|cursorVert[4]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~70_combout\ = (\VDU|cursorVert[4]~69_combout\) # ((\VDU|cursorVert[3]~53_combout\ & (\VDU|Add39~1_combout\ $ (!\VDU|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add39~1_combout\,
	datab => \VDU|cursorVert\(4),
	datac => \VDU|cursorVert[4]~69_combout\,
	datad => \VDU|cursorVert[3]~53_combout\,
	combout => \VDU|cursorVert[4]~70_combout\);

-- Location: LCCOMB_X6_Y3_N12
\VDU|cursorVert[4]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~75_combout\ = (\VDU|cursorVert[4]~45_combout\ & ((\VDU|cursorVert[4]~74_combout\) # ((\VDU|cursorVert[4]~70_combout\)))) # (!\VDU|cursorVert[4]~45_combout\ & (((\VDU|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[4]~74_combout\,
	datab => \VDU|cursorVert[4]~70_combout\,
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert[4]~45_combout\,
	combout => \VDU|cursorVert[4]~75_combout\);

-- Location: LCFF_X6_Y3_N13
\VDU|cursorVert[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursorVert[4]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVert\(4));

-- Location: LCCOMB_X9_Y3_N8
\VDU|LessThan43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan43~0_combout\ = (!\VDU|cursorVert\(3)) # (!\VDU|cursorVert\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert\(3),
	combout => \VDU|LessThan43~0_combout\);

-- Location: LCCOMB_X8_Y7_N28
\VDU|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector34~0_combout\ = (\VDU|LessThan43~0_combout\) # ((!\VDU|startAddr[6]~7_combout\ & ((!\VDU|LessThan53~1_combout\) # (!\VDU|dispState.dispNextLoc~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispNextLoc~regout\,
	datab => \VDU|LessThan43~0_combout\,
	datac => \VDU|startAddr[6]~7_combout\,
	datad => \VDU|LessThan53~1_combout\,
	combout => \VDU|Selector34~0_combout\);

-- Location: LCCOMB_X8_Y7_N8
\VDU|startAddr[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[6]~22_combout\ = (!\VDU|Selector34~0_combout\ & !\DebounceResetSwitch|o_PinOut~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Selector34~0_combout\,
	datad => \DebounceResetSwitch|o_PinOut~regout\,
	combout => \VDU|startAddr[6]~22_combout\);

-- Location: LCFF_X4_Y3_N11
\VDU|startAddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[8]~16_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(8));

-- Location: LCCOMB_X4_Y3_N14
\VDU|startAddr[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[10]~20_combout\ = \VDU|startAddr\(10) $ (!\VDU|startAddr[9]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(10),
	cin => \VDU|startAddr[9]~19\,
	combout => \VDU|startAddr[10]~20_combout\);

-- Location: LCFF_X4_Y3_N15
\VDU|startAddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[10]~20_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(10));

-- Location: LCCOMB_X4_Y3_N0
\VDU|LessThan51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan51~0_combout\ = (\VDU|startAddr\(9) & (\VDU|startAddr\(8) & (\VDU|startAddr\(10) & \VDU|startAddr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|startAddr\(9),
	datab => \VDU|startAddr\(8),
	datac => \VDU|startAddr\(10),
	datad => \VDU|startAddr\(7),
	combout => \VDU|LessThan51~0_combout\);

-- Location: LCFF_X4_Y3_N3
\VDU|startAddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[4]~8_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(4));

-- Location: LCCOMB_X4_Y3_N4
\VDU|startAddr[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[5]~10_combout\ = (\VDU|startAddr\(5) & (!\VDU|startAddr[4]~9\)) # (!\VDU|startAddr\(5) & ((\VDU|startAddr[4]~9\) # (GND)))
-- \VDU|startAddr[5]~11\ = CARRY((!\VDU|startAddr[4]~9\) # (!\VDU|startAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(5),
	datad => VCC,
	cin => \VDU|startAddr[4]~9\,
	combout => \VDU|startAddr[5]~10_combout\,
	cout => \VDU|startAddr[5]~11\);

-- Location: LCFF_X4_Y3_N5
\VDU|startAddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[5]~10_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(5));

-- Location: LCCOMB_X4_Y3_N6
\VDU|startAddr[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|startAddr[6]~12_combout\ = (\VDU|startAddr\(6) & ((GND) # (!\VDU|startAddr[5]~11\))) # (!\VDU|startAddr\(6) & (\VDU|startAddr[5]~11\ $ (GND)))
-- \VDU|startAddr[6]~13\ = CARRY((\VDU|startAddr\(6)) # (!\VDU|startAddr[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|startAddr\(6),
	datad => VCC,
	cin => \VDU|startAddr[5]~11\,
	combout => \VDU|startAddr[6]~12_combout\,
	cout => \VDU|startAddr[6]~13\);

-- Location: LCFF_X4_Y3_N7
\VDU|startAddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[6]~12_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(6));

-- Location: LCFF_X4_Y3_N9
\VDU|startAddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|startAddr[7]~14_combout\,
	sclr => \VDU|LessThan51~0_combout\,
	ena => \VDU|startAddr[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|startAddr\(7));

-- Location: LCCOMB_X4_Y4_N24
\VDU|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~14_combout\ = (\VDU|Add0~14_combout\ & ((\VDU|Add1~10_combout\ & (\VDU|Add2~13\ & VCC)) # (!\VDU|Add1~10_combout\ & (!\VDU|Add2~13\)))) # (!\VDU|Add0~14_combout\ & ((\VDU|Add1~10_combout\ & (!\VDU|Add2~13\)) # (!\VDU|Add1~10_combout\ & 
-- ((\VDU|Add2~13\) # (GND)))))
-- \VDU|Add2~15\ = CARRY((\VDU|Add0~14_combout\ & (!\VDU|Add1~10_combout\ & !\VDU|Add2~13\)) # (!\VDU|Add0~14_combout\ & ((!\VDU|Add2~13\) # (!\VDU|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add0~14_combout\,
	datab => \VDU|Add1~10_combout\,
	datad => VCC,
	cin => \VDU|Add2~13\,
	combout => \VDU|Add2~14_combout\,
	cout => \VDU|Add2~15\);

-- Location: LCCOMB_X3_Y4_N14
\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X4_Y4_N26
\VDU|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add2~16_combout\ = !\VDU|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Add2~15\,
	combout => \VDU|Add2~16_combout\);

-- Location: LCCOMB_X2_Y4_N0
\VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \VDU|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \VDU|Add2~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\);

-- Location: LCCOMB_X2_Y4_N30
\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X8_Y4_N20
\VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\ = (\VDU|charHoriz\(1) & !\VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|charHoriz\(1),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\);

-- Location: LCCOMB_X8_Y4_N26
\VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\ = (\VDU|charHoriz\(1) & \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|charHoriz\(1),
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\);

-- Location: LCCOMB_X8_Y4_N12
\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (\VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\) # (\VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\);

-- Location: LCCOMB_X7_Y4_N10
\VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ = (\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\VDU|charHoriz\(1))) # (!\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ 
-- & ((\VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|charHoriz\(1),
	datac => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \VDU|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \VDU|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\);

-- Location: LCCOMB_X10_Y7_N4
\VDU|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector7~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|WideOr1~0_combout\ & (\VDU|dispByteLatch\(0)))) # (!\VDU|dispAttWRData~8_combout\ & (((\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|WideOr1~0_combout\,
	datab => \VDU|dispByteLatch\(0),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0),
	combout => \VDU|Selector7~0_combout\);

-- Location: LCFF_X10_Y7_N5
\VDU|dispCharWRData[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector7~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(0));

-- Location: LCCOMB_X10_Y7_N6
\VDU|Equal57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal57~0_combout\ = (\VDU|dispCharWRData\(2)) # (((\VDU|dispCharWRData\(0)) # (!\VDU|Equal56~1_combout\)) # (!\VDU|dispCharWRData\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(2),
	datab => \VDU|dispCharWRData\(1),
	datac => \VDU|dispCharWRData\(0),
	datad => \VDU|Equal56~1_combout\,
	combout => \VDU|Equal57~0_combout\);

-- Location: LCCOMB_X9_Y7_N20
\VDU|cursorVert[3]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~80_combout\ = (!\VDU|cursorVert[3]~14_combout\ & (((\VDU|Equal57~0_combout\) # (!\VDU|cursorVert\(4))) # (!\VDU|cursorVert\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(3),
	datab => \VDU|Equal57~0_combout\,
	datac => \VDU|cursorVert\(4),
	datad => \VDU|cursorVert[3]~14_combout\,
	combout => \VDU|cursorVert[3]~80_combout\);

-- Location: LCCOMB_X8_Y7_N14
\VDU|Selector11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector11~12_combout\ = (\VDU|dispState.dispNextLoc~regout\ & (((\VDU|cursorVert\(3) & \VDU|cursorVert\(4))) # (!\VDU|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(3),
	datab => \VDU|LessThan53~1_combout\,
	datac => \VDU|dispState.dispNextLoc~regout\,
	datad => \VDU|cursorVert\(4),
	combout => \VDU|Selector11~12_combout\);

-- Location: LCCOMB_X8_Y7_N12
\VDU|cursorVert[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~41_combout\ = (\VDU|cursorVert[4]~40_combout\ & (!\DebounceResetSwitch|o_PinOut~regout\ & (!\VDU|Selector11~12_combout\ & !\VDU|WideOr2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[4]~40_combout\,
	datab => \DebounceResetSwitch|o_PinOut~regout\,
	datac => \VDU|Selector11~12_combout\,
	datad => \VDU|WideOr2~combout\,
	combout => \VDU|cursorVert[4]~41_combout\);

-- Location: LCCOMB_X9_Y5_N4
\VDU|cursorVert[3]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~42_combout\ = (!\VDU|display_store~28_combout\ & (!\VDU|cursorVert~79_combout\ & (!\VDU|display_store~43_combout\ & !\VDU|display_store~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~28_combout\,
	datab => \VDU|cursorVert~79_combout\,
	datac => \VDU|display_store~43_combout\,
	datad => \VDU|display_store~42_combout\,
	combout => \VDU|cursorVert[3]~42_combout\);

-- Location: LCCOMB_X8_Y3_N22
\VDU|cursorVert[3]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~43_combout\ = ((\VDU|cursorVert[3]~42_combout\ & ((!\VDU|escState.processingAdditionalParams~3_combout\) # (!\VDU|display_store~40_combout\)))) # (!\VDU|escState.processingAdditionalParams~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~40_combout\,
	datab => \VDU|cursorVert[3]~42_combout\,
	datac => \VDU|escState.processingAdditionalParams~3_combout\,
	datad => \VDU|escState.processingAdditionalParams~4_combout\,
	combout => \VDU|cursorVert[3]~43_combout\);

-- Location: LCCOMB_X8_Y3_N24
\VDU|cursorVert[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~44_combout\ = (!\VDU|dispState.idle~regout\ & (((\VDU|cursorHoriz[3]~6_combout\ & \VDU|cursorVert[3]~43_combout\)) # (!\VDU|display_store~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|display_store~32_combout\,
	datac => \VDU|cursorHoriz[3]~6_combout\,
	datad => \VDU|cursorVert[3]~43_combout\,
	combout => \VDU|cursorVert[3]~44_combout\);

-- Location: LCCOMB_X7_Y3_N30
\VDU|cursorVert[4]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[4]~45_combout\ = (\VDU|cursorVert[4]~41_combout\ & (!\VDU|cursorVert[3]~44_combout\ & ((\VDU|cursorVert[3]~80_combout\) # (!\VDU|dispState.dispWrite~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.dispWrite~regout\,
	datab => \VDU|cursorVert[3]~80_combout\,
	datac => \VDU|cursorVert[4]~41_combout\,
	datad => \VDU|cursorVert[3]~44_combout\,
	combout => \VDU|cursorVert[4]~45_combout\);

-- Location: LCCOMB_X10_Y5_N6
\VDU|cursorVert[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[2]~60_combout\ = (\VDU|cursorVert[2]~59_combout\ & (((!\VDU|cursorVert[3]~49_combout\ & \VDU|cursorVert[3]~47_combout\)) # (!\VDU|cursorHoriz[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[2]~59_combout\,
	datab => \VDU|cursorVert[3]~49_combout\,
	datac => \VDU|cursorVert[3]~47_combout\,
	datad => \VDU|cursorHoriz[3]~6_combout\,
	combout => \VDU|cursorVert[2]~60_combout\);

-- Location: LCCOMB_X10_Y5_N2
\VDU|cursorVert[3]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~81_combout\ = (!\VDU|display_store~28_combout\ & (((\VDU|dispByteLatch\(0)) # (!\VDU|display_store~29_combout\)) # (!\VDU|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispByteLatch\(3),
	datab => \VDU|display_store~29_combout\,
	datac => \VDU|dispByteLatch\(0),
	datad => \VDU|display_store~28_combout\,
	combout => \VDU|cursorVert[3]~81_combout\);

-- Location: LCCOMB_X10_Y5_N4
\VDU|cursorVert[3]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~58_combout\ = (\VDU|display_store~39_combout\) # ((\VDU|display_store~42_combout\ & (!\VDU|display_store~43_combout\ & \VDU|cursorVert[3]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~42_combout\,
	datab => \VDU|display_store~39_combout\,
	datac => \VDU|display_store~43_combout\,
	datad => \VDU|cursorVert[3]~81_combout\,
	combout => \VDU|cursorVert[3]~58_combout\);

-- Location: LCFF_X10_Y5_N27
\VDU|savedCursorVert[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	sdata => \VDU|cursorVert\(3),
	sload => VCC,
	ena => \VDU|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|savedCursorVert\(3));

-- Location: LCCOMB_X10_Y5_N14
\VDU|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector9~1_combout\ = (\VDU|cursorVert[3]~17_combout\ & (\VDU|Add40~6_combout\ & \VDU|cursorVert[3]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~17_combout\,
	datab => \VDU|Add40~6_combout\,
	datad => \VDU|cursorVert[3]~81_combout\,
	combout => \VDU|Selector9~1_combout\);

-- Location: LCCOMB_X10_Y5_N18
\VDU|cursorVert[3]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~57_combout\ = (\VDU|display_store~43_combout\) # ((\VDU|display_store~39_combout\) # (!\VDU|cursorVert[3]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|display_store~43_combout\,
	datac => \VDU|cursorVert[3]~81_combout\,
	datad => \VDU|display_store~39_combout\,
	combout => \VDU|cursorVert[3]~57_combout\);

-- Location: LCCOMB_X10_Y5_N0
\VDU|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector9~3_combout\ = (\VDU|cursorVert[3]~58_combout\ & (((\VDU|cursorVert[3]~57_combout\)))) # (!\VDU|cursorVert[3]~58_combout\ & ((\VDU|cursorVert[3]~57_combout\ & ((\VDU|Selector9~1_combout\))) # (!\VDU|cursorVert[3]~57_combout\ & 
-- (\VDU|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector9~2_combout\,
	datab => \VDU|Selector9~1_combout\,
	datac => \VDU|cursorVert[3]~58_combout\,
	datad => \VDU|cursorVert[3]~57_combout\,
	combout => \VDU|Selector9~3_combout\);

-- Location: LCCOMB_X10_Y5_N26
\VDU|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector9~4_combout\ = (\VDU|cursorVert[3]~58_combout\ & ((\VDU|Selector9~3_combout\ & ((\VDU|savedCursorVert\(3)))) # (!\VDU|Selector9~3_combout\ & (\VDU|Selector9~0_combout\)))) # (!\VDU|cursorVert[3]~58_combout\ & (((\VDU|Selector9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector9~0_combout\,
	datab => \VDU|cursorVert[3]~58_combout\,
	datac => \VDU|savedCursorVert\(3),
	datad => \VDU|Selector9~3_combout\,
	combout => \VDU|Selector9~4_combout\);

-- Location: LCCOMB_X7_Y3_N22
\VDU|Add39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add39~0_combout\ = \VDU|cursorVert\(3) $ (((\VDU|cursorVert\(2)) # ((\VDU|cursorVert\(0)) # (\VDU|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(2),
	datab => \VDU|cursorVert\(0),
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert\(1),
	combout => \VDU|Add39~0_combout\);

-- Location: LCCOMB_X8_Y3_N18
\VDU|cursorVert[3]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~63_combout\ = (\VDU|Add41~1_combout\ & ((\VDU|cursorVert[3]~48_combout\) # ((!\VDU|Add39~0_combout\ & \VDU|cursorVert[3]~53_combout\)))) # (!\VDU|Add41~1_combout\ & (!\VDU|Add39~0_combout\ & ((\VDU|cursorVert[3]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Add41~1_combout\,
	datab => \VDU|Add39~0_combout\,
	datac => \VDU|cursorVert[3]~48_combout\,
	datad => \VDU|cursorVert[3]~53_combout\,
	combout => \VDU|cursorVert[3]~63_combout\);

-- Location: LCCOMB_X7_Y3_N12
\VDU|cursorVert[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~67_combout\ = (\VDU|cursorVert[3]~66_combout\) # ((\VDU|cursorVert[3]~63_combout\) # ((\VDU|cursorVert[2]~60_combout\ & \VDU|Selector9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~66_combout\,
	datab => \VDU|cursorVert[2]~60_combout\,
	datac => \VDU|Selector9~4_combout\,
	datad => \VDU|cursorVert[3]~63_combout\,
	combout => \VDU|cursorVert[3]~67_combout\);

-- Location: LCCOMB_X7_Y3_N14
\VDU|cursorVert[3]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursorVert[3]~68_combout\ = (\VDU|cursorVert[4]~45_combout\ & ((\VDU|cursorVert[3]~67_combout\))) # (!\VDU|cursorVert[4]~45_combout\ & (\VDU|cursorVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursorVert[4]~45_combout\,
	datac => \VDU|cursorVert\(3),
	datad => \VDU|cursorVert[3]~67_combout\,
	combout => \VDU|cursorVert[3]~68_combout\);

-- Location: LCFF_X7_Y3_N15
\VDU|cursorVert[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursorVert[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorVert\(3));

-- Location: LCCOMB_X7_Y7_N28
\VDU|Add52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add52~0_combout\ = (\VDU|cursorVert\(1) & \VDU|cursorVert\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|cursorVert\(1),
	datad => \VDU|cursorVert\(2),
	combout => \VDU|Add52~0_combout\);

-- Location: LCCOMB_X7_Y7_N14
\VDU|Equal63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal63~0_combout\ = ((\VDU|cursorVert\(3)) # ((!\VDU|Add52~0_combout\) # (!\VDU|cursorVert\(4)))) # (!\VDU|cursorVert\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(0),
	datab => \VDU|cursorVert\(3),
	datac => \VDU|cursorVert\(4),
	datad => \VDU|Add52~0_combout\,
	combout => \VDU|Equal63~0_combout\);

-- Location: LCCOMB_X9_Y8_N28
\VDU|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector43~0_combout\ = (\VDU|LessThan43~0_combout\ & (\VDU|dispState~34_combout\ & (!\VDU|display_store~44_combout\ & \VDU|dispState~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan43~0_combout\,
	datab => \VDU|dispState~34_combout\,
	datac => \VDU|display_store~44_combout\,
	datad => \VDU|dispState~32_combout\,
	combout => \VDU|Selector43~0_combout\);

-- Location: LCCOMB_X9_Y8_N18
\VDU|Selector43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector43~1_combout\ = (\VDU|Selector43~0_combout\) # ((\VDU|dispState.del3~regout\ & ((\VDU|Equal63~0_combout\) # (!\VDU|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.del3~regout\,
	datab => \VDU|Equal63~0_combout\,
	datac => \VDU|LessThan53~1_combout\,
	datad => \VDU|Selector43~0_combout\,
	combout => \VDU|Selector43~1_combout\);

-- Location: LCFF_X9_Y8_N19
\VDU|dispState.deleteLine\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector43~1_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.deleteLine~regout\);

-- Location: LCCOMB_X9_Y8_N8
\VDU|dispState.del2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispState.del2~feeder_combout\ = \VDU|dispState.deleteLine~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispState.deleteLine~regout\,
	combout => \VDU|dispState.del2~feeder_combout\);

-- Location: LCFF_X9_Y8_N9
\VDU|dispState.del2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispState.del2~feeder_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispState.del2~regout\);

-- Location: LCCOMB_X9_Y8_N30
\VDU|dispAttWRData~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~8_combout\ = (!\VDU|dispState.del2~regout\ & !\VDU|dispState.ins2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|dispState.del2~regout\,
	datad => \VDU|dispState.ins2~regout\,
	combout => \VDU|dispAttWRData~8_combout\);

-- Location: LCCOMB_X10_Y7_N12
\VDU|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector6~0_combout\ = (\VDU|dispAttWRData~8_combout\ & (((\VDU|dispByteLatch\(1) & \VDU|WideOr1~0_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & (\VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1),
	datab => \VDU|dispByteLatch\(1),
	datac => \VDU|dispAttWRData~8_combout\,
	datad => \VDU|WideOr1~0_combout\,
	combout => \VDU|Selector6~0_combout\);

-- Location: LCFF_X10_Y7_N13
\VDU|dispCharWRData[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector6~0_combout\,
	ena => \VDU|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispCharWRData\(1));

-- Location: LCCOMB_X10_Y7_N20
\VDU|Equal56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal56~2_combout\ = (\VDU|dispCharWRData\(2) & (!\VDU|dispCharWRData\(1) & (\VDU|dispCharWRData\(0) & \VDU|Equal56~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispCharWRData\(2),
	datab => \VDU|dispCharWRData\(1),
	datac => \VDU|dispCharWRData\(0),
	datad => \VDU|Equal56~1_combout\,
	combout => \VDU|Equal56~2_combout\);

-- Location: LCCOMB_X9_Y7_N22
\VDU|Selector33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector33~5_combout\ = (\VDU|cursorVert[3]~13_combout\ & (!\VDU|Equal56~2_combout\ & (!\VDU|display_store~36_combout\ & \VDU|dispState.dispWrite~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert[3]~13_combout\,
	datab => \VDU|Equal56~2_combout\,
	datac => \VDU|display_store~36_combout\,
	datad => \VDU|dispState.dispWrite~regout\,
	combout => \VDU|Selector33~5_combout\);

-- Location: LCCOMB_X9_Y8_N4
\VDU|Selector65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector65~1_combout\ = (\VDU|Selector33~5_combout\) # (((\VDU|Selector65~0_combout\ & \VDU|dispWR~regout\)) # (!\VDU|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector65~0_combout\,
	datab => \VDU|Selector33~5_combout\,
	datac => \VDU|dispWR~regout\,
	datad => \VDU|WideOr2~0_combout\,
	combout => \VDU|Selector65~1_combout\);

-- Location: LCFF_X9_Y8_N5
\VDU|dispWR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector65~1_combout\,
	ena => \DebounceResetSwitch|ALT_INV_o_PinOut~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispWR~regout\);

-- Location: LCCOMB_X12_Y2_N26
\VDU|display_store~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~7_combout\ = (\VDU|param1\(6)) # ((\VDU|param1\(3) & ((\VDU|param1\(5)))) # (!\VDU|param1\(3) & (\VDU|param1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(4),
	datab => \VDU|param1\(3),
	datac => \VDU|param1\(6),
	datad => \VDU|param1\(5),
	combout => \VDU|display_store~7_combout\);

-- Location: LCCOMB_X12_Y2_N28
\VDU|display_store~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~6_combout\ = (\VDU|param1\(1) & ((\VDU|param1\(2) & ((!\VDU|param1\(4)))) # (!\VDU|param1\(2) & (!\VDU|param1\(5))))) # (!\VDU|param1\(1) & (!\VDU|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|param1\(5),
	datac => \VDU|param1\(4),
	datad => \VDU|param1\(2),
	combout => \VDU|display_store~6_combout\);

-- Location: LCCOMB_X8_Y3_N10
\VDU|dispAttWRData~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~6_combout\ = (\VDU|display_store~9_combout\ & ((\VDU|display_store~7_combout\) # (\VDU|display_store~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~9_combout\,
	datab => \VDU|display_store~7_combout\,
	datad => \VDU|display_store~6_combout\,
	combout => \VDU|dispAttWRData~6_combout\);

-- Location: LCCOMB_X12_Y5_N16
\VDU|Equal50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal50~0_combout\ = (\VDU|param1\(2) & (\VDU|param1\(0) & (\VDU|Equal49~0_combout\ & !\VDU|param1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(0),
	datac => \VDU|Equal49~0_combout\,
	datad => \VDU|param1\(4),
	combout => \VDU|Equal50~0_combout\);

-- Location: LCCOMB_X12_Y2_N30
\VDU|Equal51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal51~0_combout\ = (\VDU|param1\(1) & (!\VDU|param1\(5) & (!\VDU|param1\(6) & \VDU|param1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|param1\(5),
	datac => \VDU|param1\(6),
	datad => \VDU|param1\(0),
	combout => \VDU|Equal51~0_combout\);

-- Location: LCCOMB_X12_Y2_N4
\VDU|Equal51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Equal51~1_combout\ = (!\VDU|param1\(2) & (\VDU|Equal51~0_combout\ & (\VDU|param1\(3) & \VDU|param1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|Equal51~0_combout\,
	datac => \VDU|param1\(3),
	datad => \VDU|param1\(4),
	combout => \VDU|Equal51~1_combout\);

-- Location: LCCOMB_X13_Y3_N0
\VDU|attInverse~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|attInverse~1_combout\ = (\VDU|attInverse~regout\ & (!\VDU|Equal47~5_combout\ & ((!\VDU|Equal51~1_combout\)))) # (!\VDU|attInverse~regout\ & (((\VDU|Equal50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~5_combout\,
	datab => \VDU|Equal50~0_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|Equal51~1_combout\,
	combout => \VDU|attInverse~1_combout\);

-- Location: LCCOMB_X13_Y3_N26
\VDU|attInverse~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|attInverse~3_combout\ = (\VDU|attInverse~2_combout\ & !\VDU|display_store~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|attInverse~2_combout\,
	datad => \VDU|display_store~31_combout\,
	combout => \VDU|attInverse~3_combout\);

-- Location: LCFF_X13_Y3_N1
\VDU|attInverse\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|attInverse~1_combout\,
	ena => \VDU|attInverse~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|attInverse~regout\);

-- Location: LCCOMB_X12_Y3_N0
\VDU|attInverse~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|attInverse~0_combout\ = (\VDU|attInverse~regout\ & !\VDU|Equal51~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|attInverse~regout\,
	datac => \VDU|Equal51~1_combout\,
	combout => \VDU|attInverse~0_combout\);

-- Location: LCCOMB_X12_Y3_N26
\VDU|dispAttWRData~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~28_combout\ = (\VDU|dispAttWRData\(0) & (\VDU|dispAttWRData~6_combout\ & ((\VDU|attInverse~0_combout\)))) # (!\VDU|dispAttWRData\(0) & ((\VDU|param1\(0)) # ((\VDU|dispAttWRData~6_combout\ & \VDU|attInverse~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(0),
	datab => \VDU|dispAttWRData~6_combout\,
	datac => \VDU|param1\(0),
	datad => \VDU|attInverse~0_combout\,
	combout => \VDU|dispAttWRData~28_combout\);

-- Location: LCCOMB_X12_Y2_N2
\VDU|display_store~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~10_combout\ = (!\VDU|param1\(4) & \VDU|param1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|param1\(4),
	datad => \VDU|param1\(5),
	combout => \VDU|display_store~10_combout\);

-- Location: LCCOMB_X12_Y2_N0
\VDU|dispAttWRData~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~4_combout\ = (\VDU|param1\(3) $ (((!\VDU|param1\(6)) # (!\VDU|param1\(2))))) # (!\VDU|display_store~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(3),
	datac => \VDU|param1\(6),
	datad => \VDU|display_store~10_combout\,
	combout => \VDU|dispAttWRData~4_combout\);

-- Location: LCCOMB_X12_Y3_N12
\VDU|dispAttWRData~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~27_combout\ = (\VDU|dispAttWRData~4_combout\ & (!\VDU|attInverse~regout\ & !\VDU|Equal50~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispAttWRData~4_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|Equal50~0_combout\,
	combout => \VDU|dispAttWRData~27_combout\);

-- Location: LCCOMB_X12_Y3_N28
\VDU|dispAttWRData~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~29_combout\ = (\VDU|dispAttWRData\(4) & (!\VDU|Equal47~5_combout\ & ((\VDU|dispAttWRData~28_combout\) # (\VDU|dispAttWRData~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(4),
	datab => \VDU|dispAttWRData~28_combout\,
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|dispAttWRData~27_combout\,
	combout => \VDU|dispAttWRData~29_combout\);

-- Location: LCCOMB_X12_Y3_N10
\VDU|dispAttWRData~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~30_combout\ = (\VDU|dispAttWRData~4_combout\ & (!\VDU|attInverse~regout\ & \VDU|Equal50~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispAttWRData~4_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|Equal50~0_combout\,
	combout => \VDU|dispAttWRData~30_combout\);

-- Location: LCCOMB_X12_Y3_N4
\VDU|dispAttWRData~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~31_combout\ = (\VDU|dispAttWRData~30_combout\) # ((\VDU|dispAttWRData~6_combout\ & (\VDU|Equal51~1_combout\ & \VDU|attInverse~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~6_combout\,
	datab => \VDU|Equal51~1_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|dispAttWRData~30_combout\,
	combout => \VDU|dispAttWRData~31_combout\);

-- Location: LCCOMB_X12_Y3_N18
\VDU|dispAttWRData~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~26_combout\ = (\VDU|param1\(0) & ((\VDU|attInverse~regout\ & (!\VDU|dispAttWRData~6_combout\)) # (!\VDU|attInverse~regout\ & ((!\VDU|dispAttWRData~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(0),
	datab => \VDU|dispAttWRData~6_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|dispAttWRData~4_combout\,
	combout => \VDU|dispAttWRData~26_combout\);

-- Location: LCCOMB_X12_Y3_N2
\VDU|dispAttWRData~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~32_combout\ = (\VDU|dispAttWRData~29_combout\) # ((\VDU|dispAttWRData~26_combout\) # ((!\VDU|dispAttWRData\(0) & \VDU|dispAttWRData~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(0),
	datab => \VDU|dispAttWRData~29_combout\,
	datac => \VDU|dispAttWRData~31_combout\,
	datad => \VDU|dispAttWRData~26_combout\,
	combout => \VDU|dispAttWRData~32_combout\);

-- Location: LCCOMB_X12_Y6_N8
\VDU|dispAttWRData[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[4]~feeder_combout\ = \VDU|dispAttWRData~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData~32_combout\,
	combout => \VDU|dispAttWRData[4]~feeder_combout\);

-- Location: LCCOMB_X12_Y2_N22
\VDU|display_store~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~48_combout\ = (\VDU|param1\(6)) # ((\VDU|param1\(4)) # ((!\VDU|param1\(5)) # (!\VDU|param1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(6),
	datab => \VDU|param1\(4),
	datac => \VDU|param1\(3),
	datad => \VDU|param1\(5),
	combout => \VDU|display_store~48_combout\);

-- Location: LCCOMB_X12_Y5_N6
\VDU|dispAttWRData[3]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[3]~_wirecell_combout\ = !\VDU|dispAttWRData\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData\(3),
	combout => \VDU|dispAttWRData[3]~_wirecell_combout\);

-- Location: M4K_X11_Y5
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y2_N28
\VDU|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector8~0_combout\ = (\VDU|param1\(3) & (\VDU|param1\(4) & ((\VDU|param1\(1)) # (\VDU|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(1),
	datab => \VDU|param1\(2),
	datac => \VDU|param1\(3),
	datad => \VDU|param1\(4),
	combout => \VDU|Selector8~0_combout\);

-- Location: LCCOMB_X10_Y2_N4
\VDU|display_store~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~9_combout\ = ((\VDU|param1\(5) & ((!\VDU|Equal47~2_combout\))) # (!\VDU|param1\(5) & (!\VDU|Selector8~0_combout\))) # (!\VDU|param1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(5),
	datab => \VDU|Selector8~0_combout\,
	datac => \VDU|param1\(6),
	datad => \VDU|Equal47~2_combout\,
	combout => \VDU|display_store~9_combout\);

-- Location: LCCOMB_X12_Y3_N8
\VDU|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~0_combout\ = (\VDU|attInverse~regout\ & (((!\VDU|dispAttWRData~4_combout\)))) # (!\VDU|attInverse~regout\ & (((!\VDU|display_store~9_combout\)) # (!\VDU|display_store~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~8_combout\,
	datab => \VDU|display_store~9_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|dispAttWRData~4_combout\,
	combout => \VDU|Selector53~0_combout\);

-- Location: LCCOMB_X12_Y3_N6
\VDU|Selector53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~1_combout\ = (\VDU|param1\(0) & ((\VDU|Selector53~0_combout\) # ((!\VDU|dispAttWRData\(0) & \VDU|dispAttWRData\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(0),
	datab => \VDU|Selector53~0_combout\,
	datac => \VDU|param1\(0),
	datad => \VDU|dispAttWRData\(4),
	combout => \VDU|Selector53~1_combout\);

-- Location: LCCOMB_X12_Y3_N22
\VDU|Selector53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~2_combout\ = (\VDU|Selector53~1_combout\) # ((\VDU|dispAttWRData~5_combout\ & (\VDU|dispAttWRData~4_combout\ & \VDU|attInverse~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~5_combout\,
	datab => \VDU|dispAttWRData~4_combout\,
	datac => \VDU|attInverse~regout\,
	datad => \VDU|Selector53~1_combout\,
	combout => \VDU|Selector53~2_combout\);

-- Location: LCCOMB_X12_Y3_N30
\VDU|Selector53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~3_combout\ = (\VDU|Selector53~2_combout\) # ((\VDU|dispAttWRData~7_combout\ & (!\VDU|attInverse~regout\ & \VDU|dispAttWRData~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~7_combout\,
	datab => \VDU|attInverse~regout\,
	datac => \VDU|dispAttWRData~6_combout\,
	datad => \VDU|Selector53~2_combout\,
	combout => \VDU|Selector53~3_combout\);

-- Location: LCCOMB_X12_Y6_N28
\VDU|Selector53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~4_combout\ = (\VDU|dispState.idle~regout\ & (!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0))) # (!\VDU|dispState.idle~regout\ & ((!\VDU|Selector53~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0),
	datac => \VDU|Selector53~3_combout\,
	combout => \VDU|Selector53~4_combout\);

-- Location: LCCOMB_X9_Y6_N6
\VDU|Selector53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~5_combout\ = (\VDU|dispState~33_combout\ & (\VDU|dispState~34_combout\ & (!\VDU|display_store~30_combout\ & !\VDU|display_store~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState~33_combout\,
	datab => \VDU|dispState~34_combout\,
	datac => \VDU|display_store~30_combout\,
	datad => \VDU|display_store~31_combout\,
	combout => \VDU|Selector53~5_combout\);

-- Location: LCCOMB_X12_Y6_N24
\VDU|Selector53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector53~6_combout\ = (\VDU|dispAttWRData~8_combout\ & (\VDU|Selector53~5_combout\ & ((\VDU|dispState~32_combout\)))) # (!\VDU|dispAttWRData~8_combout\ & ((\VDU|dispState.idle~regout\) # ((\VDU|Selector53~5_combout\ & \VDU|dispState~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~8_combout\,
	datab => \VDU|Selector53~5_combout\,
	datac => \VDU|dispState.idle~regout\,
	datad => \VDU|dispState~32_combout\,
	combout => \VDU|Selector53~6_combout\);

-- Location: LCFF_X12_Y6_N29
\VDU|dispAttWRData[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector53~4_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \VDU|Selector53~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(0));

-- Location: LCCOMB_X13_Y2_N8
\VDU|dispAttWRData[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[0]~_wirecell_combout\ = !\VDU|dispAttWRData\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData\(0),
	combout => \VDU|dispAttWRData[0]~_wirecell_combout\);

-- Location: LCCOMB_X13_Y3_N2
\VDU|dispAttWRData~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~41_combout\ = (!\VDU|Equal49~1_combout\ & (((\VDU|Equal47~2_combout\ & \VDU|Equal47~3_combout\)) # (!\VDU|dispAttWRData\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal49~1_combout\,
	datab => \VDU|dispAttWRData\(3),
	datac => \VDU|Equal47~2_combout\,
	datad => \VDU|Equal47~3_combout\,
	combout => \VDU|dispAttWRData~41_combout\);

-- Location: LCCOMB_X13_Y3_N8
\VDU|Selector50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~1_combout\ = (\VDU|display_store~8_combout\ & ((\VDU|Equal50~0_combout\ & ((\VDU|dispAttWRData\(7)))) # (!\VDU|Equal50~0_combout\ & (\VDU|dispAttWRData~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~8_combout\,
	datab => \VDU|dispAttWRData~41_combout\,
	datac => \VDU|Equal50~0_combout\,
	datad => \VDU|dispAttWRData\(7),
	combout => \VDU|Selector50~1_combout\);

-- Location: LCCOMB_X13_Y3_N6
\VDU|attBold~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|attBold~0_combout\ = (\VDU|Equal49~1_combout\) # ((\VDU|attBold~regout\ & ((!\VDU|Equal47~2_combout\) # (!\VDU|Equal47~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal49~1_combout\,
	datab => \VDU|Equal47~3_combout\,
	datac => \VDU|attBold~regout\,
	datad => \VDU|Equal47~2_combout\,
	combout => \VDU|attBold~0_combout\);

-- Location: LCFF_X13_Y3_N7
\VDU|attBold\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|attBold~0_combout\,
	ena => \VDU|attInverse~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|attBold~regout\);

-- Location: LCCOMB_X8_Y3_N12
\VDU|dispAttWRData~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~42_combout\ = (\VDU|display_store~9_combout\ & ((\VDU|display_store~6_combout\) # ((\VDU|display_store~7_combout\) # (\VDU|attBold~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~6_combout\,
	datab => \VDU|display_store~7_combout\,
	datac => \VDU|attBold~regout\,
	datad => \VDU|display_store~9_combout\,
	combout => \VDU|dispAttWRData~42_combout\);

-- Location: LCCOMB_X13_Y3_N30
\VDU|Selector50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~2_combout\ = (!\VDU|attInverse~regout\ & ((\VDU|Selector50~1_combout\) # (!\VDU|dispAttWRData~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Selector50~1_combout\,
	datac => \VDU|dispAttWRData~42_combout\,
	datad => \VDU|attInverse~regout\,
	combout => \VDU|Selector50~2_combout\);

-- Location: LCCOMB_X13_Y3_N4
\VDU|Selector50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~3_combout\ = (\VDU|Selector50~2_combout\) # ((!\VDU|attBold~regout\ & (\VDU|dispAttWRData\(7) & \VDU|dispAttWRData~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attBold~regout\,
	datab => \VDU|Selector50~2_combout\,
	datac => \VDU|dispAttWRData\(7),
	datad => \VDU|dispAttWRData~41_combout\,
	combout => \VDU|Selector50~3_combout\);

-- Location: LCCOMB_X12_Y2_N16
\VDU|display_store~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~49_combout\ = (\VDU|param1\(6) & (\VDU|display_store~10_combout\ & (\VDU|param1\(2) $ (\VDU|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datab => \VDU|param1\(3),
	datac => \VDU|param1\(6),
	datad => \VDU|display_store~10_combout\,
	combout => \VDU|display_store~49_combout\);

-- Location: LCCOMB_X13_Y3_N16
\VDU|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~0_combout\ = (!\VDU|display_store~49_combout\ & ((\VDU|attBold~regout\) # (\VDU|display_store~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attBold~regout\,
	datab => \VDU|display_store~48_combout\,
	datad => \VDU|display_store~49_combout\,
	combout => \VDU|Selector50~0_combout\);

-- Location: LCCOMB_X13_Y3_N24
\VDU|Selector50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~5_combout\ = (\VDU|Selector50~3_combout\) # ((\VDU|attInverse~regout\ & ((\VDU|Selector50~4_combout\) # (!\VDU|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector50~4_combout\,
	datab => \VDU|Selector50~3_combout\,
	datac => \VDU|Selector50~0_combout\,
	datad => \VDU|attInverse~regout\,
	combout => \VDU|Selector50~5_combout\);

-- Location: LCCOMB_X13_Y6_N20
\VDU|Selector50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector50~6_combout\ = (\VDU|dispState.idle~regout\ & (!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3))) # (!\VDU|dispState.idle~regout\ & ((!\VDU|Selector50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3),
	datad => \VDU|Selector50~5_combout\,
	combout => \VDU|Selector50~6_combout\);

-- Location: LCCOMB_X13_Y6_N14
\VDU|Selector52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector52~1_combout\ = (\VDU|dispState.idle~regout\ & (((\VDU|dispState~34_combout\ & !\VDU|display_store~31_combout\)) # (!\VDU|dispAttWRData~8_combout\))) # (!\VDU|dispState.idle~regout\ & (((\VDU|dispState~34_combout\ & 
-- !\VDU|display_store~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|dispAttWRData~8_combout\,
	datac => \VDU|dispState~34_combout\,
	datad => \VDU|display_store~31_combout\,
	combout => \VDU|Selector52~1_combout\);

-- Location: LCFF_X13_Y6_N21
\VDU|dispAttWRData[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector50~6_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \VDU|Selector52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(3));

-- Location: LCCOMB_X13_Y3_N18
\VDU|dispAttWRData~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~24_combout\ = ((\VDU|Equal50~0_combout\ & (\VDU|display_store~48_combout\ & !\VDU|dispAttWRData\(3)))) # (!\VDU|Selector50~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Selector50~0_combout\,
	datab => \VDU|Equal50~0_combout\,
	datac => \VDU|display_store~48_combout\,
	datad => \VDU|dispAttWRData\(3),
	combout => \VDU|dispAttWRData~24_combout\);

-- Location: LCCOMB_X12_Y2_N24
\VDU|display_store~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|display_store~8_combout\ = (\VDU|display_store~7_combout\) # (\VDU|display_store~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|display_store~7_combout\,
	datad => \VDU|display_store~6_combout\,
	combout => \VDU|display_store~8_combout\);

-- Location: LCCOMB_X13_Y3_N14
\VDU|dispAttWRData~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~23_combout\ = ((\VDU|display_store~8_combout\ & (\VDU|Equal51~1_combout\ & !\VDU|dispAttWRData\(3)))) # (!\VDU|dispAttWRData~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~42_combout\,
	datab => \VDU|display_store~8_combout\,
	datac => \VDU|Equal51~1_combout\,
	datad => \VDU|dispAttWRData\(3),
	combout => \VDU|dispAttWRData~23_combout\);

-- Location: LCCOMB_X13_Y3_N28
\VDU|dispAttWRData~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~25_combout\ = (\VDU|dispAttWRData~22_combout\) # ((\VDU|attInverse~regout\ & ((\VDU|dispAttWRData~23_combout\))) # (!\VDU|attInverse~regout\ & (\VDU|dispAttWRData~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~22_combout\,
	datab => \VDU|dispAttWRData~24_combout\,
	datac => \VDU|dispAttWRData~23_combout\,
	datad => \VDU|attInverse~regout\,
	combout => \VDU|dispAttWRData~25_combout\);

-- Location: LCCOMB_X13_Y6_N24
\VDU|dispAttWRData[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[7]~feeder_combout\ = \VDU|dispAttWRData~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData~25_combout\,
	combout => \VDU|dispAttWRData[7]~feeder_combout\);

-- Location: M4K_X11_Y6
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCFF_X13_Y6_N25
\VDU|dispAttWRData[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispAttWRData[7]~feeder_combout\,
	sdata => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \VDU|dispState.idle~regout\,
	ena => \VDU|Selector52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(7));

-- Location: LCFF_X12_Y6_N9
\VDU|dispAttWRData[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispAttWRData[4]~feeder_combout\,
	sdata => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \VDU|dispState.idle~regout\,
	ena => \VDU|Selector53~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(4));

-- Location: LCCOMB_X13_Y6_N18
\VDU|dispAttWRData~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~34_combout\ = (\VDU|dispAttWRData~4_combout\ & (\VDU|dispAttWRData~33_combout\)) # (!\VDU|dispAttWRData~4_combout\ & ((\VDU|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~33_combout\,
	datab => \VDU|dispAttWRData~4_combout\,
	datad => \VDU|param1\(1),
	combout => \VDU|dispAttWRData~34_combout\);

-- Location: LCCOMB_X14_Y2_N26
\VDU|dispAttWRData[1]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[1]~_wirecell_combout\ = !\VDU|dispAttWRData\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData\(1),
	combout => \VDU|dispAttWRData[1]~_wirecell_combout\);

-- Location: M4K_X11_Y4
\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \VDU|dispWR~regout\,
	clk0 => \i_clk_50~clkctrl_outclk\,
	portadatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y6_N14
\VDU|dispAttWRData~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~39_combout\ = (\VDU|Equal51~1_combout\ & (!\VDU|dispAttWRData\(2))) # (!\VDU|Equal51~1_combout\ & (((!\VDU|Equal47~5_combout\ & \VDU|dispAttWRData\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal51~1_combout\,
	datab => \VDU|dispAttWRData\(2),
	datac => \VDU|Equal47~5_combout\,
	datad => \VDU|dispAttWRData\(6),
	combout => \VDU|dispAttWRData~39_combout\);

-- Location: LCCOMB_X12_Y6_N0
\VDU|Add35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Add35~0_combout\ = \VDU|param1\(2) $ (\VDU|param1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|param1\(2),
	datad => \VDU|param1\(1),
	combout => \VDU|Add35~0_combout\);

-- Location: LCCOMB_X12_Y6_N12
\VDU|dispAttWRData~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~40_combout\ = (\VDU|display_store~9_combout\ & ((\VDU|display_store~8_combout\ & (\VDU|dispAttWRData~39_combout\)) # (!\VDU|display_store~8_combout\ & ((\VDU|Add35~0_combout\))))) # (!\VDU|display_store~9_combout\ & 
-- (((!\VDU|Add35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~9_combout\,
	datab => \VDU|dispAttWRData~39_combout\,
	datac => \VDU|display_store~8_combout\,
	datad => \VDU|Add35~0_combout\,
	combout => \VDU|dispAttWRData~40_combout\);

-- Location: LCCOMB_X12_Y6_N10
\VDU|dispAttWRData[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[6]~1_combout\ = (\VDU|attInverse~regout\ & ((\VDU|dispAttWRData~40_combout\))) # (!\VDU|attInverse~regout\ & (\VDU|dispAttWRData~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~38_combout\,
	datab => \VDU|attInverse~regout\,
	datad => \VDU|dispAttWRData~40_combout\,
	combout => \VDU|dispAttWRData[6]~1_combout\);

-- Location: LCFF_X12_Y6_N11
\VDU|dispAttWRData[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispAttWRData[6]~1_combout\,
	sdata => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \VDU|dispState.idle~regout\,
	ena => \VDU|Selector53~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(6));

-- Location: LCCOMB_X12_Y6_N20
\VDU|dispAttWRData~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~16_combout\ = (\VDU|dispAttWRData\(6) & ((\VDU|attInverse~regout\ & (\VDU|Equal51~1_combout\)) # (!\VDU|attInverse~regout\ & ((\VDU|Equal50~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal51~1_combout\,
	datab => \VDU|attInverse~regout\,
	datac => \VDU|Equal50~0_combout\,
	datad => \VDU|dispAttWRData\(6),
	combout => \VDU|dispAttWRData~16_combout\);

-- Location: LCCOMB_X12_Y6_N22
\VDU|dispAttWRData~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~17_combout\ = (\VDU|display_store~49_combout\ & (((!\VDU|param1\(2))))) # (!\VDU|display_store~49_combout\ & ((\VDU|display_store~48_combout\ & (\VDU|dispAttWRData~16_combout\)) # (!\VDU|display_store~48_combout\ & 
-- ((\VDU|param1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|display_store~49_combout\,
	datab => \VDU|display_store~48_combout\,
	datac => \VDU|dispAttWRData~16_combout\,
	datad => \VDU|param1\(2),
	combout => \VDU|dispAttWRData~17_combout\);

-- Location: LCCOMB_X12_Y6_N4
\VDU|dispAttWRData~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~19_combout\ = (\VDU|attInverse~regout\ & ((\VDU|dispAttWRData~17_combout\))) # (!\VDU|attInverse~regout\ & (!\VDU|dispAttWRData~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~18_combout\,
	datab => \VDU|dispAttWRData~17_combout\,
	datad => \VDU|attInverse~regout\,
	combout => \VDU|dispAttWRData~19_combout\);

-- Location: LCCOMB_X12_Y6_N2
\VDU|dispAttWRData~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~15_combout\ = (\VDU|dispAttWRData~10_combout\ & ((\VDU|Equal47~5_combout\) # (!\VDU|dispAttWRData\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~10_combout\,
	datab => \VDU|dispAttWRData\(2),
	datac => \VDU|Equal47~5_combout\,
	combout => \VDU|dispAttWRData~15_combout\);

-- Location: LCCOMB_X12_Y6_N18
\VDU|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector51~0_combout\ = (\VDU|dispState.idle~regout\ & (!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2))) # (!\VDU|dispState.idle~regout\ & (((!\VDU|dispAttWRData~19_combout\ & !\VDU|dispAttWRData~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispState.idle~regout\,
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2),
	datac => \VDU|dispAttWRData~19_combout\,
	datad => \VDU|dispAttWRData~15_combout\,
	combout => \VDU|Selector51~0_combout\);

-- Location: LCFF_X12_Y6_N19
\VDU|dispAttWRData[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector51~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \VDU|Selector53~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(2));

-- Location: LCCOMB_X13_Y2_N10
\VDU|dispAttWRData[2]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[2]~_wirecell_combout\ = !\VDU|dispAttWRData\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VDU|dispAttWRData\(2),
	combout => \VDU|dispAttWRData[2]~_wirecell_combout\);

-- Location: LCCOMB_X13_Y6_N30
\VDU|dispAttWRData~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~13_combout\ = (\VDU|dispAttWRData~6_combout\ & (\VDU|dispAttWRData\(5) & ((\VDU|Equal50~0_combout\)))) # (!\VDU|dispAttWRData~6_combout\ & (((!\VDU|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData\(5),
	datab => \VDU|param1\(1),
	datac => \VDU|Equal50~0_combout\,
	datad => \VDU|dispAttWRData~6_combout\,
	combout => \VDU|dispAttWRData~13_combout\);

-- Location: LCCOMB_X13_Y6_N4
\VDU|dispAttWRData~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~12_combout\ = (\VDU|dispAttWRData~4_combout\ & (\VDU|Equal51~1_combout\ & ((\VDU|dispAttWRData\(5))))) # (!\VDU|dispAttWRData~4_combout\ & (((\VDU|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal51~1_combout\,
	datab => \VDU|param1\(1),
	datac => \VDU|dispAttWRData~4_combout\,
	datad => \VDU|dispAttWRData\(5),
	combout => \VDU|dispAttWRData~12_combout\);

-- Location: LCCOMB_X12_Y3_N14
\VDU|dispAttWRData~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~9_combout\ = (!\VDU|attInverse~regout\ & !\VDU|Equal50~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|attInverse~regout\,
	datad => \VDU|Equal50~0_combout\,
	combout => \VDU|dispAttWRData~9_combout\);

-- Location: LCCOMB_X12_Y3_N20
\VDU|dispAttWRData~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~10_combout\ = (\VDU|dispAttWRData~6_combout\ & ((\VDU|dispAttWRData~9_combout\) # ((\VDU|dispAttWRData~4_combout\ & \VDU|attInverse~0_combout\)))) # (!\VDU|dispAttWRData~6_combout\ & (\VDU|dispAttWRData~4_combout\ & 
-- ((\VDU|attInverse~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~6_combout\,
	datab => \VDU|dispAttWRData~4_combout\,
	datac => \VDU|dispAttWRData~9_combout\,
	datad => \VDU|attInverse~0_combout\,
	combout => \VDU|dispAttWRData~10_combout\);

-- Location: LCCOMB_X13_Y6_N22
\VDU|dispAttWRData~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~11_combout\ = (\VDU|dispAttWRData~10_combout\ & ((\VDU|Equal47~5_combout\) # (!\VDU|dispAttWRData\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal47~5_combout\,
	datac => \VDU|dispAttWRData~10_combout\,
	datad => \VDU|dispAttWRData\(1),
	combout => \VDU|dispAttWRData~11_combout\);

-- Location: LCCOMB_X13_Y6_N28
\VDU|dispAttWRData~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~14_combout\ = (\VDU|dispAttWRData~11_combout\) # ((\VDU|attInverse~regout\ & ((\VDU|dispAttWRData~12_combout\))) # (!\VDU|attInverse~regout\ & (\VDU|dispAttWRData~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attInverse~regout\,
	datab => \VDU|dispAttWRData~13_combout\,
	datac => \VDU|dispAttWRData~12_combout\,
	datad => \VDU|dispAttWRData~11_combout\,
	combout => \VDU|dispAttWRData~14_combout\);

-- Location: LCCOMB_X13_Y6_N2
\VDU|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Selector52~0_combout\ = (\VDU|dispState.idle~regout\ & (!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1))) # (!\VDU|dispState.idle~regout\ & ((!\VDU|dispAttWRData~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|dispState.idle~regout\,
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1),
	datad => \VDU|dispAttWRData~14_combout\,
	combout => \VDU|Selector52~0_combout\);

-- Location: LCFF_X13_Y6_N3
\VDU|dispAttWRData[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|Selector52~0_combout\,
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	ena => \VDU|Selector52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(1));

-- Location: LCCOMB_X13_Y6_N8
\VDU|dispAttWRData~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~35_combout\ = (\VDU|Equal51~1_combout\ & (!\VDU|dispAttWRData\(1))) # (!\VDU|Equal51~1_combout\ & (((\VDU|dispAttWRData\(5) & !\VDU|Equal47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Equal51~1_combout\,
	datab => \VDU|dispAttWRData\(1),
	datac => \VDU|dispAttWRData\(5),
	datad => \VDU|Equal47~5_combout\,
	combout => \VDU|dispAttWRData~35_combout\);

-- Location: LCCOMB_X13_Y6_N26
\VDU|dispAttWRData~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData~36_combout\ = (\VDU|dispAttWRData~6_combout\ & (\VDU|dispAttWRData~35_combout\)) # (!\VDU|dispAttWRData~6_combout\ & ((!\VDU|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|dispAttWRData~6_combout\,
	datab => \VDU|dispAttWRData~35_combout\,
	datad => \VDU|param1\(1),
	combout => \VDU|dispAttWRData~36_combout\);

-- Location: LCCOMB_X13_Y6_N10
\VDU|dispAttWRData[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|dispAttWRData[5]~0_combout\ = (\VDU|attInverse~regout\ & ((\VDU|dispAttWRData~36_combout\))) # (!\VDU|attInverse~regout\ & (\VDU|dispAttWRData~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|attInverse~regout\,
	datab => \VDU|dispAttWRData~34_combout\,
	datad => \VDU|dispAttWRData~36_combout\,
	combout => \VDU|dispAttWRData[5]~0_combout\);

-- Location: LCFF_X13_Y6_N11
\VDU|dispAttWRData[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|dispAttWRData[5]~0_combout\,
	sdata => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5),
	aclr => \DebounceResetSwitch|o_PinOut~regout\,
	sload => \VDU|dispState.idle~regout\,
	ena => \VDU|Selector52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|dispAttWRData\(5));

-- Location: LCCOMB_X14_Y2_N28
\VDU|videoR0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoR0~1_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	combout => \VDU|videoR0~1_combout\);

-- Location: LCCOMB_X14_Y1_N6
\VDU|charScanLine[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|charScanLine[3]~10_combout\ = (\VDU|charScanLine[0]~6_combout\ & (((\VDU|charScanLine\(3))))) # (!\VDU|charScanLine[0]~6_combout\ & (!\VDU|screen_render~13_combout\ & (\VDU|Equal3~0_combout\ $ (\VDU|charScanLine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|screen_render~13_combout\,
	datab => \VDU|Equal3~0_combout\,
	datac => \VDU|charScanLine\(3),
	datad => \VDU|charScanLine[0]~6_combout\,
	combout => \VDU|charScanLine[3]~10_combout\);

-- Location: LCFF_X14_Y1_N7
\VDU|charScanLine[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|charScanLine[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|charScanLine\(3));

-- Location: LCCOMB_X15_Y2_N16
\VDU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux0~0_combout\ = (\VDU|pixelCount\(1) & (((\VDU|pixelCount\(0)) # (\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1))))) # (!\VDU|pixelCount\(1) & (\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3) 
-- & (!\VDU|pixelCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3),
	datab => \VDU|pixelCount\(1),
	datac => \VDU|pixelCount\(0),
	datad => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \VDU|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y2_N26
\VDU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux0~1_combout\ = (\VDU|pixelCount\(0) & ((\VDU|Mux0~0_combout\ & ((\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0)))) # (!\VDU|Mux0~0_combout\ & 
-- (\VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2))))) # (!\VDU|pixelCount\(0) & (((\VDU|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|pixelCount\(0),
	datab => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2),
	datac => \VDU|Mux0~0_combout\,
	datad => \VDU|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0),
	combout => \VDU|Mux0~1_combout\);

-- Location: LCCOMB_X15_Y2_N30
\VDU|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|Mux0~4_combout\ = (\VDU|pixelCount\(2) & ((\VDU|Mux0~1_combout\))) # (!\VDU|pixelCount\(2) & (\VDU|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|Mux0~3_combout\,
	datac => \VDU|pixelCount\(2),
	datad => \VDU|Mux0~1_combout\,
	combout => \VDU|Mux0~4_combout\);

-- Location: LCCOMB_X14_Y2_N24
\VDU|videoR0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoR0~0_combout\ = (\VDU|Mux0~4_combout\ & (\VDU|videoR0~2_combout\)) # (!\VDU|Mux0~4_combout\ & ((\VDU|videoR0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|videoR0~2_combout\,
	datab => \VDU|videoR0~1_combout\,
	datad => \VDU|Mux0~4_combout\,
	combout => \VDU|videoR0~0_combout\);

-- Location: LCCOMB_X13_Y2_N0
\VDU|videoR0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoR0~3_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\VDU|dispAttWRData\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \VDU|dispAttWRData\(0),
	combout => \VDU|videoR0~3_combout\);

-- Location: LCCOMB_X5_Y4_N18
\VDU|screen_render~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~1_combout\ = (\VDU|cursorVert\(1) & (\VDU|charVert\(1) & (\VDU|cursorVert\(0) $ (!\VDU|charVert\(0))))) # (!\VDU|cursorVert\(1) & (!\VDU|charVert\(1) & (\VDU|cursorVert\(0) $ (!\VDU|charVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorVert\(1),
	datab => \VDU|cursorVert\(0),
	datac => \VDU|charVert\(0),
	datad => \VDU|charVert\(1),
	combout => \VDU|screen_render~1_combout\);

-- Location: LCCOMB_X14_Y1_N8
\VDU|screen_render~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~2_combout\ = (\VDU|Equal3~0_combout\ & (\VDU|screen_render~1_combout\ & \VDU|charScanLine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|Equal3~0_combout\,
	datac => \VDU|screen_render~1_combout\,
	datad => \VDU|charScanLine\(3),
	combout => \VDU|screen_render~2_combout\);

-- Location: LCCOMB_X4_Y5_N24
\VDU|screen_render~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~5_combout\ = (\VDU|charHoriz\(1) & (\VDU|cursorHoriz\(1) & (\VDU|charHoriz\(2) $ (!\VDU|cursorHoriz\(2))))) # (!\VDU|charHoriz\(1) & (!\VDU|cursorHoriz\(1) & (\VDU|charHoriz\(2) $ (!\VDU|cursorHoriz\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(1),
	datab => \VDU|cursorHoriz\(1),
	datac => \VDU|charHoriz\(2),
	datad => \VDU|cursorHoriz\(2),
	combout => \VDU|screen_render~5_combout\);

-- Location: LCCOMB_X3_Y3_N4
\VDU|screen_render~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~6_combout\ = (\VDU|charHoriz\(3) & (\VDU|cursorHoriz\(3) & (\VDU|cursorHoriz\(4) $ (!\VDU|charHoriz\(4))))) # (!\VDU|charHoriz\(3) & (!\VDU|cursorHoriz\(3) & (\VDU|cursorHoriz\(4) $ (!\VDU|charHoriz\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charHoriz\(3),
	datab => \VDU|cursorHoriz\(4),
	datac => \VDU|charHoriz\(4),
	datad => \VDU|cursorHoriz\(3),
	combout => \VDU|screen_render~6_combout\);

-- Location: LCCOMB_X2_Y6_N6
\VDU|cursBlinkCount[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[0]~26_combout\ = \VDU|cursBlinkCount\(0) $ (VCC)
-- \VDU|cursBlinkCount[0]~27\ = CARRY(\VDU|cursBlinkCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(0),
	datad => VCC,
	combout => \VDU|cursBlinkCount[0]~26_combout\,
	cout => \VDU|cursBlinkCount[0]~27\);

-- Location: LCCOMB_X2_Y6_N8
\VDU|cursBlinkCount[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[1]~28_combout\ = (\VDU|cursBlinkCount\(1) & (!\VDU|cursBlinkCount[0]~27\)) # (!\VDU|cursBlinkCount\(1) & ((\VDU|cursBlinkCount[0]~27\) # (GND)))
-- \VDU|cursBlinkCount[1]~29\ = CARRY((!\VDU|cursBlinkCount[0]~27\) # (!\VDU|cursBlinkCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(1),
	datad => VCC,
	cin => \VDU|cursBlinkCount[0]~27\,
	combout => \VDU|cursBlinkCount[1]~28_combout\,
	cout => \VDU|cursBlinkCount[1]~29\);

-- Location: LCCOMB_X2_Y5_N22
\VDU|cursBlinkCount[24]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[24]~74_combout\ = (\VDU|cursBlinkCount\(24) & (\VDU|cursBlinkCount[23]~73\ $ (GND))) # (!\VDU|cursBlinkCount\(24) & (!\VDU|cursBlinkCount[23]~73\ & VCC))
-- \VDU|cursBlinkCount[24]~75\ = CARRY((\VDU|cursBlinkCount\(24) & !\VDU|cursBlinkCount[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(24),
	datad => VCC,
	cin => \VDU|cursBlinkCount[23]~73\,
	combout => \VDU|cursBlinkCount[24]~74_combout\,
	cout => \VDU|cursBlinkCount[24]~75\);

-- Location: LCCOMB_X2_Y5_N24
\VDU|cursBlinkCount[25]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[25]~76_combout\ = \VDU|cursBlinkCount\(25) $ (\VDU|cursBlinkCount[24]~75\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(25),
	cin => \VDU|cursBlinkCount[24]~75\,
	combout => \VDU|cursBlinkCount[25]~76_combout\);

-- Location: LCFF_X2_Y5_N25
\VDU|cursBlinkCount[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[25]~76_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(25));

-- Location: LCCOMB_X3_Y5_N4
\VDU|LessThan9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~0_combout\ = (((!\VDU|cursBlinkCount\(14)) # (!\VDU|cursBlinkCount\(12))) # (!\VDU|cursBlinkCount\(15))) # (!\VDU|cursBlinkCount\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(13),
	datab => \VDU|cursBlinkCount\(15),
	datac => \VDU|cursBlinkCount\(12),
	datad => \VDU|cursBlinkCount\(14),
	combout => \VDU|LessThan9~0_combout\);

-- Location: LCCOMB_X2_Y6_N24
\VDU|cursBlinkCount[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[9]~44_combout\ = (\VDU|cursBlinkCount\(9) & (!\VDU|cursBlinkCount[8]~43\)) # (!\VDU|cursBlinkCount\(9) & ((\VDU|cursBlinkCount[8]~43\) # (GND)))
-- \VDU|cursBlinkCount[9]~45\ = CARRY((!\VDU|cursBlinkCount[8]~43\) # (!\VDU|cursBlinkCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(9),
	datad => VCC,
	cin => \VDU|cursBlinkCount[8]~43\,
	combout => \VDU|cursBlinkCount[9]~44_combout\,
	cout => \VDU|cursBlinkCount[9]~45\);

-- Location: LCFF_X2_Y6_N25
\VDU|cursBlinkCount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[9]~44_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(9));

-- Location: LCCOMB_X2_Y6_N0
\VDU|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~1_combout\ = (!\VDU|cursBlinkCount\(7) & (!\VDU|cursBlinkCount\(8) & (!\VDU|cursBlinkCount\(9) & !\VDU|cursBlinkCount\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(7),
	datab => \VDU|cursBlinkCount\(8),
	datac => \VDU|cursBlinkCount\(9),
	datad => \VDU|cursBlinkCount\(10),
	combout => \VDU|LessThan10~1_combout\);

-- Location: LCFF_X2_Y6_N7
\VDU|cursBlinkCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[0]~26_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(0));

-- Location: LCCOMB_X2_Y6_N2
\VDU|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~1_combout\ = (((!\VDU|cursBlinkCount\(0)) # (!\VDU|cursBlinkCount\(1))) # (!\VDU|cursBlinkCount\(6))) # (!\VDU|cursBlinkCount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(2),
	datab => \VDU|cursBlinkCount\(6),
	datac => \VDU|cursBlinkCount\(1),
	datad => \VDU|cursBlinkCount\(0),
	combout => \VDU|LessThan9~1_combout\);

-- Location: LCCOMB_X2_Y6_N12
\VDU|cursBlinkCount[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[3]~32_combout\ = (\VDU|cursBlinkCount\(3) & (!\VDU|cursBlinkCount[2]~31\)) # (!\VDU|cursBlinkCount\(3) & ((\VDU|cursBlinkCount[2]~31\) # (GND)))
-- \VDU|cursBlinkCount[3]~33\ = CARRY((!\VDU|cursBlinkCount[2]~31\) # (!\VDU|cursBlinkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(3),
	datad => VCC,
	cin => \VDU|cursBlinkCount[2]~31\,
	combout => \VDU|cursBlinkCount[3]~32_combout\,
	cout => \VDU|cursBlinkCount[3]~33\);

-- Location: LCFF_X2_Y6_N13
\VDU|cursBlinkCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[3]~32_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(3));

-- Location: LCCOMB_X2_Y6_N4
\VDU|LessThan9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~2_combout\ = ((\VDU|LessThan9~1_combout\) # ((!\VDU|cursBlinkCount\(3)) # (!\VDU|cursBlinkCount\(4)))) # (!\VDU|cursBlinkCount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(5),
	datab => \VDU|LessThan9~1_combout\,
	datac => \VDU|cursBlinkCount\(4),
	datad => \VDU|cursBlinkCount\(3),
	combout => \VDU|LessThan9~2_combout\);

-- Location: LCCOMB_X3_Y5_N22
\VDU|LessThan9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~3_combout\ = (\VDU|LessThan9~0_combout\) # ((!\VDU|cursBlinkCount\(11) & (\VDU|LessThan10~1_combout\ & \VDU|LessThan9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(11),
	datab => \VDU|LessThan9~0_combout\,
	datac => \VDU|LessThan10~1_combout\,
	datad => \VDU|LessThan9~2_combout\,
	combout => \VDU|LessThan9~3_combout\);

-- Location: LCCOMB_X2_Y5_N6
\VDU|cursBlinkCount[16]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[16]~58_combout\ = (\VDU|cursBlinkCount\(16) & (\VDU|cursBlinkCount[15]~57\ $ (GND))) # (!\VDU|cursBlinkCount\(16) & (!\VDU|cursBlinkCount[15]~57\ & VCC))
-- \VDU|cursBlinkCount[16]~59\ = CARRY((\VDU|cursBlinkCount\(16) & !\VDU|cursBlinkCount[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(16),
	datad => VCC,
	cin => \VDU|cursBlinkCount[15]~57\,
	combout => \VDU|cursBlinkCount[16]~58_combout\,
	cout => \VDU|cursBlinkCount[16]~59\);

-- Location: LCFF_X2_Y5_N7
\VDU|cursBlinkCount[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[16]~58_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(16));

-- Location: LCCOMB_X3_Y5_N8
\VDU|LessThan9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~4_combout\ = (!\VDU|cursBlinkCount\(18) & (((\VDU|LessThan9~3_combout\ & !\VDU|cursBlinkCount\(16))) # (!\VDU|cursBlinkCount\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(18),
	datab => \VDU|LessThan9~3_combout\,
	datac => \VDU|cursBlinkCount\(16),
	datad => \VDU|cursBlinkCount\(17),
	combout => \VDU|LessThan9~4_combout\);

-- Location: LCCOMB_X2_Y5_N12
\VDU|cursBlinkCount[19]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[19]~64_combout\ = (\VDU|cursBlinkCount\(19) & (!\VDU|cursBlinkCount[18]~63\)) # (!\VDU|cursBlinkCount\(19) & ((\VDU|cursBlinkCount[18]~63\) # (GND)))
-- \VDU|cursBlinkCount[19]~65\ = CARRY((!\VDU|cursBlinkCount[18]~63\) # (!\VDU|cursBlinkCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(19),
	datad => VCC,
	cin => \VDU|cursBlinkCount[18]~63\,
	combout => \VDU|cursBlinkCount[19]~64_combout\,
	cout => \VDU|cursBlinkCount[19]~65\);

-- Location: LCFF_X2_Y5_N13
\VDU|cursBlinkCount[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[19]~64_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(19));

-- Location: LCCOMB_X2_Y5_N30
\VDU|LessThan10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~4_combout\ = (\VDU|cursBlinkCount\(21) & (\VDU|cursBlinkCount\(22) & (\VDU|cursBlinkCount\(20) & \VDU|cursBlinkCount\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(21),
	datab => \VDU|cursBlinkCount\(22),
	datac => \VDU|cursBlinkCount\(20),
	datad => \VDU|cursBlinkCount\(19),
	combout => \VDU|LessThan10~4_combout\);

-- Location: LCCOMB_X3_Y5_N30
\VDU|LessThan9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~5_combout\ = (!\VDU|cursBlinkCount\(24) & (((\VDU|LessThan9~4_combout\) # (!\VDU|LessThan10~4_combout\)) # (!\VDU|cursBlinkCount\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(23),
	datab => \VDU|LessThan9~4_combout\,
	datac => \VDU|LessThan10~4_combout\,
	datad => \VDU|cursBlinkCount\(24),
	combout => \VDU|LessThan9~5_combout\);

-- Location: LCCOMB_X2_Y5_N28
\VDU|LessThan9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan9~6_combout\ = (\VDU|cursBlinkCount\(25) & !\VDU|LessThan9~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|cursBlinkCount\(25),
	datad => \VDU|LessThan9~5_combout\,
	combout => \VDU|LessThan9~6_combout\);

-- Location: LCFF_X2_Y6_N9
\VDU|cursBlinkCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[1]~28_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(1));

-- Location: LCCOMB_X2_Y6_N14
\VDU|cursBlinkCount[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[4]~34_combout\ = (\VDU|cursBlinkCount\(4) & (\VDU|cursBlinkCount[3]~33\ $ (GND))) # (!\VDU|cursBlinkCount\(4) & (!\VDU|cursBlinkCount[3]~33\ & VCC))
-- \VDU|cursBlinkCount[4]~35\ = CARRY((\VDU|cursBlinkCount\(4) & !\VDU|cursBlinkCount[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(4),
	datad => VCC,
	cin => \VDU|cursBlinkCount[3]~33\,
	combout => \VDU|cursBlinkCount[4]~34_combout\,
	cout => \VDU|cursBlinkCount[4]~35\);

-- Location: LCFF_X2_Y6_N15
\VDU|cursBlinkCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[4]~34_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(4));

-- Location: LCCOMB_X2_Y6_N18
\VDU|cursBlinkCount[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[6]~38_combout\ = (\VDU|cursBlinkCount\(6) & (\VDU|cursBlinkCount[5]~37\ $ (GND))) # (!\VDU|cursBlinkCount\(6) & (!\VDU|cursBlinkCount[5]~37\ & VCC))
-- \VDU|cursBlinkCount[6]~39\ = CARRY((\VDU|cursBlinkCount\(6) & !\VDU|cursBlinkCount[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(6),
	datad => VCC,
	cin => \VDU|cursBlinkCount[5]~37\,
	combout => \VDU|cursBlinkCount[6]~38_combout\,
	cout => \VDU|cursBlinkCount[6]~39\);

-- Location: LCFF_X2_Y6_N19
\VDU|cursBlinkCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[6]~38_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(6));

-- Location: LCCOMB_X2_Y6_N22
\VDU|cursBlinkCount[8]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[8]~42_combout\ = (\VDU|cursBlinkCount\(8) & (\VDU|cursBlinkCount[7]~41\ $ (GND))) # (!\VDU|cursBlinkCount\(8) & (!\VDU|cursBlinkCount[7]~41\ & VCC))
-- \VDU|cursBlinkCount[8]~43\ = CARRY((\VDU|cursBlinkCount\(8) & !\VDU|cursBlinkCount[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(8),
	datad => VCC,
	cin => \VDU|cursBlinkCount[7]~41\,
	combout => \VDU|cursBlinkCount[8]~42_combout\,
	cout => \VDU|cursBlinkCount[8]~43\);

-- Location: LCFF_X2_Y6_N23
\VDU|cursBlinkCount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[8]~42_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(8));

-- Location: LCCOMB_X2_Y6_N26
\VDU|cursBlinkCount[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[10]~46_combout\ = (\VDU|cursBlinkCount\(10) & (\VDU|cursBlinkCount[9]~45\ $ (GND))) # (!\VDU|cursBlinkCount\(10) & (!\VDU|cursBlinkCount[9]~45\ & VCC))
-- \VDU|cursBlinkCount[10]~47\ = CARRY((\VDU|cursBlinkCount\(10) & !\VDU|cursBlinkCount[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(10),
	datad => VCC,
	cin => \VDU|cursBlinkCount[9]~45\,
	combout => \VDU|cursBlinkCount[10]~46_combout\,
	cout => \VDU|cursBlinkCount[10]~47\);

-- Location: LCFF_X2_Y6_N27
\VDU|cursBlinkCount[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[10]~46_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(10));

-- Location: LCCOMB_X2_Y6_N28
\VDU|cursBlinkCount[11]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[11]~48_combout\ = (\VDU|cursBlinkCount\(11) & (!\VDU|cursBlinkCount[10]~47\)) # (!\VDU|cursBlinkCount\(11) & ((\VDU|cursBlinkCount[10]~47\) # (GND)))
-- \VDU|cursBlinkCount[11]~49\ = CARRY((!\VDU|cursBlinkCount[10]~47\) # (!\VDU|cursBlinkCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(11),
	datad => VCC,
	cin => \VDU|cursBlinkCount[10]~47\,
	combout => \VDU|cursBlinkCount[11]~48_combout\,
	cout => \VDU|cursBlinkCount[11]~49\);

-- Location: LCFF_X2_Y6_N29
\VDU|cursBlinkCount[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[11]~48_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(11));

-- Location: LCCOMB_X2_Y6_N30
\VDU|cursBlinkCount[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[12]~50_combout\ = (\VDU|cursBlinkCount\(12) & (\VDU|cursBlinkCount[11]~49\ $ (GND))) # (!\VDU|cursBlinkCount\(12) & (!\VDU|cursBlinkCount[11]~49\ & VCC))
-- \VDU|cursBlinkCount[12]~51\ = CARRY((\VDU|cursBlinkCount\(12) & !\VDU|cursBlinkCount[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(12),
	datad => VCC,
	cin => \VDU|cursBlinkCount[11]~49\,
	combout => \VDU|cursBlinkCount[12]~50_combout\,
	cout => \VDU|cursBlinkCount[12]~51\);

-- Location: LCFF_X2_Y6_N31
\VDU|cursBlinkCount[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[12]~50_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(12));

-- Location: LCCOMB_X2_Y5_N0
\VDU|cursBlinkCount[13]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[13]~52_combout\ = (\VDU|cursBlinkCount\(13) & (!\VDU|cursBlinkCount[12]~51\)) # (!\VDU|cursBlinkCount\(13) & ((\VDU|cursBlinkCount[12]~51\) # (GND)))
-- \VDU|cursBlinkCount[13]~53\ = CARRY((!\VDU|cursBlinkCount[12]~51\) # (!\VDU|cursBlinkCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(13),
	datad => VCC,
	cin => \VDU|cursBlinkCount[12]~51\,
	combout => \VDU|cursBlinkCount[13]~52_combout\,
	cout => \VDU|cursBlinkCount[13]~53\);

-- Location: LCFF_X2_Y5_N1
\VDU|cursBlinkCount[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[13]~52_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(13));

-- Location: LCCOMB_X2_Y5_N2
\VDU|cursBlinkCount[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[14]~54_combout\ = (\VDU|cursBlinkCount\(14) & (\VDU|cursBlinkCount[13]~53\ $ (GND))) # (!\VDU|cursBlinkCount\(14) & (!\VDU|cursBlinkCount[13]~53\ & VCC))
-- \VDU|cursBlinkCount[14]~55\ = CARRY((\VDU|cursBlinkCount\(14) & !\VDU|cursBlinkCount[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(14),
	datad => VCC,
	cin => \VDU|cursBlinkCount[13]~53\,
	combout => \VDU|cursBlinkCount[14]~54_combout\,
	cout => \VDU|cursBlinkCount[14]~55\);

-- Location: LCFF_X2_Y5_N3
\VDU|cursBlinkCount[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[14]~54_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(14));

-- Location: LCCOMB_X2_Y5_N4
\VDU|cursBlinkCount[15]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[15]~56_combout\ = (\VDU|cursBlinkCount\(15) & (!\VDU|cursBlinkCount[14]~55\)) # (!\VDU|cursBlinkCount\(15) & ((\VDU|cursBlinkCount[14]~55\) # (GND)))
-- \VDU|cursBlinkCount[15]~57\ = CARRY((!\VDU|cursBlinkCount[14]~55\) # (!\VDU|cursBlinkCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(15),
	datad => VCC,
	cin => \VDU|cursBlinkCount[14]~55\,
	combout => \VDU|cursBlinkCount[15]~56_combout\,
	cout => \VDU|cursBlinkCount[15]~57\);

-- Location: LCFF_X2_Y5_N5
\VDU|cursBlinkCount[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[15]~56_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(15));

-- Location: LCCOMB_X2_Y5_N8
\VDU|cursBlinkCount[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[17]~60_combout\ = (\VDU|cursBlinkCount\(17) & (!\VDU|cursBlinkCount[16]~59\)) # (!\VDU|cursBlinkCount\(17) & ((\VDU|cursBlinkCount[16]~59\) # (GND)))
-- \VDU|cursBlinkCount[17]~61\ = CARRY((!\VDU|cursBlinkCount[16]~59\) # (!\VDU|cursBlinkCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(17),
	datad => VCC,
	cin => \VDU|cursBlinkCount[16]~59\,
	combout => \VDU|cursBlinkCount[17]~60_combout\,
	cout => \VDU|cursBlinkCount[17]~61\);

-- Location: LCFF_X2_Y5_N9
\VDU|cursBlinkCount[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[17]~60_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(17));

-- Location: LCCOMB_X2_Y5_N10
\VDU|cursBlinkCount[18]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[18]~62_combout\ = (\VDU|cursBlinkCount\(18) & (\VDU|cursBlinkCount[17]~61\ $ (GND))) # (!\VDU|cursBlinkCount\(18) & (!\VDU|cursBlinkCount[17]~61\ & VCC))
-- \VDU|cursBlinkCount[18]~63\ = CARRY((\VDU|cursBlinkCount\(18) & !\VDU|cursBlinkCount[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(18),
	datad => VCC,
	cin => \VDU|cursBlinkCount[17]~61\,
	combout => \VDU|cursBlinkCount[18]~62_combout\,
	cout => \VDU|cursBlinkCount[18]~63\);

-- Location: LCCOMB_X2_Y5_N14
\VDU|cursBlinkCount[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[20]~66_combout\ = (\VDU|cursBlinkCount\(20) & (\VDU|cursBlinkCount[19]~65\ $ (GND))) # (!\VDU|cursBlinkCount\(20) & (!\VDU|cursBlinkCount[19]~65\ & VCC))
-- \VDU|cursBlinkCount[20]~67\ = CARRY((\VDU|cursBlinkCount\(20) & !\VDU|cursBlinkCount[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(20),
	datad => VCC,
	cin => \VDU|cursBlinkCount[19]~65\,
	combout => \VDU|cursBlinkCount[20]~66_combout\,
	cout => \VDU|cursBlinkCount[20]~67\);

-- Location: LCFF_X2_Y5_N15
\VDU|cursBlinkCount[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[20]~66_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(20));

-- Location: LCCOMB_X2_Y5_N18
\VDU|cursBlinkCount[22]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[22]~70_combout\ = (\VDU|cursBlinkCount\(22) & (\VDU|cursBlinkCount[21]~69\ $ (GND))) # (!\VDU|cursBlinkCount\(22) & (!\VDU|cursBlinkCount[21]~69\ & VCC))
-- \VDU|cursBlinkCount[22]~71\ = CARRY((\VDU|cursBlinkCount\(22) & !\VDU|cursBlinkCount[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(22),
	datad => VCC,
	cin => \VDU|cursBlinkCount[21]~69\,
	combout => \VDU|cursBlinkCount[22]~70_combout\,
	cout => \VDU|cursBlinkCount[22]~71\);

-- Location: LCFF_X2_Y5_N19
\VDU|cursBlinkCount[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[22]~70_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(22));

-- Location: LCCOMB_X2_Y5_N20
\VDU|cursBlinkCount[23]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|cursBlinkCount[23]~72_combout\ = (\VDU|cursBlinkCount\(23) & (!\VDU|cursBlinkCount[22]~71\)) # (!\VDU|cursBlinkCount\(23) & ((\VDU|cursBlinkCount[22]~71\) # (GND)))
-- \VDU|cursBlinkCount[23]~73\ = CARRY((!\VDU|cursBlinkCount[22]~71\) # (!\VDU|cursBlinkCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(23),
	datad => VCC,
	cin => \VDU|cursBlinkCount[22]~71\,
	combout => \VDU|cursBlinkCount[23]~72_combout\,
	cout => \VDU|cursBlinkCount[23]~73\);

-- Location: LCFF_X2_Y5_N23
\VDU|cursBlinkCount[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[24]~74_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(24));

-- Location: LCCOMB_X3_Y5_N0
\VDU|LessThan10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~0_combout\ = (((!\VDU|cursBlinkCount\(14)) # (!\VDU|cursBlinkCount\(13))) # (!\VDU|cursBlinkCount\(12))) # (!\VDU|cursBlinkCount\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(11),
	datab => \VDU|cursBlinkCount\(12),
	datac => \VDU|cursBlinkCount\(13),
	datad => \VDU|cursBlinkCount\(14),
	combout => \VDU|LessThan10~0_combout\);

-- Location: LCCOMB_X3_Y5_N10
\VDU|LessThan10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~2_combout\ = (!\VDU|cursBlinkCount\(15) & ((\VDU|LessThan10~0_combout\) # ((\VDU|LessThan10~1_combout\ & !\VDU|cursBlinkCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan10~1_combout\,
	datab => \VDU|LessThan10~0_combout\,
	datac => \VDU|cursBlinkCount\(15),
	datad => \VDU|cursBlinkCount\(6),
	combout => \VDU|LessThan10~2_combout\);

-- Location: LCCOMB_X3_Y5_N28
\VDU|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~3_combout\ = (!\VDU|cursBlinkCount\(17) & ((\VDU|LessThan10~2_combout\) # (!\VDU|cursBlinkCount\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursBlinkCount\(17),
	datac => \VDU|cursBlinkCount\(16),
	datad => \VDU|LessThan10~2_combout\,
	combout => \VDU|LessThan10~3_combout\);

-- Location: LCFF_X2_Y5_N21
\VDU|cursBlinkCount[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[23]~72_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(23));

-- Location: LCFF_X2_Y5_N11
\VDU|cursBlinkCount[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|cursBlinkCount[18]~62_combout\,
	sclr => \VDU|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursBlinkCount\(18));

-- Location: LCCOMB_X3_Y5_N14
\VDU|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~5_combout\ = (!\VDU|cursBlinkCount\(23) & (((\VDU|LessThan10~3_combout\) # (!\VDU|cursBlinkCount\(18))) # (!\VDU|LessThan10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|LessThan10~4_combout\,
	datab => \VDU|LessThan10~3_combout\,
	datac => \VDU|cursBlinkCount\(23),
	datad => \VDU|cursBlinkCount\(18),
	combout => \VDU|LessThan10~5_combout\);

-- Location: LCCOMB_X3_Y5_N12
\VDU|LessThan10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan10~6_combout\ = (!\VDU|cursBlinkCount\(25) & ((\VDU|LessThan10~5_combout\) # (!\VDU|cursBlinkCount\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|cursBlinkCount\(24),
	datac => \VDU|LessThan10~5_combout\,
	datad => \VDU|cursBlinkCount\(25),
	combout => \VDU|LessThan10~6_combout\);

-- Location: LCFF_X3_Y5_N13
\VDU|cursorOn\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|LessThan10~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|cursorOn~regout\);

-- Location: LCCOMB_X3_Y5_N18
\VDU|screen_render~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~8_combout\ = (\VDU|screen_render~7_combout\ & (\VDU|screen_render~5_combout\ & (\VDU|screen_render~6_combout\ & !\VDU|cursorOn~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|screen_render~7_combout\,
	datab => \VDU|screen_render~5_combout\,
	datac => \VDU|screen_render~6_combout\,
	datad => \VDU|cursorOn~regout\,
	combout => \VDU|screen_render~8_combout\);

-- Location: LCCOMB_X5_Y4_N14
\VDU|screen_render~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~4_combout\ = (\VDU|cursorHoriz\(0) & (\VDU|charHoriz\(0) & (\VDU|cursorVert\(4) $ (!\VDU|charVert\(4))))) # (!\VDU|cursorHoriz\(0) & (!\VDU|charHoriz\(0) & (\VDU|cursorVert\(4) $ (!\VDU|charVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|cursorHoriz\(0),
	datab => \VDU|cursorVert\(4),
	datac => \VDU|charHoriz\(0),
	datad => \VDU|charVert\(4),
	combout => \VDU|screen_render~4_combout\);

-- Location: LCCOMB_X6_Y4_N20
\VDU|screen_render~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|screen_render~9_combout\ = (\VDU|screen_render~3_combout\ & (\VDU|screen_render~2_combout\ & (\VDU|screen_render~8_combout\ & \VDU|screen_render~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|screen_render~3_combout\,
	datab => \VDU|screen_render~2_combout\,
	datac => \VDU|screen_render~8_combout\,
	datad => \VDU|screen_render~4_combout\,
	combout => \VDU|screen_render~9_combout\);

-- Location: LCFF_X14_Y2_N25
\VDU|videoR0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoR0~0_combout\,
	sdata => \VDU|videoR0~3_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoR0~regout\);

-- Location: LCCOMB_X14_Y2_N14
\VDU|videoR1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoR1~0_combout\ = (\VDU|Mux0~4_combout\ & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))) # (!\VDU|Mux0~4_combout\ & (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	datad => \VDU|Mux0~4_combout\,
	combout => \VDU|videoR1~0_combout\);

-- Location: LCFF_X14_Y2_N15
\VDU|videoR1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoR1~0_combout\,
	sdata => \VDU|dispAttWRData[0]~_wirecell_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoR1~regout\);

-- Location: LCCOMB_X14_Y2_N0
\VDU|videoG0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoG0~1_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	combout => \VDU|videoG0~1_combout\);

-- Location: LCCOMB_X14_Y2_N16
\VDU|videoG0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoG0~0_combout\ = (\VDU|Mux0~4_combout\ & (\VDU|videoG0~2_combout\)) # (!\VDU|Mux0~4_combout\ & ((\VDU|videoG0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|videoG0~2_combout\,
	datab => \VDU|videoG0~1_combout\,
	datad => \VDU|Mux0~4_combout\,
	combout => \VDU|videoG0~0_combout\);

-- Location: LCCOMB_X14_Y2_N20
\VDU|videoG0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoG0~3_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\VDU|dispAttWRData\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \VDU|dispAttWRData\(1),
	combout => \VDU|videoG0~3_combout\);

-- Location: LCFF_X14_Y2_N17
\VDU|videoG0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoG0~0_combout\,
	sdata => \VDU|videoG0~3_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoG0~regout\);

-- Location: LCCOMB_X14_Y2_N22
\VDU|videoG1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoG1~0_combout\ = (\VDU|Mux0~4_combout\ & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))) # (!\VDU|Mux0~4_combout\ & (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	datad => \VDU|Mux0~4_combout\,
	combout => \VDU|videoG1~0_combout\);

-- Location: LCFF_X14_Y2_N23
\VDU|videoG1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoG1~0_combout\,
	sdata => \VDU|dispAttWRData[1]~_wirecell_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoG1~regout\);

-- Location: LCCOMB_X14_Y2_N18
\VDU|videoB0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB0~2_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)) # ((!\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) 
-- & !\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	datab => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	combout => \VDU|videoB0~2_combout\);

-- Location: LCCOMB_X14_Y2_N12
\VDU|videoB0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB0~0_combout\ = (\VDU|Mux0~4_combout\ & (\VDU|videoB0~3_combout\)) # (!\VDU|Mux0~4_combout\ & ((\VDU|videoB0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|videoB0~3_combout\,
	datab => \VDU|videoB0~2_combout\,
	datad => \VDU|Mux0~4_combout\,
	combout => \VDU|videoB0~0_combout\);

-- Location: LCCOMB_X13_Y2_N30
\VDU|videoB0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB0~4_combout\ = (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\VDU|dispAttWRData\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \VDU|dispAttWRData\(2),
	combout => \VDU|videoB0~4_combout\);

-- Location: LCFF_X14_Y2_N13
\VDU|videoB0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoB0~0_combout\,
	sdata => \VDU|videoB0~4_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoB0~regout\);

-- Location: LCCOMB_X14_Y2_N2
\VDU|videoB1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|videoB1~0_combout\ = (\VDU|Mux0~4_combout\ & ((\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2)))) # (!\VDU|Mux0~4_combout\ & (\VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	datab => \VDU|Mux0~4_combout\,
	datad => \VDU|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	combout => \VDU|videoB1~0_combout\);

-- Location: LCFF_X14_Y2_N3
\VDU|videoB1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|videoB1~0_combout\,
	sdata => \VDU|dispAttWRData[2]~_wirecell_combout\,
	sclr => \VDU|screen_render~0_combout\,
	sload => \VDU|screen_render~9_combout\,
	ena => \VDU|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|videoB1~regout\);

-- Location: LCFF_X18_Y1_N17
\VDU|horizCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|horizCount[7]~26_combout\,
	sclr => \VDU|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|horizCount\(7));

-- Location: LCCOMB_X18_Y1_N30
\VDU|LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan6~0_combout\ = (!\VDU|horizCount\(9) & (!\VDU|horizCount\(10) & ((!\VDU|horizCount\(7)) # (!\VDU|horizCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|horizCount\(9),
	datab => \VDU|horizCount\(6),
	datac => \VDU|horizCount\(7),
	datad => \VDU|horizCount\(10),
	combout => \VDU|LessThan6~0_combout\);

-- Location: LCCOMB_X18_Y1_N0
\VDU|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan6~1_combout\ = ((\VDU|horizCount\(11)) # (\VDU|horizCount\(8))) # (!\VDU|LessThan6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VDU|LessThan6~0_combout\,
	datac => \VDU|horizCount\(11),
	datad => \VDU|horizCount\(8),
	combout => \VDU|LessThan6~1_combout\);

-- Location: LCFF_X18_Y1_N1
\VDU|hSync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|hSync~regout\);

-- Location: LCCOMB_X15_Y1_N2
\VDU|LessThan7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan7~0_combout\ = (\VDU|vertLineCount\(1)) # ((\VDU|vertLineCount\(3)) # ((\VDU|vertLineCount\(6)) # (\VDU|vertLineCount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|vertLineCount\(1),
	datab => \VDU|vertLineCount\(3),
	datac => \VDU|vertLineCount\(6),
	datad => \VDU|vertLineCount\(9),
	combout => \VDU|LessThan7~0_combout\);

-- Location: LCCOMB_X15_Y1_N0
\VDU|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VDU|LessThan7~1_combout\ = ((\VDU|LessThan7~0_combout\) # (\VDU|vertLineCount\(2))) # (!\VDU|charScanLine[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VDU|charScanLine[3]~2_combout\,
	datab => \VDU|LessThan7~0_combout\,
	datad => \VDU|vertLineCount\(2),
	combout => \VDU|LessThan7~1_combout\);

-- Location: LCFF_X15_Y1_N1
\VDU|vSync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \VDU|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VDU|vSync~regout\);

-- Location: LCCOMB_X15_Y9_N20
\w_cpuClkCt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuClkCt~1_combout\ = (!w_cpuClkCt(1) & !w_cpuClkCt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => w_cpuClkCt(1),
	datac => w_cpuClkCt(0),
	combout => \w_cpuClkCt~1_combout\);

-- Location: LCFF_X15_Y9_N21
\w_cpuClkCt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \w_cpuClkCt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => w_cpuClkCt(0));

-- Location: LCCOMB_X15_Y9_N0
\w_cpuClk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \w_cpuClk~0_combout\ = (w_cpuClkCt(1)) # ((\w_n_ramCS~0_combout\ & w_cpuClkCt(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => w_cpuClkCt(1),
	datab => \w_n_ramCS~0_combout\,
	datac => w_cpuClkCt(0),
	combout => \w_cpuClk~0_combout\);

-- Location: LCFF_X15_Y9_N1
w_cpuClk : cycloneii_lcell_ff
PORT MAP (
	clk => \i_clk_50~clkctrl_outclk\,
	datain => \w_cpuClk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \w_cpuClk~regout\);

-- Location: LCCOMB_X15_Y9_N12
\o_J8IO8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \o_J8IO8~0_combout\ = (!\CPU|R_W_n_i~regout\ & (((!\CPU|Mux63~combout\) # (!\CPU|Mux62~combout\)) # (!\CPU|Mux61~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|Mux61~combout\,
	datab => \CPU|R_W_n_i~regout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \o_J8IO8~0_combout\);

-- Location: LCCOMB_X15_Y9_N22
\o_J8IO8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \o_J8IO8~1_combout\ = ((\w_cpuClk~regout\) # (\w_n_ramCS~0_combout\)) # (!\CPU|R_W_n_i~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU|R_W_n_i~regout\,
	datab => \w_cpuClk~regout\,
	datac => \w_n_ramCS~0_combout\,
	combout => \o_J8IO8~1_combout\);

-- Location: LCCOMB_X19_Y8_N0
\o_J8IO8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \o_J8IO8~2_combout\ = (\w_cpuClk~regout\) # ((\CPU|Mux61~combout\ & (\CPU|Mux62~combout\ & \CPU|Mux63~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \w_cpuClk~regout\,
	datab => \CPU|Mux61~combout\,
	datac => \CPU|Mux62~combout\,
	datad => \CPU|Mux63~combout\,
	combout => \o_J8IO8~2_combout\);

-- Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_txd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART|txd~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_txd);

-- Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_n_rts~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART|n_rts~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_n_rts);

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoR0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoR0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoR0);

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoR1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoR1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoR1);

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoG0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoG0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoG0);

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoG1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoG1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoG1);

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoB0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoB0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoB0);

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\videoB1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|videoB1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_videoB1);

-- Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_vid_hSync~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|hSync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_vid_hSync);

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_vid_vSync~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VDU|vSync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_vid_vSync);

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin25~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin25);

-- Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin31~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin31);

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin41~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin41);

-- Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin40~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin40);

-- Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin43~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin43);

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin42~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin42);

-- Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin45~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin45);

-- Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pin44~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pin44);

-- Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \w_cpuClk~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(0));

-- Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(1));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|ALT_INV_R_W_n_i~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(2));

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_w_n_VDUCS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(3));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_o_J8IO8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(4));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \o_J8IO8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(5));

-- Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(6));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_J8IO8[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_J8IO8(7));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux76~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(0));

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux75~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(1));

-- Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux74~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(2));

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux73~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(3));

-- Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux72~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(4));

-- Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux71~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(5));

-- Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux70~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(6));

-- Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux69~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(7));

-- Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux68~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(8));

-- Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux67~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(9));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux66~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(10));

-- Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux65~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(11));

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux64~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(12));

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux63~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(13));

-- Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux62~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(14));

-- Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CPU|Mux61~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(15));

-- Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\o_extSRamAddress[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_o_extSRamAddress(16));

-- Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_n_extSRamWE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \o_J8IO8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_io_n_extSRamWE);

-- Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_n_extSRamCS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \o_J8IO8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_io_n_extSRamCS);

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\io_n_extSRamOE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_o_J8IO8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_io_n_extSRamOE);
END structure;


