--B1L1Q is async_clk:aclock|add_22~1 at LC_X41_Y20_N1
--operation mode is arithmetic

B1L1Q_lut_out = !B1L1Q;
B1L1Q_sload_eqn = (B1_reduce_nor_20 & VCC) # (!B1_reduce_nor_20 & B1L1Q_lut_out);
B1L1Q = DFFEA(B1L1Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), VCC);

--B1L5 is async_clk:aclock|add_22~1COUT0COUT0COUT0 at LC_X41_Y20_N1
--operation mode is arithmetic

B1L5_cout_0 = B1L1Q;
B1L5 = CARRY(B1L5_cout_0);

--B1L8 is async_clk:aclock|add_22~1COUT1COUT1COUT1 at LC_X41_Y20_N1
--operation mode is arithmetic

B1L8_cout_1 = B1L1Q;
B1L8 = CARRY(B1L8_cout_1);


--B1L9Q is async_clk:aclock|add_22~2 at LC_X41_Y20_N2
--operation mode is arithmetic

B1L9Q_lut_out = B1L9Q $ !B1L5;
B1L9Q_sload_eqn = (B1_reduce_nor_20 & ~GND) # (!B1_reduce_nor_20 & B1L9Q_lut_out);
B1L9Q = DFFEA(B1L9Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), ~GND);

--B1L31 is async_clk:aclock|add_22~2COUT0COUT0COUT0 at LC_X41_Y20_N2
--operation mode is arithmetic

B1L31_cout_0 = !B1L9Q & !B1L5;
B1L31 = CARRY(B1L31_cout_0);

--B1L61 is async_clk:aclock|add_22~2COUT1COUT1COUT1 at LC_X41_Y20_N2
--operation mode is arithmetic

B1L61_cout_1 = !B1L9Q & !B1L8;
B1L61 = CARRY(B1L61_cout_1);


--B1L71Q is async_clk:aclock|add_22~3 at LC_X41_Y20_N3
--operation mode is arithmetic

B1L71Q_lut_out = B1L71Q $ B1L31;
B1L71Q_sload_eqn = (B1_reduce_nor_20 & VCC) # (!B1_reduce_nor_20 & B1L71Q_lut_out);
B1L71Q = DFFEA(B1L71Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), VCC);

--B1L02 is async_clk:aclock|add_22~3COUT0COUT0 at LC_X41_Y20_N3
--operation mode is arithmetic

B1L02_cout_0 = B1L71Q # !B1L31;
B1L02 = CARRY(B1L02_cout_0);

--B1L22 is async_clk:aclock|add_22~3COUT1COUT1 at LC_X41_Y20_N3
--operation mode is arithmetic

B1L22_cout_1 = B1L71Q # !B1L61;
B1L22 = CARRY(B1L22_cout_1);


--B1L32Q is async_clk:aclock|add_22~4 at LC_X41_Y20_N4
--operation mode is arithmetic

B1L32Q_lut_out = B1L32Q $ !B1L02;
B1L32Q_sload_eqn = (B1_reduce_nor_20 & ~GND) # (!B1_reduce_nor_20 & B1L32Q_lut_out);
B1L32Q = DFFEA(B1L32Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), ~GND);

--B1L42 is async_clk:aclock|add_22~4COUT at LC_X41_Y20_N4
--operation mode is arithmetic

B1L42 = B1L52;


--B1L72Q is async_clk:aclock|add_22~5 at LC_X41_Y20_N5
--operation mode is arithmetic

B1L72Q_carry_eqn = (!B1L42 & GND) # (B1L42 & VCC);
B1L72Q_lut_out = B1L72Q $ B1L72Q_carry_eqn;
B1L72Q_sload_eqn = (B1_reduce_nor_20 & VCC) # (!B1_reduce_nor_20 & B1L72Q_lut_out);
B1L72Q = DFFEA(B1L72Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), VCC);

--B1L13 is async_clk:aclock|add_22~5COUT0COUT0COUT0 at LC_X41_Y20_N5
--operation mode is arithmetic

B1L13_cout_0 = B1L72Q # VCC;
B1L13 = CARRY(B1L13_cout_0);

--B1L43 is async_clk:aclock|add_22~5COUT1COUT1COUT1 at LC_X41_Y20_N5
--operation mode is arithmetic

B1L43_cout_1 = B1L72Q # GND;
B1L43 = CARRY(B1L43_cout_1);


--B1L53Q is async_clk:aclock|add_22~6 at LC_X41_Y20_N6
--operation mode is normal

B1L53Q_carry_eqn = (!B1L42 & B1L13) # (B1L42 & B1L43);
B1L53Q_lut_out = B1L53Q_carry_eqn $ !B1L53Q;
B1L53Q_sload_eqn = (B1_reduce_nor_20 & VCC) # (!B1_reduce_nor_20 & B1L53Q_lut_out);
B1L53Q = DFFEA(B1L53Q_sload_eqn, GLOBAL(clk), VCC, , !GLOBAL(reset_n), VCC);


--U2L042 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~0 at LC_X54_Y10_N4
--operation mode is arithmetic

U2L042 = U2L754 $ U2L932;

--U2L142 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~0COUT at LC_X54_Y10_N4
--operation mode is arithmetic

U2L142 = CARRY(U2L754 & U2L932);


--U2L242 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~1 at LC_X54_Y10_N5
--operation mode is arithmetic

U2L242_carry_eqn = U2L142;
U2L242 = U2L832 $ U2L242_carry_eqn;

--U2L642 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~1COUT0COUT0COUT0 at LC_X54_Y10_N5
--operation mode is arithmetic

U2L642_cout_0 = VCC # !U2L832;
U2L642 = CARRY(U2L642_cout_0);

--U2L942 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~1COUT1COUT1COUT1 at LC_X54_Y10_N5
--operation mode is arithmetic

U2L942_cout_1 = GND # !U2L832;
U2L942 = CARRY(U2L942_cout_1);


--U2L052 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~2 at LC_X54_Y10_N6
--operation mode is arithmetic

U2L052_carry_eqn = (!U2L142 & U2L642) # (U2L142 & U2L942);
U2L052 = U2L732 $ !U2L052_carry_eqn;

--U2L452 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~2COUT0COUT0COUT0 at LC_X54_Y10_N6
--operation mode is arithmetic

U2L452_cout_0 = U2L732 & !U2L642;
U2L452 = CARRY(U2L452_cout_0);

--U2L752 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~2COUT1COUT1COUT1 at LC_X54_Y10_N6
--operation mode is arithmetic

U2L752_cout_1 = U2L732 & !U2L942;
U2L752 = CARRY(U2L752_cout_1);


--U2L852 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~3 at LC_X54_Y10_N7
--operation mode is arithmetic

U2L852_carry_eqn = (!U2L142 & U2L452) # (U2L142 & U2L752);
U2L852 = U2L632 $ U2L852_carry_eqn;

--U2L262 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~3COUT0COUT0COUT0 at LC_X54_Y10_N7
--operation mode is arithmetic

U2L262_cout_0 = !U2L452 # !U2L632;
U2L262 = CARRY(U2L262_cout_0);

--U2L562 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~3COUT1COUT1COUT1 at LC_X54_Y10_N7
--operation mode is arithmetic

U2L562_cout_1 = !U2L752 # !U2L632;
U2L562 = CARRY(U2L562_cout_1);


--U2L662 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~4 at LC_X54_Y10_N8
--operation mode is arithmetic

U2L662_carry_eqn = (!U2L142 & U2L262) # (U2L142 & U2L562);
U2L662 = U2L532 $ !U2L662_carry_eqn;

--U2L072 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~4COUT0COUT0COUT0 at LC_X54_Y10_N8
--operation mode is arithmetic

U2L072_cout_0 = U2L532 & !U2L262;
U2L072 = CARRY(U2L072_cout_0);

--U2L372 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~4COUT1COUT1COUT1 at LC_X54_Y10_N8
--operation mode is arithmetic

U2L372_cout_1 = U2L532 & !U2L562;
U2L372 = CARRY(U2L372_cout_1);


--U2L472 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~5 at LC_X54_Y10_N9
--operation mode is arithmetic

U2L472_carry_eqn = (!U2L142 & U2L072) # (U2L142 & U2L372);
U2L472 = U2L432 $ U2L472_carry_eqn;

--U2L572 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~5COUT at LC_X54_Y10_N9
--operation mode is arithmetic

U2L572_carry_eqn = (!U2L142 & U2L072) # (U2L142 & U2L372);
U2L572 = CARRY(!U2L572_carry_eqn # !U2L432);


--U2L672 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~6 at LC_X54_Y9_N0
--operation mode is arithmetic

U2L672_carry_eqn = U2L572;
U2L672 = U2L332 $ !U2L672_carry_eqn;

--U2L082 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~6COUT0COUT0COUT0 at LC_X54_Y9_N0
--operation mode is arithmetic

U2L082_cout_0 = U2L332 & VCC;
U2L082 = CARRY(U2L082_cout_0);

--U2L382 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~6COUT1COUT1COUT1 at LC_X54_Y9_N0
--operation mode is arithmetic

U2L382_cout_1 = U2L332 & GND;
U2L382 = CARRY(U2L382_cout_1);


--U2L482 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~7 at LC_X54_Y9_N1
--operation mode is arithmetic

U2L482_carry_eqn = (!U2L572 & U2L082) # (U2L572 & U2L382);
U2L482 = U2L232 $ U2L482_carry_eqn;

--U2L882 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~7COUT0COUT0COUT0 at LC_X54_Y9_N1
--operation mode is arithmetic

U2L882_cout_0 = !U2L082 # !U2L232;
U2L882 = CARRY(U2L882_cout_0);

--U2L192 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~7COUT1COUT1COUT1 at LC_X54_Y9_N1
--operation mode is arithmetic

U2L192_cout_1 = !U2L382 # !U2L232;
U2L192 = CARRY(U2L192_cout_1);


--U2L292 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~8 at LC_X54_Y9_N2
--operation mode is arithmetic

U2L292_carry_eqn = (!U2L572 & U2L882) # (U2L572 & U2L192);
U2L292 = U2L132 $ !U2L292_carry_eqn;

--U2L692 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~8COUT0COUT0COUT0 at LC_X54_Y9_N2
--operation mode is arithmetic

U2L692_cout_0 = U2L132 & !U2L882;
U2L692 = CARRY(U2L692_cout_0);

--U2L992 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~8COUT1COUT1COUT1 at LC_X54_Y9_N2
--operation mode is arithmetic

U2L992_cout_1 = U2L132 & !U2L192;
U2L992 = CARRY(U2L992_cout_1);


--U2L003 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~9 at LC_X54_Y9_N3
--operation mode is arithmetic

U2L003_carry_eqn = (!U2L572 & U2L692) # (U2L572 & U2L992);
U2L003 = U2L032 $ U2L003_carry_eqn;

--U2L403 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~9COUT0COUT0COUT0 at LC_X54_Y9_N3
--operation mode is arithmetic

U2L403_cout_0 = !U2L692 # !U2L032;
U2L403 = CARRY(U2L403_cout_0);

--U2L703 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~9COUT1COUT1COUT1 at LC_X54_Y9_N3
--operation mode is arithmetic

U2L703_cout_1 = !U2L992 # !U2L032;
U2L703 = CARRY(U2L703_cout_1);


--U2L803 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~10 at LC_X54_Y9_N4
--operation mode is arithmetic

U2L803_carry_eqn = (!U2L572 & U2L403) # (U2L572 & U2L703);
U2L803 = U2L922 $ !U2L803_carry_eqn;

--U2L903 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~10COUT at LC_X54_Y9_N4
--operation mode is arithmetic

U2L903_carry_eqn = (!U2L572 & U2L403) # (U2L572 & U2L703);
U2L903 = CARRY(U2L922 & !U2L903_carry_eqn);


--U2L013 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~11 at LC_X54_Y9_N5
--operation mode is arithmetic

U2L013_carry_eqn = U2L903;
U2L013 = U2L822 $ U2L013_carry_eqn;

--U2L413 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~11COUT0COUT0COUT0 at LC_X54_Y9_N5
--operation mode is arithmetic

U2L413_cout_0 = VCC # !U2L822;
U2L413 = CARRY(U2L413_cout_0);

--U2L713 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~11COUT1COUT1COUT1 at LC_X54_Y9_N5
--operation mode is arithmetic

U2L713_cout_1 = GND # !U2L822;
U2L713 = CARRY(U2L713_cout_1);


--U2L813 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~12 at LC_X54_Y9_N6
--operation mode is arithmetic

U2L813_carry_eqn = (!U2L903 & U2L413) # (U2L903 & U2L713);
U2L813 = U2L722 $ !U2L813_carry_eqn;

--U2L223 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~12COUT0COUT0COUT0 at LC_X54_Y9_N6
--operation mode is arithmetic

U2L223_cout_0 = U2L722 & !U2L413;
U2L223 = CARRY(U2L223_cout_0);

--U2L523 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~12COUT1COUT1COUT1 at LC_X54_Y9_N6
--operation mode is arithmetic

U2L523_cout_1 = U2L722 & !U2L713;
U2L523 = CARRY(U2L523_cout_1);


--U2L623 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~13 at LC_X54_Y9_N7
--operation mode is arithmetic

U2L623_carry_eqn = (!U2L903 & U2L223) # (U2L903 & U2L523);
U2L623 = U2L622 $ U2L623_carry_eqn;

--U2L033 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~13COUT0COUT0COUT0 at LC_X54_Y9_N7
--operation mode is arithmetic

U2L033_cout_0 = !U2L223 # !U2L622;
U2L033 = CARRY(U2L033_cout_0);

--U2L333 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~13COUT1COUT1COUT1 at LC_X54_Y9_N7
--operation mode is arithmetic

U2L333_cout_1 = !U2L523 # !U2L622;
U2L333 = CARRY(U2L333_cout_1);


--U2L433 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~14 at LC_X54_Y9_N8
--operation mode is arithmetic

U2L433_carry_eqn = (!U2L903 & U2L033) # (U2L903 & U2L333);
U2L433 = U2L522 $ !U2L433_carry_eqn;

--U2L833 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~14COUT0COUT0COUT0 at LC_X54_Y9_N8
--operation mode is arithmetic

U2L833_cout_0 = U2L522 & !U2L033;
U2L833 = CARRY(U2L833_cout_0);

--U2L143 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~14COUT1COUT1COUT1 at LC_X54_Y9_N8
--operation mode is arithmetic

U2L143_cout_1 = U2L522 & !U2L333;
U2L143 = CARRY(U2L143_cout_1);


--U2L243 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~15 at LC_X54_Y9_N9
--operation mode is arithmetic

U2L243_carry_eqn = (!U2L903 & U2L833) # (U2L903 & U2L143);
U2L243 = U2L422 $ U2L243_carry_eqn;

--U2L343 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~15COUT at LC_X54_Y9_N9
--operation mode is arithmetic

U2L343_carry_eqn = (!U2L903 & U2L833) # (U2L903 & U2L143);
U2L343 = CARRY(!U2L343_carry_eqn # !U2L422);


--U2L443 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~16 at LC_X54_Y8_N0
--operation mode is arithmetic

U2L443_carry_eqn = U2L343;
U2L443 = U2L322 $ !U2L443_carry_eqn;

--U2L843 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~16COUT0COUT0COUT0 at LC_X54_Y8_N0
--operation mode is arithmetic

U2L843_cout_0 = U2L322 & VCC;
U2L843 = CARRY(U2L843_cout_0);

--U2L153 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~16COUT1COUT1COUT1 at LC_X54_Y8_N0
--operation mode is arithmetic

U2L153_cout_1 = U2L322 & GND;
U2L153 = CARRY(U2L153_cout_1);


--U2L253 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~17 at LC_X54_Y8_N1
--operation mode is arithmetic

U2L253_carry_eqn = (!U2L343 & U2L843) # (U2L343 & U2L153);
U2L253 = U2L222 $ U2L253_carry_eqn;

--U2L653 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~17COUT0COUT0COUT0 at LC_X54_Y8_N1
--operation mode is arithmetic

U2L653_cout_0 = !U2L843 # !U2L222;
U2L653 = CARRY(U2L653_cout_0);

--U2L953 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~17COUT1COUT1COUT1 at LC_X54_Y8_N1
--operation mode is arithmetic

U2L953_cout_1 = !U2L153 # !U2L222;
U2L953 = CARRY(U2L953_cout_1);


--U2L063 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~18 at LC_X54_Y8_N2
--operation mode is arithmetic

U2L063_carry_eqn = (!U2L343 & U2L653) # (U2L343 & U2L953);
U2L063 = U2L122 $ !U2L063_carry_eqn;

--U2L463 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~18COUT0COUT0COUT0 at LC_X54_Y8_N2
--operation mode is arithmetic

U2L463_cout_0 = U2L122 & !U2L653;
U2L463 = CARRY(U2L463_cout_0);

--U2L763 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~18COUT1COUT1COUT1 at LC_X54_Y8_N2
--operation mode is arithmetic

U2L763_cout_1 = U2L122 & !U2L953;
U2L763 = CARRY(U2L763_cout_1);


--U2L863 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~19 at LC_X54_Y8_N3
--operation mode is arithmetic

U2L863_carry_eqn = (!U2L343 & U2L463) # (U2L343 & U2L763);
U2L863 = U2L022 $ U2L863_carry_eqn;

--U2L273 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~19COUT0COUT0COUT0 at LC_X54_Y8_N3
--operation mode is arithmetic

U2L273_cout_0 = !U2L463 # !U2L022;
U2L273 = CARRY(U2L273_cout_0);

--U2L573 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~19COUT1COUT1COUT1 at LC_X54_Y8_N3
--operation mode is arithmetic

U2L573_cout_1 = !U2L763 # !U2L022;
U2L573 = CARRY(U2L573_cout_1);


--U2L673 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~20 at LC_X54_Y8_N4
--operation mode is arithmetic

U2L673_carry_eqn = (!U2L343 & U2L273) # (U2L343 & U2L573);
U2L673 = U2L912 $ !U2L673_carry_eqn;

--U2L773 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~20COUT at LC_X54_Y8_N4
--operation mode is arithmetic

U2L773_carry_eqn = (!U2L343 & U2L273) # (U2L343 & U2L573);
U2L773 = CARRY(U2L912 & !U2L773_carry_eqn);


--U2L873 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~21 at LC_X54_Y8_N5
--operation mode is arithmetic

U2L873_carry_eqn = U2L773;
U2L873 = U2L812 $ U2L873_carry_eqn;

--U2L283 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~21COUT0COUT0COUT0 at LC_X54_Y8_N5
--operation mode is arithmetic

U2L283_cout_0 = VCC # !U2L812;
U2L283 = CARRY(U2L283_cout_0);

--U2L583 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~21COUT1COUT1COUT1 at LC_X54_Y8_N5
--operation mode is arithmetic

U2L583_cout_1 = GND # !U2L812;
U2L583 = CARRY(U2L583_cout_1);


--U2L683 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~22 at LC_X54_Y8_N6
--operation mode is arithmetic

U2L683_carry_eqn = (!U2L773 & U2L283) # (U2L773 & U2L583);
U2L683 = U2L712 $ !U2L683_carry_eqn;

--U2L093 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~22COUT0COUT0COUT0 at LC_X54_Y8_N6
--operation mode is arithmetic

U2L093_cout_0 = U2L712 & !U2L283;
U2L093 = CARRY(U2L093_cout_0);

--U2L393 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~22COUT1COUT1COUT1 at LC_X54_Y8_N6
--operation mode is arithmetic

U2L393_cout_1 = U2L712 & !U2L583;
U2L393 = CARRY(U2L393_cout_1);


--U2L493 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~23 at LC_X54_Y8_N7
--operation mode is arithmetic

U2L493_carry_eqn = (!U2L773 & U2L093) # (U2L773 & U2L393);
U2L493 = U2L612 $ U2L493_carry_eqn;

--U2L893 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~23COUT0COUT0COUT0 at LC_X54_Y8_N7
--operation mode is arithmetic

U2L893_cout_0 = !U2L093 # !U2L612;
U2L893 = CARRY(U2L893_cout_0);

--U2L104 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~23COUT1COUT1COUT1 at LC_X54_Y8_N7
--operation mode is arithmetic

U2L104_cout_1 = !U2L393 # !U2L612;
U2L104 = CARRY(U2L104_cout_1);


--U2L204 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~24 at LC_X54_Y8_N8
--operation mode is arithmetic

U2L204_carry_eqn = (!U2L773 & U2L893) # (U2L773 & U2L104);
U2L204 = U2L512 $ !U2L204_carry_eqn;

--U2L604 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~24COUT0COUT0COUT0 at LC_X54_Y8_N8
--operation mode is arithmetic

U2L604_cout_0 = U2L512 & !U2L893;
U2L604 = CARRY(U2L604_cout_0);

--U2L904 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~24COUT1COUT1COUT1 at LC_X54_Y8_N8
--operation mode is arithmetic

U2L904_cout_1 = U2L512 & !U2L104;
U2L904 = CARRY(U2L904_cout_1);


--U2L014 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~25 at LC_X54_Y8_N9
--operation mode is arithmetic

U2L014_carry_eqn = (!U2L773 & U2L604) # (U2L773 & U2L904);
U2L014 = U2L412 $ U2L014_carry_eqn;

--U2L114 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~25COUT at LC_X54_Y8_N9
--operation mode is arithmetic

U2L114_carry_eqn = (!U2L773 & U2L604) # (U2L773 & U2L904);
U2L114 = CARRY(!U2L114_carry_eqn # !U2L412);


--U2L214 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~26 at LC_X54_Y7_N0
--operation mode is arithmetic

U2L214_carry_eqn = U2L114;
U2L214 = U2L312 $ !U2L214_carry_eqn;

--U2L614 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~26COUT0COUT0COUT0 at LC_X54_Y7_N0
--operation mode is arithmetic

U2L614_cout_0 = U2L312 & VCC;
U2L614 = CARRY(U2L614_cout_0);

--U2L914 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~26COUT1COUT1COUT1 at LC_X54_Y7_N0
--operation mode is arithmetic

U2L914_cout_1 = U2L312 & GND;
U2L914 = CARRY(U2L914_cout_1);


--U2L024 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~27 at LC_X54_Y7_N1
--operation mode is arithmetic

U2L024_carry_eqn = (!U2L114 & U2L614) # (U2L114 & U2L914);
U2L024 = U2L212 $ U2L024_carry_eqn;

--U2L424 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~27COUT0COUT0COUT0 at LC_X54_Y7_N1
--operation mode is arithmetic

U2L424_cout_0 = !U2L614 # !U2L212;
U2L424 = CARRY(U2L424_cout_0);

--U2L724 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~27COUT1COUT1COUT1 at LC_X54_Y7_N1
--operation mode is arithmetic

U2L724_cout_1 = !U2L914 # !U2L212;
U2L724 = CARRY(U2L724_cout_1);


--U2L824 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~28 at LC_X54_Y7_N2
--operation mode is arithmetic

U2L824_carry_eqn = (!U2L114 & U2L424) # (U2L114 & U2L724);
U2L824 = U2L112 $ !U2L824_carry_eqn;

--U2L234 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~28COUT0COUT0COUT0 at LC_X54_Y7_N2
--operation mode is arithmetic

U2L234_cout_0 = U2L112 & !U2L424;
U2L234 = CARRY(U2L234_cout_0);

--U2L534 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~28COUT1COUT1COUT1 at LC_X54_Y7_N2
--operation mode is arithmetic

U2L534_cout_1 = U2L112 & !U2L724;
U2L534 = CARRY(U2L534_cout_1);


--U2L634 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~29 at LC_X54_Y7_N3
--operation mode is arithmetic

U2L634_carry_eqn = (!U2L114 & U2L234) # (U2L114 & U2L534);
U2L634 = U2L012 $ U2L634_carry_eqn;

--U2L044 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~29COUT0COUT0COUT0 at LC_X54_Y7_N3
--operation mode is arithmetic

U2L044_cout_0 = !U2L234 # !U2L012;
U2L044 = CARRY(U2L044_cout_0);

--U2L344 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~29COUT1COUT1COUT1 at LC_X54_Y7_N3
--operation mode is arithmetic

U2L344_cout_1 = !U2L534 # !U2L012;
U2L344 = CARRY(U2L344_cout_1);


--U2L444 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~30 at LC_X54_Y7_N4
--operation mode is arithmetic

U2L444_carry_eqn = (!U2L114 & U2L044) # (U2L114 & U2L344);
U2L444 = U2L902 $ !U2L444_carry_eqn;

--U2L544 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~30COUT at LC_X54_Y7_N4
--operation mode is arithmetic

U2L544_carry_eqn = (!U2L114 & U2L044) # (U2L114 & U2L344);
U2L544 = CARRY(U2L902 & !U2L544_carry_eqn);


--U2L644 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~31 at LC_X54_Y7_N5
--operation mode is normal

U2L644_carry_eqn = U2L544;
U2L644 = U2L644_carry_eqn $ U2L802;


--U1L042 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~0 at LC_X51_Y8_N4
--operation mode is arithmetic

U1L042 = U1L754 $ U1L032;

--U1L142 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~0COUT at LC_X51_Y8_N4
--operation mode is arithmetic

U1L142 = CARRY(U1L754 & U1L032);


--U1L242 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1 at LC_X51_Y8_N5
--operation mode is arithmetic

U1L242_carry_eqn = U1L142;
U1L242 = U1L922 $ U1L242_carry_eqn;

--U1L642 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1COUT0COUT0COUT0 at LC_X51_Y8_N5
--operation mode is arithmetic

U1L642_cout_0 = VCC # !U1L922;
U1L642 = CARRY(U1L642_cout_0);

--U1L942 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1COUT1COUT1COUT1 at LC_X51_Y8_N5
--operation mode is arithmetic

U1L942_cout_1 = GND # !U1L922;
U1L942 = CARRY(U1L942_cout_1);


--U1L052 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2 at LC_X51_Y8_N6
--operation mode is arithmetic

U1L052_carry_eqn = (!U1L142 & U1L642) # (U1L142 & U1L942);
U1L052 = U1L822 $ !U1L052_carry_eqn;

--U1L452 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2COUT0COUT0COUT0 at LC_X51_Y8_N6
--operation mode is arithmetic

U1L452_cout_0 = U1L822 & !U1L642;
U1L452 = CARRY(U1L452_cout_0);

--U1L752 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2COUT1COUT1COUT1 at LC_X51_Y8_N6
--operation mode is arithmetic

U1L752_cout_1 = U1L822 & !U1L942;
U1L752 = CARRY(U1L752_cout_1);


--U1L852 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3 at LC_X51_Y8_N7
--operation mode is arithmetic

U1L852_carry_eqn = (!U1L142 & U1L452) # (U1L142 & U1L752);
U1L852 = U1L722 $ U1L852_carry_eqn;

--U1L262 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3COUT0COUT0COUT0 at LC_X51_Y8_N7
--operation mode is arithmetic

U1L262_cout_0 = !U1L452 # !U1L722;
U1L262 = CARRY(U1L262_cout_0);

--U1L562 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3COUT1COUT1COUT1 at LC_X51_Y8_N7
--operation mode is arithmetic

U1L562_cout_1 = !U1L752 # !U1L722;
U1L562 = CARRY(U1L562_cout_1);


--U1L662 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4 at LC_X51_Y8_N8
--operation mode is arithmetic

U1L662_carry_eqn = (!U1L142 & U1L262) # (U1L142 & U1L562);
U1L662 = U1L622 $ !U1L662_carry_eqn;

--U1L072 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4COUT0COUT0COUT0 at LC_X51_Y8_N8
--operation mode is arithmetic

U1L072_cout_0 = U1L622 & !U1L262;
U1L072 = CARRY(U1L072_cout_0);

--U1L372 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4COUT1COUT1COUT1 at LC_X51_Y8_N8
--operation mode is arithmetic

U1L372_cout_1 = U1L622 & !U1L562;
U1L372 = CARRY(U1L372_cout_1);


--U1L472 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~5 at LC_X51_Y8_N9
--operation mode is arithmetic

U1L472_carry_eqn = (!U1L142 & U1L072) # (U1L142 & U1L372);
U1L472 = U1L132 $ U1L472_carry_eqn;

--U1L572 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~5COUT at LC_X51_Y8_N9
--operation mode is arithmetic

U1L572_carry_eqn = (!U1L142 & U1L072) # (U1L142 & U1L372);
U1L572 = CARRY(!U1L572_carry_eqn # !U1L132);


--U1L672 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6 at LC_X51_Y7_N0
--operation mode is arithmetic

U1L672_carry_eqn = U1L572;
U1L672 = U1L522 $ !U1L672_carry_eqn;

--U1L082 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6COUT0COUT0COUT0 at LC_X51_Y7_N0
--operation mode is arithmetic

U1L082_cout_0 = U1L522 & VCC;
U1L082 = CARRY(U1L082_cout_0);

--U1L382 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6COUT1COUT1COUT1 at LC_X51_Y7_N0
--operation mode is arithmetic

U1L382_cout_1 = U1L522 & GND;
U1L382 = CARRY(U1L382_cout_1);


--U1L482 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7 at LC_X51_Y7_N1
--operation mode is arithmetic

U1L482_carry_eqn = (!U1L572 & U1L082) # (U1L572 & U1L382);
U1L482 = U1L422 $ U1L482_carry_eqn;

--U1L882 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7COUT0COUT0COUT0 at LC_X51_Y7_N1
--operation mode is arithmetic

U1L882_cout_0 = !U1L082 # !U1L422;
U1L882 = CARRY(U1L882_cout_0);

--U1L192 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7COUT1COUT1COUT1 at LC_X51_Y7_N1
--operation mode is arithmetic

U1L192_cout_1 = !U1L382 # !U1L422;
U1L192 = CARRY(U1L192_cout_1);


--U1L292 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8 at LC_X51_Y7_N2
--operation mode is arithmetic

U1L292_carry_eqn = (!U1L572 & U1L882) # (U1L572 & U1L192);
U1L292 = U1L232 $ !U1L292_carry_eqn;

--U1L692 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8COUT0COUT0COUT0 at LC_X51_Y7_N2
--operation mode is arithmetic

U1L692_cout_0 = U1L232 & !U1L882;
U1L692 = CARRY(U1L692_cout_0);

--U1L992 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8COUT1COUT1COUT1 at LC_X51_Y7_N2
--operation mode is arithmetic

U1L992_cout_1 = U1L232 & !U1L192;
U1L992 = CARRY(U1L992_cout_1);


--U1L003 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9 at LC_X51_Y7_N3
--operation mode is arithmetic

U1L003_carry_eqn = (!U1L572 & U1L692) # (U1L572 & U1L992);
U1L003 = U1L332 $ U1L003_carry_eqn;

--U1L403 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9COUT0COUT0COUT0 at LC_X51_Y7_N3
--operation mode is arithmetic

U1L403_cout_0 = !U1L692 # !U1L332;
U1L403 = CARRY(U1L403_cout_0);

--U1L703 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9COUT1COUT1COUT1 at LC_X51_Y7_N3
--operation mode is arithmetic

U1L703_cout_1 = !U1L992 # !U1L332;
U1L703 = CARRY(U1L703_cout_1);


--U1L803 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~10 at LC_X51_Y7_N4
--operation mode is arithmetic

U1L803_carry_eqn = (!U1L572 & U1L403) # (U1L572 & U1L703);
U1L803 = U1L432 $ !U1L803_carry_eqn;

--U1L903 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~10COUT at LC_X51_Y7_N4
--operation mode is arithmetic

U1L903_carry_eqn = (!U1L572 & U1L403) # (U1L572 & U1L703);
U1L903 = CARRY(U1L432 & !U1L903_carry_eqn);


--U1L013 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11 at LC_X51_Y7_N5
--operation mode is arithmetic

U1L013_carry_eqn = U1L903;
U1L013 = U1L532 $ U1L013_carry_eqn;

--U1L413 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11COUT0COUT0COUT0 at LC_X51_Y7_N5
--operation mode is arithmetic

U1L413_cout_0 = VCC # !U1L532;
U1L413 = CARRY(U1L413_cout_0);

--U1L713 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11COUT1COUT1COUT1 at LC_X51_Y7_N5
--operation mode is arithmetic

U1L713_cout_1 = GND # !U1L532;
U1L713 = CARRY(U1L713_cout_1);


--U1L813 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12 at LC_X51_Y7_N6
--operation mode is arithmetic

U1L813_carry_eqn = (!U1L903 & U1L413) # (U1L903 & U1L713);
U1L813 = U1L632 $ !U1L813_carry_eqn;

--U1L223 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12COUT0COUT0COUT0 at LC_X51_Y7_N6
--operation mode is arithmetic

U1L223_cout_0 = U1L632 & !U1L413;
U1L223 = CARRY(U1L223_cout_0);

--U1L523 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12COUT1COUT1COUT1 at LC_X51_Y7_N6
--operation mode is arithmetic

U1L523_cout_1 = U1L632 & !U1L713;
U1L523 = CARRY(U1L523_cout_1);


--U1L623 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13 at LC_X51_Y7_N7
--operation mode is arithmetic

U1L623_carry_eqn = (!U1L903 & U1L223) # (U1L903 & U1L523);
U1L623 = U1L732 $ U1L623_carry_eqn;

--U1L033 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13COUT0COUT0COUT0 at LC_X51_Y7_N7
--operation mode is arithmetic

U1L033_cout_0 = !U1L223 # !U1L732;
U1L033 = CARRY(U1L033_cout_0);

--U1L333 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13COUT1COUT1COUT1 at LC_X51_Y7_N7
--operation mode is arithmetic

U1L333_cout_1 = !U1L523 # !U1L732;
U1L333 = CARRY(U1L333_cout_1);


--U1L433 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14 at LC_X51_Y7_N8
--operation mode is arithmetic

U1L433_carry_eqn = (!U1L903 & U1L033) # (U1L903 & U1L333);
U1L433 = U1L322 $ !U1L433_carry_eqn;

--U1L833 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14COUT0COUT0COUT0 at LC_X51_Y7_N8
--operation mode is arithmetic

U1L833_cout_0 = U1L322 & !U1L033;
U1L833 = CARRY(U1L833_cout_0);

--U1L143 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14COUT1COUT1COUT1 at LC_X51_Y7_N8
--operation mode is arithmetic

U1L143_cout_1 = U1L322 & !U1L333;
U1L143 = CARRY(U1L143_cout_1);


--U1L243 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~15 at LC_X51_Y7_N9
--operation mode is arithmetic

U1L243_carry_eqn = (!U1L903 & U1L833) # (U1L903 & U1L143);
U1L243 = U1L832 $ U1L243_carry_eqn;

--U1L343 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~15COUT at LC_X51_Y7_N9
--operation mode is arithmetic

U1L343_carry_eqn = (!U1L903 & U1L833) # (U1L903 & U1L143);
U1L343 = CARRY(!U1L343_carry_eqn # !U1L832);


--U1L443 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16 at LC_X51_Y6_N0
--operation mode is arithmetic

U1L443_carry_eqn = U1L343;
U1L443 = U1L222 $ !U1L443_carry_eqn;

--U1L843 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16COUT0COUT0COUT0 at LC_X51_Y6_N0
--operation mode is arithmetic

U1L843_cout_0 = U1L222 & VCC;
U1L843 = CARRY(U1L843_cout_0);

--U1L153 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16COUT1COUT1COUT1 at LC_X51_Y6_N0
--operation mode is arithmetic

U1L153_cout_1 = U1L222 & GND;
U1L153 = CARRY(U1L153_cout_1);


--U1L253 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17 at LC_X51_Y6_N1
--operation mode is arithmetic

U1L253_carry_eqn = (!U1L343 & U1L843) # (U1L343 & U1L153);
U1L253 = U1L932 $ U1L253_carry_eqn;

--U1L653 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17COUT0COUT0COUT0 at LC_X51_Y6_N1
--operation mode is arithmetic

U1L653_cout_0 = !U1L843 # !U1L932;
U1L653 = CARRY(U1L653_cout_0);

--U1L953 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17COUT1COUT1COUT1 at LC_X51_Y6_N1
--operation mode is arithmetic

U1L953_cout_1 = !U1L153 # !U1L932;
U1L953 = CARRY(U1L953_cout_1);


--U1L063 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18 at LC_X51_Y6_N2
--operation mode is arithmetic

U1L063_carry_eqn = (!U1L343 & U1L653) # (U1L343 & U1L953);
U1L063 = U1L122 $ !U1L063_carry_eqn;

--U1L463 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18COUT0COUT0COUT0 at LC_X51_Y6_N2
--operation mode is arithmetic

U1L463_cout_0 = U1L122 & !U1L653;
U1L463 = CARRY(U1L463_cout_0);

--U1L763 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18COUT1COUT1COUT1 at LC_X51_Y6_N2
--operation mode is arithmetic

U1L763_cout_1 = U1L122 & !U1L953;
U1L763 = CARRY(U1L763_cout_1);


--U1L863 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19 at LC_X51_Y6_N3
--operation mode is arithmetic

U1L863_carry_eqn = (!U1L343 & U1L463) # (U1L343 & U1L763);
U1L863 = U1L022 $ U1L863_carry_eqn;

--U1L273 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19COUT0COUT0COUT0 at LC_X51_Y6_N3
--operation mode is arithmetic

U1L273_cout_0 = !U1L463 # !U1L022;
U1L273 = CARRY(U1L273_cout_0);

--U1L573 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19COUT1COUT1COUT1 at LC_X51_Y6_N3
--operation mode is arithmetic

U1L573_cout_1 = !U1L763 # !U1L022;
U1L573 = CARRY(U1L573_cout_1);


--U1L673 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~20 at LC_X51_Y6_N4
--operation mode is arithmetic

U1L673_carry_eqn = (!U1L343 & U1L273) # (U1L343 & U1L573);
U1L673 = U1L912 $ !U1L673_carry_eqn;

--U1L773 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~20COUT at LC_X51_Y6_N4
--operation mode is arithmetic

U1L773_carry_eqn = (!U1L343 & U1L273) # (U1L343 & U1L573);
U1L773 = CARRY(U1L912 & !U1L773_carry_eqn);


--U1L873 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21 at LC_X51_Y6_N5
--operation mode is arithmetic

U1L873_carry_eqn = U1L773;
U1L873 = U1L812 $ U1L873_carry_eqn;

--U1L283 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21COUT0COUT0COUT0 at LC_X51_Y6_N5
--operation mode is arithmetic

U1L283_cout_0 = VCC # !U1L812;
U1L283 = CARRY(U1L283_cout_0);

--U1L583 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21COUT1COUT1COUT1 at LC_X51_Y6_N5
--operation mode is arithmetic

U1L583_cout_1 = GND # !U1L812;
U1L583 = CARRY(U1L583_cout_1);


--U1L683 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22 at LC_X51_Y6_N6
--operation mode is arithmetic

U1L683_carry_eqn = (!U1L773 & U1L283) # (U1L773 & U1L583);
U1L683 = U1L712 $ !U1L683_carry_eqn;

--U1L093 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22COUT0COUT0COUT0 at LC_X51_Y6_N6
--operation mode is arithmetic

U1L093_cout_0 = U1L712 & !U1L283;
U1L093 = CARRY(U1L093_cout_0);

--U1L393 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22COUT1COUT1COUT1 at LC_X51_Y6_N6
--operation mode is arithmetic

U1L393_cout_1 = U1L712 & !U1L583;
U1L393 = CARRY(U1L393_cout_1);


--U1L493 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23 at LC_X51_Y6_N7
--operation mode is arithmetic

U1L493_carry_eqn = (!U1L773 & U1L093) # (U1L773 & U1L393);
U1L493 = U1L612 $ U1L493_carry_eqn;

--U1L893 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23COUT0COUT0COUT0 at LC_X51_Y6_N7
--operation mode is arithmetic

U1L893_cout_0 = !U1L093 # !U1L612;
U1L893 = CARRY(U1L893_cout_0);

--U1L104 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23COUT1COUT1COUT1 at LC_X51_Y6_N7
--operation mode is arithmetic

U1L104_cout_1 = !U1L393 # !U1L612;
U1L104 = CARRY(U1L104_cout_1);


--U1L204 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24 at LC_X51_Y6_N8
--operation mode is arithmetic

U1L204_carry_eqn = (!U1L773 & U1L893) # (U1L773 & U1L104);
U1L204 = U1L512 $ !U1L204_carry_eqn;

--U1L604 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24COUT0COUT0COUT0 at LC_X51_Y6_N8
--operation mode is arithmetic

U1L604_cout_0 = U1L512 & !U1L893;
U1L604 = CARRY(U1L604_cout_0);

--U1L904 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24COUT1COUT1COUT1 at LC_X51_Y6_N8
--operation mode is arithmetic

U1L904_cout_1 = U1L512 & !U1L104;
U1L904 = CARRY(U1L904_cout_1);


--U1L014 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~25 at LC_X51_Y6_N9
--operation mode is arithmetic

U1L014_carry_eqn = (!U1L773 & U1L604) # (U1L773 & U1L904);
U1L014 = U1L412 $ U1L014_carry_eqn;

--U1L114 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~25COUT at LC_X51_Y6_N9
--operation mode is arithmetic

U1L114_carry_eqn = (!U1L773 & U1L604) # (U1L773 & U1L904);
U1L114 = CARRY(!U1L114_carry_eqn # !U1L412);


--U1L214 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26 at LC_X51_Y5_N0
--operation mode is arithmetic

U1L214_carry_eqn = U1L114;
U1L214 = U1L312 $ !U1L214_carry_eqn;

--U1L614 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26COUT0COUT0COUT0 at LC_X51_Y5_N0
--operation mode is arithmetic

U1L614_cout_0 = U1L312 & VCC;
U1L614 = CARRY(U1L614_cout_0);

--U1L914 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26COUT1COUT1COUT1 at LC_X51_Y5_N0
--operation mode is arithmetic

U1L914_cout_1 = U1L312 & GND;
U1L914 = CARRY(U1L914_cout_1);


--U1L024 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27 at LC_X51_Y5_N1
--operation mode is arithmetic

U1L024_carry_eqn = (!U1L114 & U1L614) # (U1L114 & U1L914);
U1L024 = U1L212 $ U1L024_carry_eqn;

--U1L424 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27COUT0COUT0COUT0 at LC_X51_Y5_N1
--operation mode is arithmetic

U1L424_cout_0 = !U1L614 # !U1L212;
U1L424 = CARRY(U1L424_cout_0);

--U1L724 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27COUT1COUT1COUT1 at LC_X51_Y5_N1
--operation mode is arithmetic

U1L724_cout_1 = !U1L914 # !U1L212;
U1L724 = CARRY(U1L724_cout_1);


--U1L824 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28 at LC_X51_Y5_N2
--operation mode is arithmetic

U1L824_carry_eqn = (!U1L114 & U1L424) # (U1L114 & U1L724);
U1L824 = U1L112 $ !U1L824_carry_eqn;

--U1L234 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28COUT0COUT0COUT0 at LC_X51_Y5_N2
--operation mode is arithmetic

U1L234_cout_0 = U1L112 & !U1L424;
U1L234 = CARRY(U1L234_cout_0);

--U1L534 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28COUT1COUT1COUT1 at LC_X51_Y5_N2
--operation mode is arithmetic

U1L534_cout_1 = U1L112 & !U1L724;
U1L534 = CARRY(U1L534_cout_1);


--U1L634 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29 at LC_X51_Y5_N3
--operation mode is arithmetic

U1L634_carry_eqn = (!U1L114 & U1L234) # (U1L114 & U1L534);
U1L634 = U1L012 $ U1L634_carry_eqn;

--U1L044 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29COUT0COUT0COUT0 at LC_X51_Y5_N3
--operation mode is arithmetic

U1L044_cout_0 = !U1L234 # !U1L012;
U1L044 = CARRY(U1L044_cout_0);

--U1L344 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29COUT1COUT1COUT1 at LC_X51_Y5_N3
--operation mode is arithmetic

U1L344_cout_1 = !U1L534 # !U1L012;
U1L344 = CARRY(U1L344_cout_1);


--U1L444 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~30 at LC_X51_Y5_N4
--operation mode is arithmetic

U1L444_carry_eqn = (!U1L114 & U1L044) # (U1L114 & U1L344);
U1L444 = U1L902 $ !U1L444_carry_eqn;

--U1L544 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~30COUT at LC_X51_Y5_N4
--operation mode is arithmetic

U1L544_carry_eqn = (!U1L114 & U1L044) # (U1L114 & U1L344);
U1L544 = CARRY(U1L902 & !U1L544_carry_eqn);


--U1L644 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~31 at LC_X51_Y5_N5
--operation mode is normal

U1L644_carry_eqn = U1L544;
U1L644 = U1L802 $ U1L644_carry_eqn;


--U2L1Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~0 at LC_X52_Y13_N4
--operation mode is arithmetic

U2L1Q_lut_out = !U2L1Q;
U2L1Q_sload_eqn = (U2L754 & VCC) # (!U2L754 & U2L1Q_lut_out);
U2L1Q_reg_input = U2L1Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L1Q = DFFEA(U2L1Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L2 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~0COUT at LC_X52_Y13_N4
--operation mode is arithmetic

U2L2 = CARRY(U2L1Q);


--U2L3Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~1 at LC_X52_Y13_N5
--operation mode is arithmetic

U2L3Q_carry_eqn = U2L2;
U2L3Q_lut_out = U2L3Q $ U2L3Q_carry_eqn;
U2L3Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L3Q_lut_out);
U2L3Q_reg_input = U2L3Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L3Q = DFFEA(U2L3Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L7 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~1COUT0COUT0COUT0 at LC_X52_Y13_N5
--operation mode is arithmetic

U2L7_cout_0 = VCC # !U2L3Q;
U2L7 = CARRY(U2L7_cout_0);

--U2L01 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~1COUT1COUT1COUT1 at LC_X52_Y13_N5
--operation mode is arithmetic

U2L01_cout_1 = GND # !U2L3Q;
U2L01 = CARRY(U2L01_cout_1);


--U2L11Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~2 at LC_X52_Y13_N6
--operation mode is arithmetic

U2L11Q_carry_eqn = (!U2L2 & U2L7) # (U2L2 & U2L01);
U2L11Q_lut_out = U2L11Q $ !U2L11Q_carry_eqn;
U2L11Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L11Q_lut_out);
U2L11Q_reg_input = U2L11Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L11Q = DFFEA(U2L11Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L51 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~2COUT0COUT0COUT0 at LC_X52_Y13_N6
--operation mode is arithmetic

U2L51_cout_0 = U2L11Q & !U2L7;
U2L51 = CARRY(U2L51_cout_0);

--U2L81 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~2COUT1COUT1COUT1 at LC_X52_Y13_N6
--operation mode is arithmetic

U2L81_cout_1 = U2L11Q & !U2L01;
U2L81 = CARRY(U2L81_cout_1);


--U2L91Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~3 at LC_X52_Y13_N7
--operation mode is arithmetic

U2L91Q_carry_eqn = (!U2L2 & U2L51) # (U2L2 & U2L81);
U2L91Q_lut_out = U2L91Q $ U2L91Q_carry_eqn;
U2L91Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L91Q_lut_out);
U2L91Q_reg_input = U2L91Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L91Q = DFFEA(U2L91Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L32 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~3COUT0COUT0COUT0 at LC_X52_Y13_N7
--operation mode is arithmetic

U2L32_cout_0 = !U2L51 # !U2L91Q;
U2L32 = CARRY(U2L32_cout_0);

--U2L62 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~3COUT1COUT1COUT1 at LC_X52_Y13_N7
--operation mode is arithmetic

U2L62_cout_1 = !U2L81 # !U2L91Q;
U2L62 = CARRY(U2L62_cout_1);


--U2L72Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~4 at LC_X52_Y13_N8
--operation mode is arithmetic

U2L72Q_carry_eqn = (!U2L2 & U2L32) # (U2L2 & U2L62);
U2L72Q_lut_out = U2L72Q $ !U2L72Q_carry_eqn;
U2L72Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L72Q_lut_out);
U2L72Q_reg_input = U2L72Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L72Q = DFFEA(U2L72Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L13 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~4COUT0COUT0COUT0 at LC_X52_Y13_N8
--operation mode is arithmetic

U2L13_cout_0 = U2L72Q & !U2L32;
U2L13 = CARRY(U2L13_cout_0);

--U2L43 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~4COUT1COUT1COUT1 at LC_X52_Y13_N8
--operation mode is arithmetic

U2L43_cout_1 = U2L72Q & !U2L62;
U2L43 = CARRY(U2L43_cout_1);


--U2L53Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~5 at LC_X52_Y13_N9
--operation mode is arithmetic

U2L53Q_carry_eqn = (!U2L2 & U2L13) # (U2L2 & U2L43);
U2L53Q_lut_out = U2L53Q $ U2L53Q_carry_eqn;
U2L53Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L53Q_lut_out);
U2L53Q_reg_input = U2L53Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L53Q = DFFEA(U2L53Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L63 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~5COUT at LC_X52_Y13_N9
--operation mode is arithmetic

U2L63_carry_eqn = (!U2L2 & U2L13) # (U2L2 & U2L43);
U2L63 = CARRY(!U2L63_carry_eqn # !U2L53Q);


--U2L73Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~6 at LC_X52_Y12_N0
--operation mode is arithmetic

U2L73Q_carry_eqn = U2L63;
U2L73Q_lut_out = U2L73Q $ !U2L73Q_carry_eqn;
U2L73Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L73Q_lut_out);
U2L73Q_reg_input = U2L73Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L73Q = DFFEA(U2L73Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L14 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~6COUT0COUT0COUT0 at LC_X52_Y12_N0
--operation mode is arithmetic

U2L14_cout_0 = U2L73Q & VCC;
U2L14 = CARRY(U2L14_cout_0);

--U2L44 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~6COUT1COUT1COUT1 at LC_X52_Y12_N0
--operation mode is arithmetic

U2L44_cout_1 = U2L73Q & GND;
U2L44 = CARRY(U2L44_cout_1);


--U2L54Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~7 at LC_X52_Y12_N1
--operation mode is arithmetic

U2L54Q_carry_eqn = (!U2L63 & U2L14) # (U2L63 & U2L44);
U2L54Q_lut_out = U2L54Q $ U2L54Q_carry_eqn;
U2L54Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L54Q_lut_out);
U2L54Q_reg_input = U2L54Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L54Q = DFFEA(U2L54Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L94 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~7COUT0COUT0COUT0 at LC_X52_Y12_N1
--operation mode is arithmetic

U2L94_cout_0 = !U2L14 # !U2L54Q;
U2L94 = CARRY(U2L94_cout_0);

--U2L25 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~7COUT1COUT1COUT1 at LC_X52_Y12_N1
--operation mode is arithmetic

U2L25_cout_1 = !U2L44 # !U2L54Q;
U2L25 = CARRY(U2L25_cout_1);


--U2L35Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~8 at LC_X52_Y12_N2
--operation mode is arithmetic

U2L35Q_carry_eqn = (!U2L63 & U2L94) # (U2L63 & U2L25);
U2L35Q_lut_out = U2L35Q $ !U2L35Q_carry_eqn;
U2L35Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L35Q_lut_out);
U2L35Q_reg_input = U2L35Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L35Q = DFFEA(U2L35Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L75 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~8COUT0COUT0COUT0 at LC_X52_Y12_N2
--operation mode is arithmetic

U2L75_cout_0 = U2L35Q & !U2L94;
U2L75 = CARRY(U2L75_cout_0);

--U2L06 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~8COUT1COUT1COUT1 at LC_X52_Y12_N2
--operation mode is arithmetic

U2L06_cout_1 = U2L35Q & !U2L25;
U2L06 = CARRY(U2L06_cout_1);


--U2L16Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~9 at LC_X52_Y12_N3
--operation mode is arithmetic

U2L16Q_carry_eqn = (!U2L63 & U2L75) # (U2L63 & U2L06);
U2L16Q_lut_out = U2L16Q $ U2L16Q_carry_eqn;
U2L16Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L16Q_lut_out);
U2L16Q_reg_input = U2L16Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L16Q = DFFEA(U2L16Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L56 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~9COUT0COUT0COUT0 at LC_X52_Y12_N3
--operation mode is arithmetic

U2L56_cout_0 = !U2L75 # !U2L16Q;
U2L56 = CARRY(U2L56_cout_0);

--U2L86 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~9COUT1COUT1COUT1 at LC_X52_Y12_N3
--operation mode is arithmetic

U2L86_cout_1 = !U2L06 # !U2L16Q;
U2L86 = CARRY(U2L86_cout_1);


--U2L96Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~10 at LC_X52_Y12_N4
--operation mode is arithmetic

U2L96Q_carry_eqn = (!U2L63 & U2L56) # (U2L63 & U2L86);
U2L96Q_lut_out = U2L96Q $ !U2L96Q_carry_eqn;
U2L96Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L96Q_lut_out);
U2L96Q_reg_input = U2L96Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L96Q = DFFEA(U2L96Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L07 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~10COUT at LC_X52_Y12_N4
--operation mode is arithmetic

U2L07_carry_eqn = (!U2L63 & U2L56) # (U2L63 & U2L86);
U2L07 = CARRY(U2L96Q & !U2L07_carry_eqn);


--U2L17Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~11 at LC_X52_Y12_N5
--operation mode is arithmetic

U2L17Q_carry_eqn = U2L07;
U2L17Q_lut_out = U2L17Q $ U2L17Q_carry_eqn;
U2L17Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L17Q_lut_out);
U2L17Q_reg_input = U2L17Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L17Q = DFFEA(U2L17Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L57 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~11COUT0COUT0COUT0 at LC_X52_Y12_N5
--operation mode is arithmetic

U2L57_cout_0 = VCC # !U2L17Q;
U2L57 = CARRY(U2L57_cout_0);

--U2L87 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~11COUT1COUT1COUT1 at LC_X52_Y12_N5
--operation mode is arithmetic

U2L87_cout_1 = GND # !U2L17Q;
U2L87 = CARRY(U2L87_cout_1);


--U2L97Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~12 at LC_X52_Y12_N6
--operation mode is arithmetic

U2L97Q_carry_eqn = (!U2L07 & U2L57) # (U2L07 & U2L87);
U2L97Q_lut_out = U2L97Q $ !U2L97Q_carry_eqn;
U2L97Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L97Q_lut_out);
U2L97Q_reg_input = U2L97Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L97Q = DFFEA(U2L97Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L38 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~12COUT0COUT0COUT0 at LC_X52_Y12_N6
--operation mode is arithmetic

U2L38_cout_0 = U2L97Q & !U2L57;
U2L38 = CARRY(U2L38_cout_0);

--U2L68 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~12COUT1COUT1COUT1 at LC_X52_Y12_N6
--operation mode is arithmetic

U2L68_cout_1 = U2L97Q & !U2L87;
U2L68 = CARRY(U2L68_cout_1);


--U2L78Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~13 at LC_X52_Y12_N7
--operation mode is arithmetic

U2L78Q_carry_eqn = (!U2L07 & U2L38) # (U2L07 & U2L68);
U2L78Q_lut_out = U2L78Q $ U2L78Q_carry_eqn;
U2L78Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L78Q_lut_out);
U2L78Q_reg_input = U2L78Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L78Q = DFFEA(U2L78Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L19 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~13COUT0COUT0COUT0 at LC_X52_Y12_N7
--operation mode is arithmetic

U2L19_cout_0 = !U2L38 # !U2L78Q;
U2L19 = CARRY(U2L19_cout_0);

--U2L49 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~13COUT1COUT1COUT1 at LC_X52_Y12_N7
--operation mode is arithmetic

U2L49_cout_1 = !U2L68 # !U2L78Q;
U2L49 = CARRY(U2L49_cout_1);


--U2L59Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~14 at LC_X52_Y12_N8
--operation mode is arithmetic

U2L59Q_carry_eqn = (!U2L07 & U2L19) # (U2L07 & U2L49);
U2L59Q_lut_out = U2L59Q $ !U2L59Q_carry_eqn;
U2L59Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L59Q_lut_out);
U2L59Q_reg_input = U2L59Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L59Q = DFFEA(U2L59Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L99 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~14COUT0COUT0COUT0 at LC_X52_Y12_N8
--operation mode is arithmetic

U2L99_cout_0 = U2L59Q & !U2L19;
U2L99 = CARRY(U2L99_cout_0);

--U2L201 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~14COUT1COUT1COUT1 at LC_X52_Y12_N8
--operation mode is arithmetic

U2L201_cout_1 = U2L59Q & !U2L49;
U2L201 = CARRY(U2L201_cout_1);


--U2L301Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~15 at LC_X52_Y12_N9
--operation mode is arithmetic

U2L301Q_carry_eqn = (!U2L07 & U2L99) # (U2L07 & U2L201);
U2L301Q_lut_out = U2L301Q $ U2L301Q_carry_eqn;
U2L301Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L301Q_lut_out);
U2L301Q_reg_input = U2L301Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L301Q = DFFEA(U2L301Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L401 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~15COUT at LC_X52_Y12_N9
--operation mode is arithmetic

U2L401_carry_eqn = (!U2L07 & U2L99) # (U2L07 & U2L201);
U2L401 = CARRY(!U2L401_carry_eqn # !U2L301Q);


--U2L501Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~16 at LC_X52_Y11_N0
--operation mode is arithmetic

U2L501Q_carry_eqn = U2L401;
U2L501Q_lut_out = U2L501Q $ !U2L501Q_carry_eqn;
U2L501Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L501Q_lut_out);
U2L501Q_reg_input = U2L501Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L501Q = DFFEA(U2L501Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L901 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~16COUT0COUT0COUT0 at LC_X52_Y11_N0
--operation mode is arithmetic

U2L901_cout_0 = U2L501Q & VCC;
U2L901 = CARRY(U2L901_cout_0);

--U2L211 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~16COUT1COUT1COUT1 at LC_X52_Y11_N0
--operation mode is arithmetic

U2L211_cout_1 = U2L501Q & GND;
U2L211 = CARRY(U2L211_cout_1);


--U2L311Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~17 at LC_X52_Y11_N1
--operation mode is arithmetic

U2L311Q_carry_eqn = (!U2L401 & U2L901) # (U2L401 & U2L211);
U2L311Q_lut_out = U2L311Q $ U2L311Q_carry_eqn;
U2L311Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L311Q_lut_out);
U2L311Q_reg_input = U2L311Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L311Q = DFFEA(U2L311Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L711 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~17COUT0COUT0COUT0 at LC_X52_Y11_N1
--operation mode is arithmetic

U2L711_cout_0 = !U2L901 # !U2L311Q;
U2L711 = CARRY(U2L711_cout_0);

--U2L021 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~17COUT1COUT1COUT1 at LC_X52_Y11_N1
--operation mode is arithmetic

U2L021_cout_1 = !U2L211 # !U2L311Q;
U2L021 = CARRY(U2L021_cout_1);


--U2L121Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~18 at LC_X52_Y11_N2
--operation mode is arithmetic

U2L121Q_carry_eqn = (!U2L401 & U2L711) # (U2L401 & U2L021);
U2L121Q_lut_out = U2L121Q $ !U2L121Q_carry_eqn;
U2L121Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L121Q_lut_out);
U2L121Q_reg_input = U2L121Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L121Q = DFFEA(U2L121Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L521 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~18COUT0COUT0COUT0 at LC_X52_Y11_N2
--operation mode is arithmetic

U2L521_cout_0 = U2L121Q & !U2L711;
U2L521 = CARRY(U2L521_cout_0);

--U2L821 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~18COUT1COUT1COUT1 at LC_X52_Y11_N2
--operation mode is arithmetic

U2L821_cout_1 = U2L121Q & !U2L021;
U2L821 = CARRY(U2L821_cout_1);


--U2L921Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~19 at LC_X52_Y11_N3
--operation mode is arithmetic

U2L921Q_carry_eqn = (!U2L401 & U2L521) # (U2L401 & U2L821);
U2L921Q_lut_out = U2L921Q $ U2L921Q_carry_eqn;
U2L921Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L921Q_lut_out);
U2L921Q_reg_input = U2L921Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L921Q = DFFEA(U2L921Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L331 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~19COUT0COUT0COUT0 at LC_X52_Y11_N3
--operation mode is arithmetic

U2L331_cout_0 = !U2L521 # !U2L921Q;
U2L331 = CARRY(U2L331_cout_0);

--U2L631 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~19COUT1COUT1COUT1 at LC_X52_Y11_N3
--operation mode is arithmetic

U2L631_cout_1 = !U2L821 # !U2L921Q;
U2L631 = CARRY(U2L631_cout_1);


--U2L731Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~20 at LC_X52_Y11_N4
--operation mode is arithmetic

U2L731Q_carry_eqn = (!U2L401 & U2L331) # (U2L401 & U2L631);
U2L731Q_lut_out = U2L731Q $ !U2L731Q_carry_eqn;
U2L731Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L731Q_lut_out);
U2L731Q_reg_input = U2L731Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L731Q = DFFEA(U2L731Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L831 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~20COUT at LC_X52_Y11_N4
--operation mode is arithmetic

U2L831_carry_eqn = (!U2L401 & U2L331) # (U2L401 & U2L631);
U2L831 = CARRY(U2L731Q & !U2L831_carry_eqn);


--U2L931Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~21 at LC_X52_Y11_N5
--operation mode is arithmetic

U2L931Q_carry_eqn = U2L831;
U2L931Q_lut_out = U2L931Q $ U2L931Q_carry_eqn;
U2L931Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L931Q_lut_out);
U2L931Q_reg_input = U2L931Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L931Q = DFFEA(U2L931Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L341 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~21COUT0COUT0COUT0 at LC_X52_Y11_N5
--operation mode is arithmetic

U2L341_cout_0 = VCC # !U2L931Q;
U2L341 = CARRY(U2L341_cout_0);

--U2L641 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~21COUT1COUT1COUT1 at LC_X52_Y11_N5
--operation mode is arithmetic

U2L641_cout_1 = GND # !U2L931Q;
U2L641 = CARRY(U2L641_cout_1);


--U2L741Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~22 at LC_X52_Y11_N6
--operation mode is arithmetic

U2L741Q_carry_eqn = (!U2L831 & U2L341) # (U2L831 & U2L641);
U2L741Q_lut_out = U2L741Q $ !U2L741Q_carry_eqn;
U2L741Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L741Q_lut_out);
U2L741Q_reg_input = U2L741Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L741Q = DFFEA(U2L741Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L151 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~22COUT0COUT0COUT0 at LC_X52_Y11_N6
--operation mode is arithmetic

U2L151_cout_0 = U2L741Q & !U2L341;
U2L151 = CARRY(U2L151_cout_0);

--U2L451 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~22COUT1COUT1COUT1 at LC_X52_Y11_N6
--operation mode is arithmetic

U2L451_cout_1 = U2L741Q & !U2L641;
U2L451 = CARRY(U2L451_cout_1);


--U2L551Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~23 at LC_X52_Y11_N7
--operation mode is arithmetic

U2L551Q_carry_eqn = (!U2L831 & U2L151) # (U2L831 & U2L451);
U2L551Q_lut_out = U2L551Q $ U2L551Q_carry_eqn;
U2L551Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L551Q_lut_out);
U2L551Q_reg_input = U2L551Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L551Q = DFFEA(U2L551Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L951 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~23COUT0COUT0COUT0 at LC_X52_Y11_N7
--operation mode is arithmetic

U2L951_cout_0 = !U2L151 # !U2L551Q;
U2L951 = CARRY(U2L951_cout_0);

--U2L261 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~23COUT1COUT1COUT1 at LC_X52_Y11_N7
--operation mode is arithmetic

U2L261_cout_1 = !U2L451 # !U2L551Q;
U2L261 = CARRY(U2L261_cout_1);


--U2L361Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~24 at LC_X52_Y11_N8
--operation mode is arithmetic

U2L361Q_carry_eqn = (!U2L831 & U2L951) # (U2L831 & U2L261);
U2L361Q_lut_out = U2L361Q $ !U2L361Q_carry_eqn;
U2L361Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L361Q_lut_out);
U2L361Q_reg_input = U2L361Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L361Q = DFFEA(U2L361Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L761 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~24COUT0COUT0COUT0 at LC_X52_Y11_N8
--operation mode is arithmetic

U2L761_cout_0 = U2L361Q & !U2L951;
U2L761 = CARRY(U2L761_cout_0);

--U2L071 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~24COUT1COUT1COUT1 at LC_X52_Y11_N8
--operation mode is arithmetic

U2L071_cout_1 = U2L361Q & !U2L261;
U2L071 = CARRY(U2L071_cout_1);


--U2L171Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~25 at LC_X52_Y11_N9
--operation mode is arithmetic

U2L171Q_carry_eqn = (!U2L831 & U2L761) # (U2L831 & U2L071);
U2L171Q_lut_out = U2L171Q $ U2L171Q_carry_eqn;
U2L171Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L171Q_lut_out);
U2L171Q_reg_input = U2L171Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L171Q = DFFEA(U2L171Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L271 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~25COUT at LC_X52_Y11_N9
--operation mode is arithmetic

U2L271_carry_eqn = (!U2L831 & U2L761) # (U2L831 & U2L071);
U2L271 = CARRY(!U2L271_carry_eqn # !U2L171Q);


--U2L371Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~26 at LC_X52_Y10_N0
--operation mode is arithmetic

U2L371Q_carry_eqn = U2L271;
U2L371Q_lut_out = U2L371Q $ !U2L371Q_carry_eqn;
U2L371Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L371Q_lut_out);
U2L371Q_reg_input = U2L371Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L371Q = DFFEA(U2L371Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L771 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~26COUT0COUT0COUT0 at LC_X52_Y10_N0
--operation mode is arithmetic

U2L771_cout_0 = U2L371Q & VCC;
U2L771 = CARRY(U2L771_cout_0);

--U2L081 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~26COUT1COUT1COUT1 at LC_X52_Y10_N0
--operation mode is arithmetic

U2L081_cout_1 = U2L371Q & GND;
U2L081 = CARRY(U2L081_cout_1);


--U2L181Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~27 at LC_X52_Y10_N1
--operation mode is arithmetic

U2L181Q_carry_eqn = (!U2L271 & U2L771) # (U2L271 & U2L081);
U2L181Q_lut_out = U2L181Q $ U2L181Q_carry_eqn;
U2L181Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L181Q_lut_out);
U2L181Q_reg_input = U2L181Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L181Q = DFFEA(U2L181Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L581 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~27COUT0COUT0COUT0 at LC_X52_Y10_N1
--operation mode is arithmetic

U2L581_cout_0 = !U2L771 # !U2L181Q;
U2L581 = CARRY(U2L581_cout_0);

--U2L881 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~27COUT1COUT1COUT1 at LC_X52_Y10_N1
--operation mode is arithmetic

U2L881_cout_1 = !U2L081 # !U2L181Q;
U2L881 = CARRY(U2L881_cout_1);


--U2L981Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~28 at LC_X52_Y10_N2
--operation mode is arithmetic

U2L981Q_carry_eqn = (!U2L271 & U2L581) # (U2L271 & U2L881);
U2L981Q_lut_out = U2L981Q $ !U2L981Q_carry_eqn;
U2L981Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L981Q_lut_out);
U2L981Q_reg_input = U2L981Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L981Q = DFFEA(U2L981Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L391 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~28COUT0COUT0COUT0 at LC_X52_Y10_N2
--operation mode is arithmetic

U2L391_cout_0 = U2L981Q & !U2L581;
U2L391 = CARRY(U2L391_cout_0);

--U2L691 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~28COUT1COUT1COUT1 at LC_X52_Y10_N2
--operation mode is arithmetic

U2L691_cout_1 = U2L981Q & !U2L881;
U2L691 = CARRY(U2L691_cout_1);


--U2L791Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~29 at LC_X52_Y10_N3
--operation mode is arithmetic

U2L791Q_carry_eqn = (!U2L271 & U2L391) # (U2L271 & U2L691);
U2L791Q_lut_out = U2L791Q $ U2L791Q_carry_eqn;
U2L791Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L791Q_lut_out);
U2L791Q_reg_input = U2L791Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L791Q = DFFEA(U2L791Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L102 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~29COUT0COUT0COUT0 at LC_X52_Y10_N3
--operation mode is arithmetic

U2L102_cout_0 = !U2L391 # !U2L791Q;
U2L102 = CARRY(U2L102_cout_0);

--U2L402 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~29COUT1COUT1COUT1 at LC_X52_Y10_N3
--operation mode is arithmetic

U2L402_cout_1 = !U2L691 # !U2L791Q;
U2L402 = CARRY(U2L402_cout_1);


--U2L502Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~30 at LC_X52_Y10_N4
--operation mode is arithmetic

U2L502Q_carry_eqn = (!U2L271 & U2L102) # (U2L271 & U2L402);
U2L502Q_lut_out = U2L502Q $ !U2L502Q_carry_eqn;
U2L502Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L502Q_lut_out);
U2L502Q_reg_input = U2L502Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L502Q = DFFEA(U2L502Q_reg_input, GLOBAL(clk), VCC, , , );

--U2L602 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~30COUT at LC_X52_Y10_N4
--operation mode is arithmetic

U2L602_carry_eqn = (!U2L271 & U2L102) # (U2L271 & U2L402);
U2L602 = CARRY(U2L502Q & !U2L602_carry_eqn);


--U2L702Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~31 at LC_X52_Y10_N5
--operation mode is normal

U2L702Q_carry_eqn = U2L602;
U2L702Q_lut_out = U2L702Q $ U2L702Q_carry_eqn;
U2L702Q_sload_eqn = (U2L754 & ~GND) # (!U2L754 & U2L702Q_lut_out);
U2L702Q_reg_input = U2L702Q_sload_eqn & !S1_wshbn_timer_rst_sig;
U2L702Q = DFFEA(U2L702Q_reg_input, GLOBAL(clk), VCC, , , );


--U1L1Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0 at LC_X47_Y14_N4
--operation mode is arithmetic

U1L1Q_lut_out = !U1L1Q;
U1L1Q_sload_eqn = (U1L754 & VCC) # (!U1L754 & U1L1Q_lut_out);
U1L1Q_reg_input = U1L1Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L1Q = DFFEA(U1L1Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L2 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0COUT at LC_X47_Y14_N4
--operation mode is arithmetic

U1L2 = CARRY(U1L1Q);


--U1L3Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1 at LC_X47_Y14_N5
--operation mode is arithmetic

U1L3Q_carry_eqn = U1L2;
U1L3Q_lut_out = U1L3Q $ U1L3Q_carry_eqn;
U1L3Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L3Q_lut_out);
U1L3Q_reg_input = U1L3Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L3Q = DFFEA(U1L3Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L7 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1COUT0COUT0COUT0 at LC_X47_Y14_N5
--operation mode is arithmetic

U1L7_cout_0 = VCC # !U1L3Q;
U1L7 = CARRY(U1L7_cout_0);

--U1L01 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1COUT1COUT1COUT1 at LC_X47_Y14_N5
--operation mode is arithmetic

U1L01_cout_1 = GND # !U1L3Q;
U1L01 = CARRY(U1L01_cout_1);


--U1L11Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2 at LC_X47_Y14_N6
--operation mode is arithmetic

U1L11Q_carry_eqn = (!U1L2 & U1L7) # (U1L2 & U1L01);
U1L11Q_lut_out = U1L11Q $ !U1L11Q_carry_eqn;
U1L11Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L11Q_lut_out);
U1L11Q_reg_input = U1L11Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L11Q = DFFEA(U1L11Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L51 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2COUT0COUT0COUT0 at LC_X47_Y14_N6
--operation mode is arithmetic

U1L51_cout_0 = U1L11Q & !U1L7;
U1L51 = CARRY(U1L51_cout_0);

--U1L81 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2COUT1COUT1COUT1 at LC_X47_Y14_N6
--operation mode is arithmetic

U1L81_cout_1 = U1L11Q & !U1L01;
U1L81 = CARRY(U1L81_cout_1);


--U1L91Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3 at LC_X47_Y14_N7
--operation mode is arithmetic

U1L91Q_carry_eqn = (!U1L2 & U1L51) # (U1L2 & U1L81);
U1L91Q_lut_out = U1L91Q $ U1L91Q_carry_eqn;
U1L91Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L91Q_lut_out);
U1L91Q_reg_input = U1L91Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L91Q = DFFEA(U1L91Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L32 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3COUT0COUT0COUT0 at LC_X47_Y14_N7
--operation mode is arithmetic

U1L32_cout_0 = !U1L51 # !U1L91Q;
U1L32 = CARRY(U1L32_cout_0);

--U1L62 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3COUT1COUT1COUT1 at LC_X47_Y14_N7
--operation mode is arithmetic

U1L62_cout_1 = !U1L81 # !U1L91Q;
U1L62 = CARRY(U1L62_cout_1);


--U1L72Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4 at LC_X47_Y14_N8
--operation mode is arithmetic

U1L72Q_carry_eqn = (!U1L2 & U1L32) # (U1L2 & U1L62);
U1L72Q_lut_out = U1L72Q $ !U1L72Q_carry_eqn;
U1L72Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L72Q_lut_out);
U1L72Q_reg_input = U1L72Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L72Q = DFFEA(U1L72Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L13 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4COUT0COUT0COUT0 at LC_X47_Y14_N8
--operation mode is arithmetic

U1L13_cout_0 = U1L72Q & !U1L32;
U1L13 = CARRY(U1L13_cout_0);

--U1L43 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4COUT1COUT1COUT1 at LC_X47_Y14_N8
--operation mode is arithmetic

U1L43_cout_1 = U1L72Q & !U1L62;
U1L43 = CARRY(U1L43_cout_1);


--U1L53Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5 at LC_X47_Y14_N9
--operation mode is arithmetic

U1L53Q_carry_eqn = (!U1L2 & U1L13) # (U1L2 & U1L43);
U1L53Q_lut_out = U1L53Q $ U1L53Q_carry_eqn;
U1L53Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L53Q_lut_out);
U1L53Q_reg_input = U1L53Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L53Q = DFFEA(U1L53Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L63 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5COUT at LC_X47_Y14_N9
--operation mode is arithmetic

U1L63_carry_eqn = (!U1L2 & U1L13) # (U1L2 & U1L43);
U1L63 = CARRY(!U1L63_carry_eqn # !U1L53Q);


--U1L73Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6 at LC_X47_Y13_N0
--operation mode is arithmetic

U1L73Q_carry_eqn = U1L63;
U1L73Q_lut_out = U1L73Q $ !U1L73Q_carry_eqn;
U1L73Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L73Q_lut_out);
U1L73Q_reg_input = U1L73Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L73Q = DFFEA(U1L73Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L14 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6COUT0COUT0COUT0 at LC_X47_Y13_N0
--operation mode is arithmetic

U1L14_cout_0 = U1L73Q & VCC;
U1L14 = CARRY(U1L14_cout_0);

--U1L44 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6COUT1COUT1COUT1 at LC_X47_Y13_N0
--operation mode is arithmetic

U1L44_cout_1 = U1L73Q & GND;
U1L44 = CARRY(U1L44_cout_1);


--U1L54Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7 at LC_X47_Y13_N1
--operation mode is arithmetic

U1L54Q_carry_eqn = (!U1L63 & U1L14) # (U1L63 & U1L44);
U1L54Q_lut_out = U1L54Q $ U1L54Q_carry_eqn;
U1L54Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L54Q_lut_out);
U1L54Q_reg_input = U1L54Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L54Q = DFFEA(U1L54Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L94 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7COUT0COUT0COUT0 at LC_X47_Y13_N1
--operation mode is arithmetic

U1L94_cout_0 = !U1L14 # !U1L54Q;
U1L94 = CARRY(U1L94_cout_0);

--U1L25 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7COUT1COUT1COUT1 at LC_X47_Y13_N1
--operation mode is arithmetic

U1L25_cout_1 = !U1L44 # !U1L54Q;
U1L25 = CARRY(U1L25_cout_1);


--U1L35Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8 at LC_X47_Y13_N2
--operation mode is arithmetic

U1L35Q_carry_eqn = (!U1L63 & U1L94) # (U1L63 & U1L25);
U1L35Q_lut_out = U1L35Q $ !U1L35Q_carry_eqn;
U1L35Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L35Q_lut_out);
U1L35Q_reg_input = U1L35Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L35Q = DFFEA(U1L35Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L75 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8COUT0COUT0COUT0 at LC_X47_Y13_N2
--operation mode is arithmetic

U1L75_cout_0 = U1L35Q & !U1L94;
U1L75 = CARRY(U1L75_cout_0);

--U1L06 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8COUT1COUT1COUT1 at LC_X47_Y13_N2
--operation mode is arithmetic

U1L06_cout_1 = U1L35Q & !U1L25;
U1L06 = CARRY(U1L06_cout_1);


--U1L16Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9 at LC_X47_Y13_N3
--operation mode is arithmetic

U1L16Q_carry_eqn = (!U1L63 & U1L75) # (U1L63 & U1L06);
U1L16Q_lut_out = U1L16Q $ U1L16Q_carry_eqn;
U1L16Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L16Q_lut_out);
U1L16Q_reg_input = U1L16Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L16Q = DFFEA(U1L16Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L56 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9COUT0COUT0COUT0 at LC_X47_Y13_N3
--operation mode is arithmetic

U1L56_cout_0 = !U1L75 # !U1L16Q;
U1L56 = CARRY(U1L56_cout_0);

--U1L86 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9COUT1COUT1COUT1 at LC_X47_Y13_N3
--operation mode is arithmetic

U1L86_cout_1 = !U1L06 # !U1L16Q;
U1L86 = CARRY(U1L86_cout_1);


--U1L96Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10 at LC_X47_Y13_N4
--operation mode is arithmetic

U1L96Q_carry_eqn = (!U1L63 & U1L56) # (U1L63 & U1L86);
U1L96Q_lut_out = U1L96Q $ !U1L96Q_carry_eqn;
U1L96Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L96Q_lut_out);
U1L96Q_reg_input = U1L96Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L96Q = DFFEA(U1L96Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L07 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10COUT at LC_X47_Y13_N4
--operation mode is arithmetic

U1L07_carry_eqn = (!U1L63 & U1L56) # (U1L63 & U1L86);
U1L07 = CARRY(U1L96Q & !U1L07_carry_eqn);


--U1L17Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11 at LC_X47_Y13_N5
--operation mode is arithmetic

U1L17Q_carry_eqn = U1L07;
U1L17Q_lut_out = U1L17Q $ U1L17Q_carry_eqn;
U1L17Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L17Q_lut_out);
U1L17Q_reg_input = U1L17Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L17Q = DFFEA(U1L17Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L57 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11COUT0COUT0COUT0 at LC_X47_Y13_N5
--operation mode is arithmetic

U1L57_cout_0 = VCC # !U1L17Q;
U1L57 = CARRY(U1L57_cout_0);

--U1L87 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11COUT1COUT1COUT1 at LC_X47_Y13_N5
--operation mode is arithmetic

U1L87_cout_1 = GND # !U1L17Q;
U1L87 = CARRY(U1L87_cout_1);


--U1L97Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 at LC_X47_Y13_N6
--operation mode is arithmetic

U1L97Q_carry_eqn = (!U1L07 & U1L57) # (U1L07 & U1L87);
U1L97Q_lut_out = U1L97Q $ !U1L97Q_carry_eqn;
U1L97Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L97Q_lut_out);
U1L97Q_reg_input = U1L97Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L97Q = DFFEA(U1L97Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L38 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12COUT0COUT0COUT0 at LC_X47_Y13_N6
--operation mode is arithmetic

U1L38_cout_0 = U1L97Q & !U1L57;
U1L38 = CARRY(U1L38_cout_0);

--U1L68 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12COUT1COUT1COUT1 at LC_X47_Y13_N6
--operation mode is arithmetic

U1L68_cout_1 = U1L97Q & !U1L87;
U1L68 = CARRY(U1L68_cout_1);


--U1L78Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13 at LC_X47_Y13_N7
--operation mode is arithmetic

U1L78Q_carry_eqn = (!U1L07 & U1L38) # (U1L07 & U1L68);
U1L78Q_lut_out = U1L78Q $ U1L78Q_carry_eqn;
U1L78Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L78Q_lut_out);
U1L78Q_reg_input = U1L78Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L78Q = DFFEA(U1L78Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L19 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13COUT0COUT0COUT0 at LC_X47_Y13_N7
--operation mode is arithmetic

U1L19_cout_0 = !U1L38 # !U1L78Q;
U1L19 = CARRY(U1L19_cout_0);

--U1L49 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13COUT1COUT1COUT1 at LC_X47_Y13_N7
--operation mode is arithmetic

U1L49_cout_1 = !U1L68 # !U1L78Q;
U1L49 = CARRY(U1L49_cout_1);


--U1L59Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14 at LC_X47_Y13_N8
--operation mode is arithmetic

U1L59Q_carry_eqn = (!U1L07 & U1L19) # (U1L07 & U1L49);
U1L59Q_lut_out = U1L59Q $ !U1L59Q_carry_eqn;
U1L59Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L59Q_lut_out);
U1L59Q_reg_input = U1L59Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L59Q = DFFEA(U1L59Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L99 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14COUT0COUT0COUT0 at LC_X47_Y13_N8
--operation mode is arithmetic

U1L99_cout_0 = U1L59Q & !U1L19;
U1L99 = CARRY(U1L99_cout_0);

--U1L201 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14COUT1COUT1COUT1 at LC_X47_Y13_N8
--operation mode is arithmetic

U1L201_cout_1 = U1L59Q & !U1L49;
U1L201 = CARRY(U1L201_cout_1);


--U1L301Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15 at LC_X47_Y13_N9
--operation mode is arithmetic

U1L301Q_carry_eqn = (!U1L07 & U1L99) # (U1L07 & U1L201);
U1L301Q_lut_out = U1L301Q $ U1L301Q_carry_eqn;
U1L301Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L301Q_lut_out);
U1L301Q_reg_input = U1L301Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L301Q = DFFEA(U1L301Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L401 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15COUT at LC_X47_Y13_N9
--operation mode is arithmetic

U1L401_carry_eqn = (!U1L07 & U1L99) # (U1L07 & U1L201);
U1L401 = CARRY(!U1L401_carry_eqn # !U1L301Q);


--U1L501Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16 at LC_X47_Y12_N0
--operation mode is arithmetic

U1L501Q_carry_eqn = U1L401;
U1L501Q_lut_out = U1L501Q $ !U1L501Q_carry_eqn;
U1L501Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L501Q_lut_out);
U1L501Q_reg_input = U1L501Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L501Q = DFFEA(U1L501Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L901 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16COUT0COUT0COUT0 at LC_X47_Y12_N0
--operation mode is arithmetic

U1L901_cout_0 = U1L501Q & VCC;
U1L901 = CARRY(U1L901_cout_0);

--U1L211 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16COUT1COUT1COUT1 at LC_X47_Y12_N0
--operation mode is arithmetic

U1L211_cout_1 = U1L501Q & GND;
U1L211 = CARRY(U1L211_cout_1);


--U1L311Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17 at LC_X47_Y12_N1
--operation mode is arithmetic

U1L311Q_carry_eqn = (!U1L401 & U1L901) # (U1L401 & U1L211);
U1L311Q_lut_out = U1L311Q $ U1L311Q_carry_eqn;
U1L311Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L311Q_lut_out);
U1L311Q_reg_input = U1L311Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L311Q = DFFEA(U1L311Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L711 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17COUT0COUT0COUT0 at LC_X47_Y12_N1
--operation mode is arithmetic

U1L711_cout_0 = !U1L901 # !U1L311Q;
U1L711 = CARRY(U1L711_cout_0);

--U1L021 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17COUT1COUT1COUT1 at LC_X47_Y12_N1
--operation mode is arithmetic

U1L021_cout_1 = !U1L211 # !U1L311Q;
U1L021 = CARRY(U1L021_cout_1);


--U1L121Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18 at LC_X47_Y12_N2
--operation mode is arithmetic

U1L121Q_carry_eqn = (!U1L401 & U1L711) # (U1L401 & U1L021);
U1L121Q_lut_out = U1L121Q $ !U1L121Q_carry_eqn;
U1L121Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L121Q_lut_out);
U1L121Q_reg_input = U1L121Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L121Q = DFFEA(U1L121Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L521 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18COUT0COUT0COUT0 at LC_X47_Y12_N2
--operation mode is arithmetic

U1L521_cout_0 = U1L121Q & !U1L711;
U1L521 = CARRY(U1L521_cout_0);

--U1L821 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18COUT1COUT1COUT1 at LC_X47_Y12_N2
--operation mode is arithmetic

U1L821_cout_1 = U1L121Q & !U1L021;
U1L821 = CARRY(U1L821_cout_1);


--U1L921Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19 at LC_X47_Y12_N3
--operation mode is arithmetic

U1L921Q_carry_eqn = (!U1L401 & U1L521) # (U1L401 & U1L821);
U1L921Q_lut_out = U1L921Q $ U1L921Q_carry_eqn;
U1L921Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L921Q_lut_out);
U1L921Q_reg_input = U1L921Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L921Q = DFFEA(U1L921Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L331 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19COUT0COUT0COUT0 at LC_X47_Y12_N3
--operation mode is arithmetic

U1L331_cout_0 = !U1L521 # !U1L921Q;
U1L331 = CARRY(U1L331_cout_0);

--U1L631 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19COUT1COUT1COUT1 at LC_X47_Y12_N3
--operation mode is arithmetic

U1L631_cout_1 = !U1L821 # !U1L921Q;
U1L631 = CARRY(U1L631_cout_1);


--U1L731Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20 at LC_X47_Y12_N4
--operation mode is arithmetic

U1L731Q_carry_eqn = (!U1L401 & U1L331) # (U1L401 & U1L631);
U1L731Q_lut_out = U1L731Q $ !U1L731Q_carry_eqn;
U1L731Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L731Q_lut_out);
U1L731Q_reg_input = U1L731Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L731Q = DFFEA(U1L731Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L831 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20COUT at LC_X47_Y12_N4
--operation mode is arithmetic

U1L831_carry_eqn = (!U1L401 & U1L331) # (U1L401 & U1L631);
U1L831 = CARRY(U1L731Q & !U1L831_carry_eqn);


--U1L931Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21 at LC_X47_Y12_N5
--operation mode is arithmetic

U1L931Q_carry_eqn = U1L831;
U1L931Q_lut_out = U1L931Q $ U1L931Q_carry_eqn;
U1L931Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L931Q_lut_out);
U1L931Q_reg_input = U1L931Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L931Q = DFFEA(U1L931Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L341 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21COUT0COUT0COUT0 at LC_X47_Y12_N5
--operation mode is arithmetic

U1L341_cout_0 = VCC # !U1L931Q;
U1L341 = CARRY(U1L341_cout_0);

--U1L641 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21COUT1COUT1COUT1 at LC_X47_Y12_N5
--operation mode is arithmetic

U1L641_cout_1 = GND # !U1L931Q;
U1L641 = CARRY(U1L641_cout_1);


--U1L741Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22 at LC_X47_Y12_N6
--operation mode is arithmetic

U1L741Q_carry_eqn = (!U1L831 & U1L341) # (U1L831 & U1L641);
U1L741Q_lut_out = U1L741Q $ !U1L741Q_carry_eqn;
U1L741Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L741Q_lut_out);
U1L741Q_reg_input = U1L741Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L741Q = DFFEA(U1L741Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L151 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22COUT0COUT0COUT0 at LC_X47_Y12_N6
--operation mode is arithmetic

U1L151_cout_0 = U1L741Q & !U1L341;
U1L151 = CARRY(U1L151_cout_0);

--U1L451 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22COUT1COUT1COUT1 at LC_X47_Y12_N6
--operation mode is arithmetic

U1L451_cout_1 = U1L741Q & !U1L641;
U1L451 = CARRY(U1L451_cout_1);


--U1L551Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23 at LC_X47_Y12_N7
--operation mode is arithmetic

U1L551Q_carry_eqn = (!U1L831 & U1L151) # (U1L831 & U1L451);
U1L551Q_lut_out = U1L551Q $ U1L551Q_carry_eqn;
U1L551Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L551Q_lut_out);
U1L551Q_reg_input = U1L551Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L551Q = DFFEA(U1L551Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L951 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23COUT0COUT0COUT0 at LC_X47_Y12_N7
--operation mode is arithmetic

U1L951_cout_0 = !U1L151 # !U1L551Q;
U1L951 = CARRY(U1L951_cout_0);

--U1L261 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23COUT1COUT1COUT1 at LC_X47_Y12_N7
--operation mode is arithmetic

U1L261_cout_1 = !U1L451 # !U1L551Q;
U1L261 = CARRY(U1L261_cout_1);


--U1L361Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24 at LC_X47_Y12_N8
--operation mode is arithmetic

U1L361Q_carry_eqn = (!U1L831 & U1L951) # (U1L831 & U1L261);
U1L361Q_lut_out = U1L361Q $ !U1L361Q_carry_eqn;
U1L361Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L361Q_lut_out);
U1L361Q_reg_input = U1L361Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L361Q = DFFEA(U1L361Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L761 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24COUT0COUT0COUT0 at LC_X47_Y12_N8
--operation mode is arithmetic

U1L761_cout_0 = U1L361Q & !U1L951;
U1L761 = CARRY(U1L761_cout_0);

--U1L071 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24COUT1COUT1COUT1 at LC_X47_Y12_N8
--operation mode is arithmetic

U1L071_cout_1 = U1L361Q & !U1L261;
U1L071 = CARRY(U1L071_cout_1);


--U1L171Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~25 at LC_X47_Y12_N9
--operation mode is arithmetic

U1L171Q_carry_eqn = (!U1L831 & U1L761) # (U1L831 & U1L071);
U1L171Q_lut_out = U1L171Q $ U1L171Q_carry_eqn;
U1L171Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L171Q_lut_out);
U1L171Q_reg_input = U1L171Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L171Q = DFFEA(U1L171Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L271 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~25COUT at LC_X47_Y12_N9
--operation mode is arithmetic

U1L271_carry_eqn = (!U1L831 & U1L761) # (U1L831 & U1L071);
U1L271 = CARRY(!U1L271_carry_eqn # !U1L171Q);


--U1L371Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26 at LC_X47_Y11_N0
--operation mode is arithmetic

U1L371Q_carry_eqn = U1L271;
U1L371Q_lut_out = U1L371Q $ !U1L371Q_carry_eqn;
U1L371Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L371Q_lut_out);
U1L371Q_reg_input = U1L371Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L371Q = DFFEA(U1L371Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L771 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26COUT0COUT0COUT0 at LC_X47_Y11_N0
--operation mode is arithmetic

U1L771_cout_0 = U1L371Q & VCC;
U1L771 = CARRY(U1L771_cout_0);

--U1L081 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26COUT1COUT1COUT1 at LC_X47_Y11_N0
--operation mode is arithmetic

U1L081_cout_1 = U1L371Q & GND;
U1L081 = CARRY(U1L081_cout_1);


--U1L181Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27 at LC_X47_Y11_N1
--operation mode is arithmetic

U1L181Q_carry_eqn = (!U1L271 & U1L771) # (U1L271 & U1L081);
U1L181Q_lut_out = U1L181Q $ U1L181Q_carry_eqn;
U1L181Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L181Q_lut_out);
U1L181Q_reg_input = U1L181Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L181Q = DFFEA(U1L181Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L581 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27COUT0COUT0COUT0 at LC_X47_Y11_N1
--operation mode is arithmetic

U1L581_cout_0 = !U1L771 # !U1L181Q;
U1L581 = CARRY(U1L581_cout_0);

--U1L881 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27COUT1COUT1COUT1 at LC_X47_Y11_N1
--operation mode is arithmetic

U1L881_cout_1 = !U1L081 # !U1L181Q;
U1L881 = CARRY(U1L881_cout_1);


--U1L981Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 at LC_X47_Y11_N2
--operation mode is arithmetic

U1L981Q_carry_eqn = (!U1L271 & U1L581) # (U1L271 & U1L881);
U1L981Q_lut_out = U1L981Q $ !U1L981Q_carry_eqn;
U1L981Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L981Q_lut_out);
U1L981Q_reg_input = U1L981Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L981Q = DFFEA(U1L981Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L391 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28COUT0COUT0COUT0 at LC_X47_Y11_N2
--operation mode is arithmetic

U1L391_cout_0 = U1L981Q & !U1L581;
U1L391 = CARRY(U1L391_cout_0);

--U1L691 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28COUT1COUT1COUT1 at LC_X47_Y11_N2
--operation mode is arithmetic

U1L691_cout_1 = U1L981Q & !U1L881;
U1L691 = CARRY(U1L691_cout_1);


--U1L791Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 at LC_X47_Y11_N3
--operation mode is arithmetic

U1L791Q_carry_eqn = (!U1L271 & U1L391) # (U1L271 & U1L691);
U1L791Q_lut_out = U1L791Q $ U1L791Q_carry_eqn;
U1L791Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L791Q_lut_out);
U1L791Q_reg_input = U1L791Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L791Q = DFFEA(U1L791Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L102 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29COUT0COUT0COUT0 at LC_X47_Y11_N3
--operation mode is arithmetic

U1L102_cout_0 = !U1L391 # !U1L791Q;
U1L102 = CARRY(U1L102_cout_0);

--U1L402 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29COUT1COUT1COUT1 at LC_X47_Y11_N3
--operation mode is arithmetic

U1L402_cout_1 = !U1L691 # !U1L791Q;
U1L402 = CARRY(U1L402_cout_1);


--U1L502Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 at LC_X47_Y11_N4
--operation mode is arithmetic

U1L502Q_carry_eqn = (!U1L271 & U1L102) # (U1L271 & U1L402);
U1L502Q_lut_out = U1L502Q $ !U1L502Q_carry_eqn;
U1L502Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L502Q_lut_out);
U1L502Q_reg_input = U1L502Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L502Q = DFFEA(U1L502Q_reg_input, GLOBAL(clk), VCC, , , );

--U1L602 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30COUT at LC_X47_Y11_N4
--operation mode is arithmetic

U1L602_carry_eqn = (!U1L271 & U1L102) # (U1L271 & U1L402);
U1L602 = CARRY(U1L502Q & !U1L602_carry_eqn);


--U1L702Q is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 at LC_X47_Y11_N5
--operation mode is normal

U1L702Q_carry_eqn = U1L602;
U1L702Q_lut_out = U1L702Q $ U1L702Q_carry_eqn;
U1L702Q_sload_eqn = (U1L754 & ~GND) # (!U1L754 & U1L702Q_lut_out);
U1L702Q_reg_input = U1L702Q_sload_eqn & !S1_wdt_timer_rst_sig;
U1L702Q = DFFEA(U1L702Q_reg_input, GLOBAL(clk), VCC, , , );


--J1L42Q is async_tx:transmitter|tx_o~reg0 at LC_X28_Y31_N1
--operation mode is normal

J1L42Q_lut_out = !J1_sreg[9];
J1L42Q = DFFEA(J1L42Q_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), J1L32, , );


--P1_led_bit is s_led:led_fault_state|io_led:led|led_bit at LC_X34_Y24_N4
--operation mode is normal

P1_led_bit_lut_out = E1_dat_o[0];
P1_led_bit = DFFEA(P1_led_bit_lut_out, GLOBAL(clk), GLOBAL(reset_n), P1L3, , );


--P3_led_bit is s_led:led_status_state|io_led:led|led_bit at LC_X33_Y24_N4
--operation mode is normal

P3_led_bit_lut_out = E3_dat_o[0];
P3_led_bit = DFFEA(P3_led_bit_lut_out, GLOBAL(clk), GLOBAL(reset_n), P3L3, , );


--P2_led_bit is s_led:led_power_state|io_led:led|led_bit at LC_X33_Y27_N2
--operation mode is normal

P2_led_bit_lut_out = E2_dat_o[0];
P2_led_bit = DFFEA(P2_led_bit_lut_out, GLOBAL(clk), GLOBAL(reset_n), P2L3, , );


--U2L802 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~33 at LC_X53_Y7_N8
--operation mode is normal

U2L802 = reset_n & U2L644 & !S1L31;


--U2L412 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~51 at LC_X53_Y8_N8
--operation mode is normal

U2L412 = U2L014 & reset_n & !S1L31;


--U2L312 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~48 at LC_X53_Y7_N6
--operation mode is normal

U2L312 = reset_n & U2L214 & !S1L31;


--U2L212 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~45 at LC_X54_Y7_N9
--operation mode is normal

U2L212 = reset_n & U2L024 & !S1L31;


--U2L112 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~42 at LC_X54_Y7_N7
--operation mode is normal

U2L112 = U2L824 & reset_n & !S1L31;


--U2L012 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~39 at LC_X54_Y7_N6
--operation mode is normal

U2L012 = reset_n & U2L634 & !S1L31;


--U2L902 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~36 at LC_X53_Y7_N9
--operation mode is normal

U2L902 = reset_n & U2L444 & !S1L31;


--S1L4 is s_watchdog:watchdog_timer|watchdog:wdt|i~250 at LC_X54_Y7_N8
--operation mode is normal

S1L4 = !U2L112 & !U2L012 & !U2L902 & !U2L212;


--U2L612 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~57 at LC_X53_Y8_N1
--operation mode is normal

U2L612 = reset_n & U2L493 & !S1L31;


--U2L512 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~54 at LC_X53_Y8_N5
--operation mode is normal

U2L512 = reset_n & U2L204 & !S1L31;


--S1L3 is s_watchdog:watchdog_timer|watchdog:wdt|i~244 at LC_X53_Y7_N3
--operation mode is normal

S1L3 = !U2L612 & !U2L512 & S1L4 & S1L5;


--U2L122 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~72 at LC_X53_Y8_N4
--operation mode is normal

U2L122 = U2L063 & reset_n & !S1L31;


--U2L022 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~69 at LC_X55_Y8_N5
--operation mode is normal

U2L022 = reset_n & U2L863 & !S1L31;


--U2L422 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~81 at LC_X53_Y8_N7
--operation mode is normal

U2L422 = U2L243 & reset_n & !S1L31;


--U2L322 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~78 at LC_X53_Y8_N2
--operation mode is normal

U2L322 = reset_n & U2L443 & !S1L31;


--U2L222 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~75 at LC_X53_Y8_N0
--operation mode is normal

U2L222 = U2L253 & reset_n & !S1L31;


--S1L9 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~484 at LC_X53_Y8_N3
--operation mode is normal

S1L9 = !U2L222 & !U2L422 & !U2L322;


--U2L722 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~90 at LC_X53_Y9_N0
--operation mode is normal

U2L722 = reset_n & U2L813 & !S1L31;


--U2L622 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~87 at LC_X53_Y9_N9
--operation mode is normal

U2L622 = reset_n & U2L623 & !S1L31;


--U2L332 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~108 at LC_X53_Y9_N8
--operation mode is normal

U2L332 = reset_n & U2L672 & !S1L31;


--U2L232 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~105 at LC_X55_Y9_N2
--operation mode is normal

U2L232 = U2L482 & !S1L31 & reset_n;


--U2L132 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~102 at LC_X53_Y9_N5
--operation mode is normal

U2L132 = reset_n & U2L292 & !S1L31;


--U2L032 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~99 at LC_X53_Y9_N7
--operation mode is normal

U2L032 = U2L003 & reset_n & !S1L31;


--S1L8 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~166 at LC_X53_Y9_N3
--operation mode is normal

S1L8 = !U2L232 & !U2L332 # !U2L032 # !U2L132;


--U2L922 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~96 at LC_X53_Y9_N6
--operation mode is normal

U2L922 = reset_n & U2L803 & !S1L31;


--U2L822 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~93 at LC_X53_Y9_N1
--operation mode is normal

U2L822 = U2L013 & reset_n & !S1L31;


--S1L6 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~148 at LC_X53_Y9_N4
--operation mode is normal

S1L6 = S1L11 & (!U2L922 & S1L8 # !U2L822);


--U2L522 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~84 at LC_X53_Y8_N9
--operation mode is normal

U2L522 = U2L433 & reset_n & !S1L31;


--S1L7 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~153 at LC_X53_Y7_N7
--operation mode is normal

S1L7 = S1L01 # S1L9 & (S1L6 # !U2L522);


--U2L912 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~66 at LC_X55_Y8_N6
--operation mode is normal

U2L912 = U2L673 & reset_n & !S1L31;


--U2L812 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~63 at LC_X55_Y8_N2
--operation mode is normal

U2L812 = U2L873 & reset_n & !S1L31;


--U2L712 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~60 at LC_X53_Y8_N6
--operation mode is normal

U2L712 = reset_n & U2L683 & !S1L31;


--S1L1 is s_watchdog:watchdog_timer|watchdog:wdt|i~31 at LC_X53_Y7_N4
--operation mode is normal

S1L1 = S1L3 & (S1L7 & S1L21 # !U2L712);


--S1L2 is s_watchdog:watchdog_timer|watchdog:wdt|i~35 at LC_X52_Y6_N4
--operation mode is normal

S1L2 = !S1L71 & (U2L802 # S1L1);


--J4L32Q is s_lvds_tx:lvds_sync|async_tx:lvds_tx|tx_o~reg0 at LC_X33_Y16_N7
--operation mode is normal

J4L32Q_lut_out = !J4_sreg[9];
J4L32Q = DFFEA(J4L32Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), J4L22, , );


--J2L32Q is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|tx_o~reg0 at LC_X32_Y13_N2
--operation mode is normal

J2L32Q_lut_out = !J2_sreg[9];
J2L32Q = DFFEA(J2L32Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), J2L22, , );


--J3L32Q is s_lvds_tx:lvds_spare|async_tx:lvds_tx|tx_o~reg0 at LC_X36_Y30_N6
--operation mode is normal

J3L32Q_lut_out = !J3_sreg[9];
J3L32Q = DFFEA(J3L32Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), J3L22, , );


--J1_sreg[9] is async_tx:transmitter|sreg[9] at LC_X30_Y31_N5
--operation mode is normal

J1_sreg[9]_lut_out = !J1L3 & (J1_txcount[9] & J1_sreg[8] # !J1_txcount[9] & J1_sreg[9]);
J1_sreg[9] = DFFEA(J1_sreg[9]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--B1L44Q is async_clk:aclock|txclk_o~reg0 at LC_X24_Y30_N6
--operation mode is normal

B1L44Q_lut_out = B1_tx_clock_txcount[1] & B1_tx_clock_txcount[2] & B1_tx_clock_txcount[0];
B1L44Q = DFFEA(B1L44Q_lut_out, GLOBAL(B1_rxclk), GLOBAL(reset_n), , , );


--J1_txcount[9] is async_tx:transmitter|txcount[9] at LC_X31_Y31_N7
--operation mode is normal

J1_txcount[9]_lut_out = J1_txcount[9] & (J1_txcount[8] # C1L32Q & C1L22Q) # !J1_txcount[9] & C1L32Q & C1L22Q;
J1_txcount[9] = DFFEA(J1_txcount[9]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--C1L22Q is async_mux:amux|out_o_stb~reg0 at LC_X31_Y31_N0
--operation mode is normal

C1L22Q_lut_out = H1L01Q & (C1L3 # !sel_vec[0]) # !H1L01Q & C1L3 & sel_vec[0];
C1L22Q = DFFEA(C1L22Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L32Q is async_mux:amux|out_o_we~reg0 at LC_X31_Y31_N5
--operation mode is normal

C1L32Q_lut_out = H1L01Q & (C1L1 # !sel_vec[0]) # !H1L01Q & sel_vec[0] & C1L1;
C1L32Q = DFFEA(C1L32Q_lut_out, GLOBAL(clk), VCC, , , );


--J1L32 is async_tx:transmitter|tx_o~0 at LC_X31_Y31_N1
--operation mode is normal

J1L32 = J1_txcount[9] & (!C1L22Q # !C1L32Q);


--E1_dat_o[0] is s_led:led_fault_state|dat_o[0] at LC_X34_Y24_N2
--operation mode is normal

E1_dat_o[0]_lut_out = !P1_led_bit;
E1_dat_o[0] = DFFEA(E1_dat_o[0]_lut_out, GLOBAL(clk), !GLOBAL(E1L5), E1L3, , );


--E1_stb is s_led:led_fault_state|stb at LC_X34_Y25_N3
--operation mode is normal

E1_stb_lut_out = E1L8Q # E1_stb & E1L11 # !E1L6Q;
E1_stb = DFFEA(E1_stb_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E1_we is s_led:led_fault_state|we at LC_X34_Y25_N6
--operation mode is normal

E1_we_lut_out = E1L8Q # E1L11 & E1_we;
E1_we = DFFEA(E1_we_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--P1L3 is s_led:led_fault_state|io_led:led|led_bit~0 at LC_X34_Y25_N9
--operation mode is normal

P1L3 = E1_stb & E1_we;


--E3_dat_o[0] is s_led:led_status_state|dat_o[0] at LC_X33_Y24_N2
--operation mode is normal

E3_dat_o[0]_lut_out = !P3_led_bit;
E3_dat_o[0] = DFFEA(E3_dat_o[0]_lut_out, GLOBAL(clk), !GLOBAL(E3L5), E3L3, , );


--E3_stb is s_led:led_status_state|stb at LC_X33_Y25_N7
--operation mode is normal

E3_stb_lut_out = E3L8Q # E3_stb & E3L11 # !E3L6Q;
E3_stb = DFFEA(E3_stb_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E3_we is s_led:led_status_state|we at LC_X33_Y25_N9
--operation mode is normal

E3_we_lut_out = E3L8Q # E3_we & E3L11;
E3_we = DFFEA(E3_we_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--P3L3 is s_led:led_status_state|io_led:led|led_bit~0 at LC_X33_Y25_N3
--operation mode is normal

P3L3 = E3_stb & E3_we;


--E2_dat_o[0] is s_led:led_power_state|dat_o[0] at LC_X33_Y27_N4
--operation mode is normal

E2_dat_o[0]_lut_out = !P2_led_bit;
E2_dat_o[0] = DFFEA(E2_dat_o[0]_lut_out, GLOBAL(clk), !GLOBAL(E2L5), E2L3, , );


--E2_stb is s_led:led_power_state|stb at LC_X33_Y28_N3
--operation mode is normal

E2_stb_lut_out = E2L8Q # E2L11 & E2_stb # !E2L6Q;
E2_stb = DFFEA(E2_stb_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--E2_we is s_led:led_power_state|we at LC_X33_Y28_N6
--operation mode is normal

E2_we_lut_out = E2L8Q # E2_we & E2L11;
E2_we = DFFEA(E2_we_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--P2L3 is s_led:led_power_state|io_led:led|led_bit~0 at LC_X33_Y28_N4
--operation mode is normal

P2L3 = E2_stb & E2_we;


--S1L31 is s_watchdog:watchdog_timer|watchdog:wdt|Mux_13~3 at LC_X53_Y12_N4
--operation mode is normal

S1L31 = LCELL(S1_wshbn_timer_rst_state[0] & (S1L31 # !S1_wshbn_timer_rst_state[1]));


--U1L032 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~99 at LC_X51_Y8_N1
--operation mode is normal

U1L032 = U1L042 & S1L71 & reset_n;


--U1L922 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~96 at LC_X52_Y8_N2
--operation mode is normal

U1L922 = U1L242 & S1L71 & reset_n;


--U1L822 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~93 at LC_X52_Y8_N4
--operation mode is normal

U1L822 = U1L052 & S1L71 & reset_n;


--U1L722 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~90 at LC_X51_Y8_N0
--operation mode is normal

U1L722 = S1L71 & U1L852 & reset_n;


--S1L81 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~368 at LC_X51_Y8_N3
--operation mode is normal

S1L81 = U1L822 # U1L722 # U1L032 # U1L922;


--U1L622 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~87 at LC_X50_Y8_N2
--operation mode is normal

U1L622 = U1L662 & S1L71 & reset_n;


--U1L522 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~84 at LC_X50_Y7_N8
--operation mode is normal

U1L522 = S1L71 & U1L672 & reset_n;


--U1L422 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~81 at LC_X50_Y7_N4
--operation mode is normal

U1L422 = reset_n & S1L71 & U1L482;


--U1L132 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~102 at LC_X51_Y8_N2
--operation mode is normal

U1L132 = U1L472 & S1L71 & reset_n;


--S1L91 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~369 at LC_X50_Y8_N4
--operation mode is normal

S1L91 = U1L622 # U1L522 # U1L422 # !U1L132;


--U1L232 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~105 at LC_X52_Y7_N6
--operation mode is normal

U1L232 = reset_n & U1L292 & S1L71;


--U1L332 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~108 at LC_X52_Y7_N7
--operation mode is normal

U1L332 = reset_n & U1L003 & S1L71;


--U1L432 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~111 at LC_X52_Y7_N2
--operation mode is normal

U1L432 = reset_n & U1L803 & S1L71;


--U1L532 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~114 at LC_X52_Y7_N5
--operation mode is normal

U1L532 = S1L71 & reset_n & U1L013;


--S1L02 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~371 at LC_X52_Y7_N8
--operation mode is normal

S1L02 = !U1L432 # !U1L532 # !U1L232 # !U1L332;


--U1L322 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~78 at LC_X50_Y7_N5
--operation mode is normal

U1L322 = S1L71 & U1L433 & reset_n;


--U1L632 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~117 at LC_X50_Y7_N2
--operation mode is normal

U1L632 = S1L71 & U1L813 & reset_n;


--U1L732 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~120 at LC_X50_Y7_N9
--operation mode is normal

U1L732 = S1L71 & U1L623 & reset_n;


--U1L832 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~123 at LC_X52_Y7_N3
--operation mode is normal

U1L832 = reset_n & U1L243 & S1L71;


--S1L12 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~372 at LC_X50_Y7_N6
--operation mode is normal

S1L12 = U1L322 # !U1L832 # !U1L732 # !U1L632;


--S1L72 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~384 at LC_X50_Y7_N7
--operation mode is normal

S1L72 = S1L81 # S1L02 # S1L91 # S1L12;


--U1L222 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~75 at LC_X50_Y6_N8
--operation mode is normal

U1L222 = S1L71 & U1L443 & reset_n;


--U1L122 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~72 at LC_X50_Y6_N5
--operation mode is normal

U1L122 = reset_n & S1L71 & U1L063;


--U1L022 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~69 at LC_X50_Y6_N2
--operation mode is normal

U1L022 = reset_n & S1L71 & U1L863;


--U1L932 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~126 at LC_X50_Y6_N6
--operation mode is normal

U1L932 = reset_n & S1L71 & U1L253;


--S1L22 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~374 at LC_X50_Y6_N4
--operation mode is normal

S1L22 = U1L222 # U1L122 # U1L022 # !U1L932;


--U1L912 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~66 at LC_X52_Y7_N9
--operation mode is normal

U1L912 = reset_n & U1L673 & S1L71;


--U1L812 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~63 at LC_X52_Y7_N1
--operation mode is normal

U1L812 = reset_n & U1L873 & S1L71;


--U1L712 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~60 at LC_X52_Y6_N5
--operation mode is normal

U1L712 = S1L71 & U1L683 & reset_n;


--U1L612 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~57 at LC_X52_Y6_N9
--operation mode is normal

U1L612 = S1L71 & reset_n & U1L493;


--S1L32 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~375 at LC_X52_Y6_N6
--operation mode is normal

S1L32 = U1L912 # U1L612 # U1L712 # U1L812;


--U1L512 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~54 at LC_X52_Y6_N2
--operation mode is normal

U1L512 = S1L71 & U1L204 & reset_n;


--U1L412 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~51 at LC_X52_Y6_N8
--operation mode is normal

U1L412 = reset_n & U1L014 & S1L71;


--U1L312 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~48 at LC_X52_Y6_N1
--operation mode is normal

U1L312 = S1L71 & U1L214 & reset_n;


--U1L212 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~45 at LC_X52_Y5_N2
--operation mode is normal

U1L212 = S1L71 & reset_n & U1L024;


--S1L42 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~377 at LC_X52_Y6_N3
--operation mode is normal

S1L42 = U1L412 # U1L212 # U1L312 # U1L512;


--U1L112 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~42 at LC_X51_Y5_N7
--operation mode is normal

U1L112 = S1L71 & reset_n & U1L824;


--U1L012 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~39 at LC_X51_Y5_N6
--operation mode is normal

U1L012 = reset_n & U1L634 & S1L71;


--U1L902 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~36 at LC_X51_Y5_N9
--operation mode is normal

U1L902 = S1L71 & reset_n & U1L444;


--U1L802 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~33 at LC_X52_Y5_N4
--operation mode is normal

U1L802 = S1L71 & reset_n & U1L644;


--S1L52 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~378 at LC_X51_Y5_N8
--operation mode is normal

S1L52 = U1L802 # U1L012 # U1L112 # U1L902;


--S1L82 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~385 at LC_X52_Y6_N7
--operation mode is normal

S1L82 = S1L52 # S1L32 # S1L42 # S1L22;


--S1L71 is s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~1 at LC_X52_Y7_N4
--operation mode is normal

S1L71 = LCELL(S1L72 # S1L82);


--J4_sreg[9] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[9] at LC_X33_Y15_N9
--operation mode is normal

J4_sreg[9]_lut_out = !F3_lvds_we & (J4_txcount[9] & J4_sreg[8] # !J4_txcount[9] & J4_sreg[9]);
J4_sreg[9] = DFFEA(J4_sreg[9]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4_txcount[9] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[9] at LC_X34_Y15_N5
--operation mode is normal

J4_txcount[9]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[8];
J4_txcount[9] = DFFEA(J4_txcount[9]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F3_lvds_we is s_lvds_tx:lvds_sync|lvds_we at LC_X34_Y15_N2
--operation mode is normal

F3_lvds_we_lut_out = !J4L2Q & F3_enabled & !J4L1Q;
F3_lvds_we = DFFEA(F3_lvds_we_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J4L22 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|tx_o~0 at LC_X33_Y16_N4
--operation mode is normal

J4L22 = !F3_lvds_we & J4_txcount[9];


--J2_sreg[9] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[9] at LC_X32_Y12_N9
--operation mode is normal

J2_sreg[9]_lut_out = !F1_lvds_we & (J2_txcount[9] & J2_sreg[8] # !J2_txcount[9] & J2_sreg[9]);
J2_sreg[9] = DFFEA(J2_sreg[9]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2_txcount[9] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[9] at LC_X34_Y13_N9
--operation mode is normal

J2_txcount[9]_lut_out = F1_lvds_we # J2_txcount[8] & J2_txcount[9];
J2_txcount[9] = DFFEA(J2_txcount[9]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F1_lvds_we is s_lvds_tx:lvds_cmd|lvds_we at LC_X34_Y13_N1
--operation mode is normal

F1_lvds_we_lut_out = F1_enabled & !J2L1Q & !J2L2Q;
F1_lvds_we = DFFEA(F1_lvds_we_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2L22 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|tx_o~0 at LC_X32_Y13_N4
--operation mode is normal

J2L22 = !F1_lvds_we & J2_txcount[9];


--J3_sreg[9] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[9] at LC_X36_Y30_N9
--operation mode is normal

J3_sreg[9]_lut_out = !F2_lvds_we & (J3_txcount[9] & J3_sreg[8] # !J3_txcount[9] & J3_sreg[9]);
J3_sreg[9] = DFFEA(J3_sreg[9]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3_txcount[9] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[9] at LC_X37_Y29_N4
--operation mode is normal

J3_txcount[9]_lut_out = F2_lvds_we # J3_txcount[8] & J3_txcount[9];
J3_txcount[9] = DFFEA(J3_txcount[9]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F2_lvds_we is s_lvds_tx:lvds_spare|lvds_we at LC_X37_Y29_N5
--operation mode is normal

F2_lvds_we_lut_out = F2_enabled & !J3L2Q & !J3L1Q;
F2_lvds_we = DFFEA(F2_lvds_we_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3L22 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|tx_o~0 at LC_X36_Y30_N4
--operation mode is normal

J3L22 = J3_txcount[9] & !F2_lvds_we;


--J1_sreg[8] is async_tx:transmitter|sreg[8] at LC_X30_Y33_N2
--operation mode is normal

J1_sreg[8]_lut_out = C1L22Q & (C1L32Q & C1L41Q # !C1L32Q & J1L4) # !C1L22Q & J1L4;
J1_sreg[8] = DFFEA(J1_sreg[8]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L3 is async_tx:transmitter|i~1 at LC_X31_Y31_N8
--operation mode is normal

J1L3 = C1L32Q & C1L22Q;


--B1_tx_clock_txcount[0] is async_clk:aclock|tx_clock_txcount[0] at LC_X24_Y30_N2
--operation mode is normal

B1_tx_clock_txcount[0]_lut_out = !B1_tx_clock_txcount[0];
B1_tx_clock_txcount[0] = DFFEA(B1_tx_clock_txcount[0]_lut_out, GLOBAL(B1_rxclk), GLOBAL(reset_n), , , );


--B1_tx_clock_txcount[1] is async_clk:aclock|tx_clock_txcount[1] at LC_X24_Y30_N4
--operation mode is normal

B1_tx_clock_txcount[1]_lut_out = B1_tx_clock_txcount[1] $ B1_tx_clock_txcount[0];
B1_tx_clock_txcount[1] = DFFEA(B1_tx_clock_txcount[1]_lut_out, GLOBAL(B1_rxclk), GLOBAL(reset_n), , , );


--B1_tx_clock_txcount[2] is async_clk:aclock|tx_clock_txcount[2] at LC_X24_Y30_N5
--operation mode is normal

B1_tx_clock_txcount[2]_lut_out = B1_tx_clock_txcount[2] $ (B1_tx_clock_txcount[1] & B1_tx_clock_txcount[0]);
B1_tx_clock_txcount[2] = DFFEA(B1_tx_clock_txcount[2]_lut_out, GLOBAL(B1_rxclk), GLOBAL(reset_n), , , );


--J1_txcount[8] is async_tx:transmitter|txcount[8] at LC_X31_Y31_N2
--operation mode is normal

J1_txcount[8]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[7] # !J1_txcount[9] & J1_txcount[8];
J1_txcount[8] = DFFEA(J1_txcount[8]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--D1_tx_strobe is s_idle:idle_state|tx_strobe at LC_X33_Y29_N8
--operation mode is normal

D1_tx_strobe_lut_out = G1L31Q # !J1L1Q & (D1_tx_strobe # D1L63);
D1_tx_strobe = DFFEA(D1_tx_strobe_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--sel_vec[1] is sel_vec[1] at LC_X34_Y30_N6
--operation mode is normal

sel_vec[1]_lut_out = A1L4Q # !reduce_or_80 & sel_vec[1] & A1L6Q;
sel_vec[1] = DFFEA(sel_vec[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--C1L4 is async_mux:amux|i~439 at LC_X33_Y31_N6
--operation mode is normal

C1L4 = sel_vec[1] & D1_tx_strobe;


--sel_vec[6] is sel_vec[6] at LC_X35_Y29_N5
--operation mode is normal

sel_vec[6]_lut_out = A1L64 # sel_vec[6] & A1L6Q & !reduce_or_80;
sel_vec[6] = DFFEA(sel_vec[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--sel_vec[7] is sel_vec[7] at LC_X35_Y29_N2
--operation mode is normal

sel_vec[7]_lut_out = A1L54 # sel_vec[7] & A1L6Q & !reduce_or_80;
sel_vec[7] = DFFEA(sel_vec[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--sel_vec[8] is sel_vec[8] at LC_X35_Y29_N3
--operation mode is normal

sel_vec[8]_lut_out = A1L44 # sel_vec[8] & A1L6Q & !reduce_or_80;
sel_vec[8] = DFFEA(sel_vec[8]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--C1L21 is async_mux:amux|i~870 at LC_X34_Y29_N4
--operation mode is normal

C1L21 = !sel_vec[8] & !sel_vec[7] & !sel_vec[6] & !sel_vec[1];


--sel_vec[2] is sel_vec[2] at LC_X35_Y28_N7
--operation mode is normal

sel_vec[2]_lut_out = A1L05 # !reduce_or_80 & A1L6Q & sel_vec[2];
sel_vec[2] = DFFEA(sel_vec[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--sel_vec[3] is sel_vec[3] at LC_X35_Y28_N5
--operation mode is normal

sel_vec[3]_lut_out = A1L94 # !reduce_or_80 & sel_vec[3] & A1L6Q;
sel_vec[3] = DFFEA(sel_vec[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--sel_vec[4] is sel_vec[4] at LC_X35_Y28_N1
--operation mode is normal

sel_vec[4]_lut_out = A1L84 # !reduce_or_80 & sel_vec[4] & A1L6Q;
sel_vec[4] = DFFEA(sel_vec[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--sel_vec[5] is sel_vec[5] at LC_X35_Y28_N9
--operation mode is normal

sel_vec[5]_lut_out = A1L74 # !reduce_or_80 & A1L6Q & sel_vec[5];
sel_vec[5] = DFFEA(sel_vec[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--C1L31 is async_mux:amux|i~875 at LC_X35_Y28_N8
--operation mode is normal

C1L31 = !sel_vec[2] & !sel_vec[3] & !sel_vec[4] & !sel_vec[5];


--H1L01Q is s_reset:reset_state|tx_we_o~reg0 at LC_X32_Y31_N4
--operation mode is normal

H1L01Q_lut_out = !J1L1Q & !H1_done & !J1L2Q;
H1L01Q = DFFEA(H1L01Q_lut_out, GLOBAL(clk), !GLOBAL(H1L2), , , );


--C1L3 is async_mux:amux|i~437 at LC_X32_Y31_N0
--operation mode is normal

C1L3 = C1L4 # H1L01Q & C1L21 & C1L31;


--sel_vec[0] is sel_vec[0] at LC_X34_Y30_N5
--operation mode is normal

sel_vec[0]_lut_out = A1L3Q & (sel_vec[0] # reduce_or_80 # !A1L6Q);
sel_vec[0] = DFFEA(sel_vec[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1L131Q is s_idle:idle_state|tx_we_o~reg0 at LC_X33_Y29_N4
--operation mode is normal

D1L131Q_lut_out = G1L31Q # !J1L1Q & (D1L63 # D1L131Q);
D1L131Q = DFFEA(D1L131Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--C1L2 is async_mux:amux|i~428 at LC_X33_Y30_N6
--operation mode is normal

C1L2 = sel_vec[1] & D1L131Q;


--C1L1 is async_mux:amux|i~427 at LC_X31_Y32_N6
--operation mode is normal

C1L1 = C1L2 # C1L31 & H1L01Q & C1L21;


--E1L5 is s_led:led_fault_state|i~1 at LC_X36_Y21_N6
--operation mode is normal

E1L5 = !sel_vec[4] # !reset_n;


--E1L7Q is s_led:led_fault_state|led_state~9 at LC_X34_Y25_N4
--operation mode is normal

E1L7Q_lut_out = !P1L1Q & E1L7Q # !E1L6Q;
E1L7Q = DFFEA(E1L7Q_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E1L3 is s_led:led_fault_state|dat_o[0]~0 at LC_X34_Y25_N7
--operation mode is normal

E1L3 = P1L1Q & E1L7Q;

--E1L8Q is s_led:led_fault_state|led_state~10 at LC_X34_Y25_N7
--operation mode is normal

E1L8Q = DFFEA(E1L3, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E1L01Q is s_led:led_fault_state|led_state~12 at LC_X34_Y25_N8
--operation mode is normal

E1L01Q_lut_out = E1L01Q # P1L1Q & E1L9Q;
E1L01Q = DFFEA(E1L01Q_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E1L9Q is s_led:led_fault_state|led_state~11 at LC_X34_Y25_N5
--operation mode is normal

E1L9Q_lut_out = E1L8Q # !P1L1Q & E1L9Q;
E1L9Q = DFFEA(E1L9Q_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E1L11 is s_led:led_fault_state|Select_49~23 at LC_X34_Y25_N2
--operation mode is normal

P1L1Q_qfbk = P1L1Q;
E1L11 = E1L01Q # !P1L1Q_qfbk & (E1L7Q # E1L9Q);

--P1L1Q is s_led:led_fault_state|io_led:led|ack_o~reg0 at LC_X34_Y25_N2
--operation mode is normal

P1L1Q_sload_eqn = (VCC & E1_stb) # (GND & E1L11);
P1L1Q = DFFEA(P1L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--E1L6Q is s_led:led_fault_state|led_state~8 at LC_X34_Y25_N1
--operation mode is normal

E1L6Q_lut_out = VCC;
E1L6Q = DFFEA(E1L6Q_lut_out, GLOBAL(clk), !GLOBAL(E1L5), , , );


--E3L5 is s_led:led_status_state|i~1 at LC_X43_Y25_N2
--operation mode is normal

E3L5 = !reset_n # !sel_vec[3];


--E3L7Q is s_led:led_status_state|led_state~9 at LC_X33_Y25_N5
--operation mode is normal

E3L7Q_lut_out = !P3L1Q & E3L7Q # !E3L6Q;
E3L7Q = DFFEA(E3L7Q_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E3L3 is s_led:led_status_state|dat_o[0]~0 at LC_X33_Y25_N6
--operation mode is normal

E3L3 = E3L7Q & P3L1Q;

--E3L8Q is s_led:led_status_state|led_state~10 at LC_X33_Y25_N6
--operation mode is normal

E3L8Q = DFFEA(E3L3, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E3L01Q is s_led:led_status_state|led_state~12 at LC_X33_Y25_N0
--operation mode is normal

E3L01Q_lut_out = E3L01Q # E3L9Q & P3L1Q;
E3L01Q = DFFEA(E3L01Q_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E3L9Q is s_led:led_status_state|led_state~11 at LC_X33_Y25_N2
--operation mode is normal

E3L9Q_lut_out = E3L8Q # E3L9Q & !P3L1Q;
E3L9Q = DFFEA(E3L9Q_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E3L11 is s_led:led_status_state|Select_49~23 at LC_X33_Y25_N1
--operation mode is normal

P3L1Q_qfbk = P3L1Q;
E3L11 = E3L01Q # !P3L1Q_qfbk & (E3L9Q # E3L7Q);

--P3L1Q is s_led:led_status_state|io_led:led|ack_o~reg0 at LC_X33_Y25_N1
--operation mode is normal

P3L1Q_sload_eqn = (VCC & E3_stb) # (GND & E3L11);
P3L1Q = DFFEA(P3L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--E3L6Q is s_led:led_status_state|led_state~8 at LC_X33_Y25_N4
--operation mode is normal

E3L6Q_lut_out = VCC;
E3L6Q = DFFEA(E3L6Q_lut_out, GLOBAL(clk), !GLOBAL(E3L5), , , );


--E2L5 is s_led:led_power_state|i~1 at LC_X42_Y26_N2
--operation mode is normal

E2L5 = !reset_n # !sel_vec[2];


--E2L7Q is s_led:led_power_state|led_state~9 at LC_X33_Y28_N9
--operation mode is normal

E2L7Q_lut_out = !P2L1Q & E2L7Q # !E2L6Q;
E2L7Q = DFFEA(E2L7Q_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--E2L3 is s_led:led_power_state|dat_o[0]~0 at LC_X33_Y28_N8
--operation mode is normal

E2L3 = P2L1Q & E2L7Q;

--E2L8Q is s_led:led_power_state|led_state~10 at LC_X33_Y28_N8
--operation mode is normal

E2L8Q = DFFEA(E2L3, GLOBAL(clk), !GLOBAL(E2L5), , , );


--E2L01Q is s_led:led_power_state|led_state~12 at LC_X33_Y28_N5
--operation mode is normal

E2L01Q_lut_out = E2L01Q # P2L1Q & E2L9Q;
E2L01Q = DFFEA(E2L01Q_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--E2L9Q is s_led:led_power_state|led_state~11 at LC_X33_Y28_N2
--operation mode is normal

E2L9Q_lut_out = E2L8Q # E2L9Q & !P2L1Q;
E2L9Q = DFFEA(E2L9Q_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--E2L11 is s_led:led_power_state|Select_49~23 at LC_X33_Y28_N7
--operation mode is normal

P2L1Q_qfbk = P2L1Q;
E2L11 = E2L01Q # !P2L1Q_qfbk & (E2L9Q # E2L7Q);

--P2L1Q is s_led:led_power_state|io_led:led|ack_o~reg0 at LC_X33_Y28_N7
--operation mode is normal

P2L1Q_sload_eqn = (VCC & E2_stb) # (GND & E2L11);
P2L1Q = DFFEA(P2L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--E2L6Q is s_led:led_power_state|led_state~8 at LC_X33_Y28_N1
--operation mode is normal

E2L6Q_lut_out = VCC;
E2L6Q = DFFEA(E2L6Q_lut_out, GLOBAL(clk), !GLOBAL(E2L5), , , );


--U2L432 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~111 at LC_X54_Y10_N3
--operation mode is normal

U2L432 = U2L472 & reset_n & !S1L31;


--U1L944 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~161 at LC_X46_Y13_N2
--operation mode is normal

U1L944 = !U1L16Q & !U1L35Q & !U1L73Q & !U1L54Q;


--U1L054 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~166 at LC_X47_Y14_N1
--operation mode is normal

U1L054 = !U1L97Q & !U1L96Q & !U1L78Q & !U1L17Q;


--U1L744 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~150 at LC_X47_Y14_N2
--operation mode is normal

U1L744 = !U1L3Q & !U1L91Q & !U1L11Q;


--U1L844 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~157 at LC_X47_Y14_N0
--operation mode is normal

U1L844 = !U1L53Q # !U1L72Q;


--U1L554 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~271 at LC_X47_Y14_N3
--operation mode is normal

U1L554 = U1L944 & U1L054 & (U1L844 # U1L744);


--U1L154 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~175 at LC_X48_Y12_N6
--operation mode is normal

U1L154 = !U1L501Q & !U1L301Q & !U1L59Q & !U1L311Q;


--U1L254 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~188 at LC_X48_Y12_N2
--operation mode is normal

U1L254 = !U1L931Q & !U1L731Q & !U1L921Q & !U1L121Q;


--U1L354 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~205 at LC_X48_Y12_N5
--operation mode is normal

U1L354 = !U1L551Q & !U1L741Q & !U1L171Q & !U1L361Q;


--U1L454 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~226 at LC_X47_Y11_N7
--operation mode is normal

U1L454 = !U1L791Q & !U1L371Q & !U1L181Q & !U1L981Q;


--U1L654 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_0~275 at LC_X48_Y12_N4
--operation mode is normal

U1L654 = U1L454 & U1L154 & U1L354 & U1L254;


--U1L754 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_1~1 at LC_X47_Y11_N8
--operation mode is normal

U1L754 = !U1L702Q & (U1L502Q # !U1L654 # !U1L554);


--J4_sreg[8] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[8] at LC_X33_Y15_N6
--operation mode is normal

J4_sreg[8]_lut_out = Q3_out_reg[0] & (J4L3 # F3_lvds_we) # !Q3_out_reg[0] & J4L3 & !F3_lvds_we;
J4_sreg[8] = DFFEA(J4_sreg[8]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4_txcount[8] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[8] at LC_X34_Y15_N9
--operation mode is normal

J4_txcount[8]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[7] # !J4_txcount[9] & J4_txcount[8];
J4_txcount[8] = DFFEA(J4_txcount[8]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F3_enabled is s_lvds_tx:lvds_sync|enabled at LC_X34_Y27_N6
--operation mode is normal

F3_enabled_lut_out = !F3_enabled;
F3_enabled = DFFEA(F3_enabled_lut_out, GLOBAL(sel_vec[7]), GLOBAL(reset_n), , , );


--J4L2Q is s_lvds_tx:lvds_sync|async_tx:lvds_tx|busy_o~reg0 at LC_X34_Y15_N3
--operation mode is normal

J4L2Q_lut_out = J4_txcount[9];
J4L2Q = DFFEA(J4L2Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[8] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[8] at LC_X32_Y12_N6
--operation mode is normal

J2_sreg[8]_lut_out = Q1_out_reg[0] & (J2L3 # F1_lvds_we) # !Q1_out_reg[0] & J2L3 & !F1_lvds_we;
J2_sreg[8] = DFFEA(J2_sreg[8]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2_txcount[8] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[8] at LC_X34_Y13_N3
--operation mode is normal

J2_txcount[8]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[7] # !J2_txcount[9] & J2_txcount[8];
J2_txcount[8] = DFFEA(J2_txcount[8]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F1_enabled is s_lvds_tx:lvds_cmd|enabled at LC_X34_Y27_N9
--operation mode is normal

F1_enabled_lut_out = !F1_enabled;
F1_enabled = DFFEA(F1_enabled_lut_out, GLOBAL(sel_vec[6]), GLOBAL(reset_n), , , );


--J2L2Q is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|busy_o~reg0 at LC_X34_Y13_N8
--operation mode is normal

J2L2Q_lut_out = J2_txcount[9];
J2L2Q = DFFEA(J2L2Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[8] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[8] at LC_X38_Y30_N0
--operation mode is normal

J3_sreg[8]_lut_out = Q2_out_reg[0] & (F2_lvds_we # J3L3) # !Q2_out_reg[0] & !F2_lvds_we & J3L3;
J3_sreg[8] = DFFEA(J3_sreg[8]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3_txcount[8] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[8] at LC_X37_Y29_N3
--operation mode is normal

J3_txcount[8]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[7] # !J3_txcount[9] & J3_txcount[8];
J3_txcount[8] = DFFEA(J3_txcount[8]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F2_enabled is s_lvds_tx:lvds_spare|enabled at LC_X36_Y29_N4
--operation mode is normal

F2_enabled_lut_out = !F2_enabled;
F2_enabled = DFFEA(F2_enabled_lut_out, GLOBAL(sel_vec[8]), GLOBAL(reset_n), , , );


--J3L2Q is s_lvds_tx:lvds_spare|async_tx:lvds_tx|busy_o~reg0 at LC_X37_Y29_N1
--operation mode is normal

J3L2Q_lut_out = J3_txcount[9];
J3L2Q = DFFEA(J3L2Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--C1L41Q is async_mux:amux|out_o_dat[0]~reg0 at LC_X30_Y33_N4
--operation mode is normal

C1L41Q_lut_out = C1L5 # D1L711Q & sel_vec[1] & sel_vec[0];
C1L41Q = DFFEA(C1L41Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[7] is async_tx:transmitter|sreg[7] at LC_X30_Y33_N8
--operation mode is normal

J1_sreg[7]_lut_out = C1L22Q & (C1L32Q & C1L51Q # !C1L32Q & J1L5) # !C1L22Q & J1L5;
J1_sreg[7] = DFFEA(J1_sreg[7]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L4 is async_tx:transmitter|i~217 at LC_X30_Y33_N1
--operation mode is normal

J1L4 = J1_sreg[7] & (J1_txcount[9] # J1_sreg[8]) # !J1_sreg[7] & !J1_txcount[9] & J1_sreg[8];


--B1L73 is async_clk:aclock|reduce_nor_20~4 at LC_X41_Y20_N8
--operation mode is normal

B1L73 = B1L9Q # B1L1Q # B1L71Q # B1L32Q;


--B1_reduce_nor_20 is async_clk:aclock|reduce_nor_20 at LC_X41_Y20_N9
--operation mode is normal

B1_reduce_nor_20 = !B1L53Q & !B1L72Q & !B1L73;

--B1_rxclk is async_clk:aclock|rxclk at LC_X41_Y20_N9
--operation mode is normal

B1_rxclk = DFFEA(B1_reduce_nor_20, GLOBAL(clk), VCC, reset_n, , );


--J1_txcount[7] is async_tx:transmitter|txcount[7] at LC_X31_Y31_N4
--operation mode is normal

J1_txcount[7]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[6] # !J1_txcount[9] & J1_txcount[7];
J1_txcount[7] = DFFEA(J1_txcount[7]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L31Q is async_rx:receiver|flag_o~reg0 at LC_X32_Y29_N2
--operation mode is normal

G1L31Q_lut_out = VCC;
G1L31Q = DFFEA(G1L31Q_lut_out, !GLOBAL(G1_rxcount[9]), G1_stb_sync, , , );


--D1_tx_done is s_idle:idle_state|tx_done at LC_X34_Y29_N3
--operation mode is normal

D1_tx_done_lut_out = D1_transmit_ptr[1] & D1_transmit_ptr[0];
D1_tx_done = DFFEA(D1_tx_done_lut_out, GLOBAL(J1L2Q), !D1L02, , , );


--D1L63 is s_idle:idle_state|i~538 at LC_X33_Y31_N2
--operation mode is normal

D1L63 = !J1L2Q & !D1_tx_done;


--D1L22 is s_idle:idle_state|i~28 at LC_X35_Y30_N8
--operation mode is normal

D1L22 = !sel_vec[1] # !reset_n;


--A1L4Q is cmd_state~9 at LC_X34_Y30_N3
--operation mode is normal

A1L4Q_lut_out = A1L34 # A1L53 # reduce_or_80 & A1L6Q;
A1L4Q = DFFEA(A1L4Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--A1L6Q is cmd_state~11 at LC_X35_Y30_N9
--operation mode is normal

A1L6Q_lut_out = A1L5Q & (!reduce_or_80 & A1L6Q # !A1L83) # !A1L5Q & !reduce_or_80 & A1L6Q;
A1L6Q = DFFEA(A1L6Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1_done is s_idle:idle_state|done at LC_X33_Y30_N5
--operation mode is normal

D1_done_lut_out = VCC;
D1_done = DFFEA(D1_done_lut_out, GLOBAL(clk), !GLOBAL(D1L22), D1L53, , );


--H1_done is s_reset:reset_state|done at LC_X31_Y33_N5
--operation mode is normal

H1_done_lut_out = H1_tx_word_pos[2] & H1_tx_word_pos[3] & H1_tx_word_pos[0] & H1_tx_word_pos[1];
H1_done = DFFEA(H1_done_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--K1L1Q is s_watchdog:watchdog_timer|done_o~reg0 at LC_X35_Y27_N2
--operation mode is normal

K1L1Q_lut_out = VCC;
K1L1Q = DFFEA(K1L1Q_lut_out, GLOBAL(clk), !K1L2, K1L01Q, , );


--F3L1Q is s_lvds_tx:lvds_sync|done_o~reg0 at LC_X34_Y28_N9
--operation mode is normal

F3L1Q_lut_out = sel_vec[7];
F3L1Q = DFFEA(F3L1Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--F2L1Q is s_lvds_tx:lvds_spare|done_o~reg0 at LC_X36_Y29_N2
--operation mode is normal

F2L1Q_lut_out = sel_vec[8];
F2L1Q = DFFEA(F2L1Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--A1L93 is Select_115~150 at LC_X34_Y28_N8
--operation mode is normal

F1L1Q_qfbk = F1L1Q;
A1L93 = !K1L1Q & !F2L1Q & !F1L1Q_qfbk & !F3L1Q;

--F1L1Q is s_lvds_tx:lvds_cmd|done_o~reg0 at LC_X34_Y28_N8
--operation mode is normal

F1L1Q_sload_eqn = (VCC & sel_vec[6]) # (GND & A1L93);
F1L1Q = DFFEA(F1L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--E2L4Q is s_led:led_power_state|done_o~reg0 at LC_X34_Y28_N6
--operation mode is normal

E2L4Q_lut_out = VCC;
E2L4Q = DFFEA(E2L4Q_lut_out, GLOBAL(clk), !GLOBAL(E2L5), E2L01Q, , );


--E3L4Q is s_led:led_status_state|done_o~reg0 at LC_X33_Y25_N8
--operation mode is normal

E3L4Q_lut_out = VCC;
E3L4Q = DFFEA(E3L4Q_lut_out, GLOBAL(clk), !GLOBAL(E3L5), E3L01Q, , );


--E1L4Q is s_led:led_fault_state|done_o~reg0 at LC_X34_Y25_N0
--operation mode is normal

E1L4Q_lut_out = VCC;
E1L4Q = DFFEA(E1L4Q_lut_out, GLOBAL(clk), !GLOBAL(E1L5), E1L01Q, , );


--A1L04 is Select_115~155 at LC_X34_Y28_N2
--operation mode is normal

A1L04 = !E3L4Q & !E1L4Q & !E2L4Q;


--reduce_or_80 is reduce_or_80 at LC_X34_Y29_N5
--operation mode is normal

reduce_or_80 = H1_done # D1_done # !A1L04 # !A1L93;


--A1L5Q is cmd_state~10 at LC_X34_Y30_N7
--operation mode is normal

A1L5Q_lut_out = D1_done & !H1_done & A1L4Q & A1L73;
A1L5Q = DFFEA(A1L5Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1L41Q is s_idle:idle_state|cmd2_o[4]~reg0 at LC_X35_Y31_N3
--operation mode is normal

D1L41Q_lut_out = D1L901 # D1L41Q & (!D1L14 # !D1L44Q);
D1L41Q = DFFEA(D1L41Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L51Q is s_idle:idle_state|cmd2_o[5]~reg0 at LC_X36_Y31_N0
--operation mode is normal

D1L51Q_lut_out = D1L801 # D1L51Q & (!D1L44Q # !D1L14);
D1L51Q = DFFEA(D1L51Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L61Q is s_idle:idle_state|cmd2_o[6]~reg0 at LC_X36_Y31_N7
--operation mode is normal

D1L61Q_lut_out = D1L701 # D1L61Q & (!D1L44Q # !D1L14);
D1L61Q = DFFEA(D1L61Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L71Q is s_idle:idle_state|cmd2_o[7]~reg0 at LC_X36_Y31_N3
--operation mode is normal

D1L71Q_lut_out = D1L301 # D1L71Q & (!D1L44Q # !D1L14);
D1L71Q = DFFEA(D1L71Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--A1L21 is reduce_nor_39~6 at LC_X36_Y31_N1
--operation mode is normal

A1L21 = !D1L61Q & D1L41Q & !D1L71Q & D1L51Q;


--D1L11Q is s_idle:idle_state|cmd2_o[1]~reg0 at LC_X36_Y32_N4
--operation mode is normal

D1L11Q_lut_out = D1L211 # D1L11Q & (!D1L44Q # !D1L14);
D1L11Q = DFFEA(D1L11Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L21Q is s_idle:idle_state|cmd2_o[2]~reg0 at LC_X36_Y32_N1
--operation mode is normal

D1L21Q_lut_out = D1L111 # D1L21Q & (!D1L44Q # !D1L14);
D1L21Q = DFFEA(D1L21Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L31Q is s_idle:idle_state|cmd2_o[3]~reg0 at LC_X36_Y32_N7
--operation mode is normal

D1L31Q_lut_out = D1L011 # D1L31Q & (!D1L44Q # !D1L14);
D1L31Q = DFFEA(D1L31Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--A1L11 is reduce_nor_39~0 at LC_X36_Y32_N0
--operation mode is normal

A1L11 = !D1L31Q & A1L21 & !D1L21Q & !D1L11Q;


--D1L01Q is s_idle:idle_state|cmd2_o[0]~reg0 at LC_X35_Y31_N4
--operation mode is normal

D1L01Q_lut_out = D1L311 # D1L01Q & (!D1L14 # !D1L44Q);
D1L01Q = DFFEA(D1L01Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L7Q is s_idle:idle_state|cmd1_o[6]~reg0 at LC_X35_Y30_N4
--operation mode is normal

D1L7Q_lut_out = G1_data[6];
D1L7Q = DFFEA(D1L7Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--D1L6Q is s_idle:idle_state|cmd1_o[5]~reg0 at LC_X35_Y30_N1
--operation mode is normal

D1L6Q_lut_out = G1_data[5];
D1L6Q = DFFEA(D1L6Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--D1L9Q is s_idle:idle_state|cmd1_o[7]~reg0 at LC_X35_Y30_N6
--operation mode is normal

D1L9Q_lut_out = G1_data[7];
D1L9Q = DFFEA(D1L9Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--A1L81 is reduce_nor_62~12 at LC_X35_Y30_N2
--operation mode is normal

D1L3Q_qfbk = D1L3Q;
A1L81 = D1L7Q & !D1L6Q & D1L3Q_qfbk & !D1L9Q;

--D1L3Q is s_idle:idle_state|cmd1_o[2]~reg0 at LC_X35_Y30_N2
--operation mode is normal

D1L3Q_sload_eqn = (VCC & G1_data[2]) # (GND & A1L81);
D1L3Q = DFFEA(D1L3Q_sload_eqn, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--A1L31 is reduce_nor_52~9 at LC_X35_Y30_N3
--operation mode is normal

D1L1Q_qfbk = D1L1Q;
A1L31 = !D1L1Q_qfbk & !D1L2Q;

--D1L1Q is s_idle:idle_state|cmd1_o[0]~reg0 at LC_X35_Y30_N3
--operation mode is normal

D1L1Q_sload_eqn = (VCC & G1_data[0]) # (GND & A1L31);
D1L1Q = DFFEA(D1L1Q_sload_eqn, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--reduce_nor_62 is reduce_nor_62 at LC_X35_Y29_N7
--operation mode is normal

D1L4Q_qfbk = D1L4Q;
reduce_nor_62 = D1L4Q_qfbk # !D1L5Q # !A1L31 # !A1L81;

--D1L4Q is s_idle:idle_state|cmd1_o[3]~reg0 at LC_X35_Y29_N7
--operation mode is normal

D1L4Q_sload_eqn = (VCC & G1_data[3]) # (GND & reduce_nor_62);
D1L4Q = DFFEA(D1L4Q_sload_eqn, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--A1L64 is Select_123~2 at LC_X35_Y29_N8
--operation mode is normal

A1L64 = A1L5Q & !D1L01Q & A1L11 & !reduce_nor_62;


--A1L54 is Select_121~2 at LC_X35_Y29_N1
--operation mode is normal

A1L54 = A1L5Q & D1L01Q & A1L11 & !reduce_nor_62;


--A1L44 is Select_119~4 at LC_X35_Y28_N3
--operation mode is normal

A1L44 = !reduce_nor_62 & !A1L11 & A1L5Q;


--A1L41 is reduce_nor_52~17 at LC_X35_Y29_N4
--operation mode is normal

A1L41 = D1L5Q # !D1L4Q # !A1L31 # !A1L81;


--A1L05 is Select_131~2 at LC_X35_Y28_N2
--operation mode is normal

A1L05 = !A1L41 & !D1L01Q & A1L11 & A1L5Q;


--A1L94 is Select_129~2 at LC_X35_Y28_N6
--operation mode is normal

A1L94 = !A1L41 & D1L01Q & A1L11 & A1L5Q;


--A1L84 is Select_127~4 at LC_X35_Y28_N4
--operation mode is normal

A1L84 = !A1L41 & !A1L11 & A1L5Q;


--A1L91 is reduce_nor_62~20 at LC_X35_Y29_N0
--operation mode is normal

D1L5Q_qfbk = D1L5Q;
A1L91 = !D1L4Q & D1L5Q_qfbk;

--D1L5Q is s_idle:idle_state|cmd1_o[4]~reg0 at LC_X35_Y29_N0
--operation mode is normal

D1L5Q_sload_eqn = (VCC & G1_data[4]) # (GND & A1L91);
D1L5Q = DFFEA(D1L5Q_sload_eqn, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--A1L51 is reduce_nor_58~10 at LC_X35_Y30_N5
--operation mode is normal

A1L51 = !D1L1Q # !D1L2Q;


--A1L74 is Select_125~2 at LC_X35_Y29_N9
--operation mode is normal

A1L74 = A1L81 & !A1L51 & A1L91 & A1L5Q;


--H1L2 is s_reset:reset_state|i~1 at LC_X36_Y30_N7
--operation mode is normal

H1L2 = sel_vec[0] # !reset_n;


--A1L3Q is cmd_state~8 at LC_X34_Y28_N3
--operation mode is normal

A1L3Q_lut_out = A1L3Q # A1L04 & A1L14 & A1L93;
A1L3Q = DFFEA(A1L3Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--K1_we is s_watchdog:watchdog_timer|we at LC_X35_Y26_N6
--operation mode is normal

K1_we_lut_out = K1L8Q # K1_we & (K1L3 # K1L01Q);
K1_we = DFFEA(K1_we_lut_out, GLOBAL(clk), !K1L2, , , );


--K1_stb is s_watchdog:watchdog_timer|stb at LC_X35_Y26_N5
--operation mode is normal

K1_stb_lut_out = K1L4 # K1_stb & (K1L3 # K1L01Q);
K1_stb = DFFEA(K1_stb_lut_out, GLOBAL(clk), !K1L2, , , );


--T1L1 is s_watchdog:watchdog_timer|watchdog:wdt|slave_ctrl:watchdog_slave_ctrl|i~68 at LC_X35_Y26_N8
--operation mode is normal

T1L1 = K1_stb & K1_we;


--A1L22 is rtl~12 at LC_X35_Y27_N6
--operation mode is normal

S1_wshbn_timer_rst_state[0]_qfbk = S1_wshbn_timer_rst_state[0];
A1L22 = LCELL(!S1_wshbn_timer_rst_state[1] & !S1_wshbn_timer_rst_state[0]_qfbk & (T1L1 # A1L22));

--S1_wshbn_timer_rst_state[0] is s_watchdog:watchdog_timer|watchdog:wdt|wshbn_timer_rst_state[0] at LC_X35_Y27_N6
--operation mode is normal

S1_wshbn_timer_rst_state[0] = DFFEA(A1L22, GLOBAL(clk), GLOBAL(reset_n), , , );


--S1L51 is s_watchdog:watchdog_timer|watchdog:wdt|Mux_14~5 at LC_X35_Y27_N4
--operation mode is normal

S1_wshbn_timer_rst_state[1]_qfbk = S1_wshbn_timer_rst_state[1];
S1L51 = LCELL(T1L1 & (S1_wshbn_timer_rst_state[1]_qfbk $ S1_wshbn_timer_rst_state[0]) # !T1L1 & !S1_wshbn_timer_rst_state[1]_qfbk & (S1L51 # S1_wshbn_timer_rst_state[0]));

--S1_wshbn_timer_rst_state[1] is s_watchdog:watchdog_timer|watchdog:wdt|wshbn_timer_rst_state[1] at LC_X35_Y27_N4
--operation mode is normal

S1_wshbn_timer_rst_state[1] = DFFEA(S1L51, GLOBAL(clk), GLOBAL(reset_n), , , );


--U2L532 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~114 at LC_X54_Y10_N2
--operation mode is normal

U2L532 = U2L662 & reset_n & !S1L31;


--S1_wdt_timer_rst_sig is s_watchdog:watchdog_timer|watchdog:wdt|wdt_timer_rst_sig at LC_X50_Y9_N2
--operation mode is normal

S1_wdt_timer_rst_sig = !reset_n # !S1L71;


--Q3_out_reg[0] is s_lvds_tx:lvds_sync|prand:random|out_reg[0] at LC_X32_Y15_N4
--operation mode is normal

Q3_out_reg[0]_lut_out = Q3_out_reg[7] $ Q3_out_reg[5] $ Q3_out_reg[3] $ !Q3_out_reg[4];
Q3_out_reg[0] = DFFEA(Q3_out_reg[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--J4_sreg[7] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[7] at LC_X33_Y15_N2
--operation mode is normal

J4_sreg[7]_lut_out = Q3_out_reg[1] & (J4L4 # F3_lvds_we) # !Q3_out_reg[1] & J4L4 & !F3_lvds_we;
J4_sreg[7] = DFFEA(J4_sreg[7]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L3 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~169 at LC_X33_Y15_N5
--operation mode is normal

J4L3 = J4_sreg[7] & (J4_sreg[8] # J4_txcount[9]) # !J4_sreg[7] & J4_sreg[8] & !J4_txcount[9];


--J4_txcount[7] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[7] at LC_X34_Y15_N1
--operation mode is normal

J4_txcount[7]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[6] # !J4_txcount[9] & J4_txcount[7];
J4_txcount[7] = DFFEA(J4_txcount[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q1_out_reg[0] is s_lvds_tx:lvds_cmd|prand:random|out_reg[0] at LC_X33_Y12_N5
--operation mode is normal

Q1_out_reg[0]_lut_out = Q1_out_reg[4] $ Q1_out_reg[3] $ Q1_out_reg[7] $ !Q1_out_reg[5];
Q1_out_reg[0] = DFFEA(Q1_out_reg[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--J2_sreg[7] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[7] at LC_X32_Y12_N2
--operation mode is normal

J2_sreg[7]_lut_out = Q1_out_reg[1] & (J2L4 # F1_lvds_we) # !Q1_out_reg[1] & J2L4 & !F1_lvds_we;
J2_sreg[7] = DFFEA(J2_sreg[7]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L3 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~169 at LC_X32_Y12_N7
--operation mode is normal

J2L3 = J2_sreg[7] & (J2_sreg[8] # J2_txcount[9]) # !J2_sreg[7] & J2_sreg[8] & !J2_txcount[9];


--J2_txcount[7] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[7] at LC_X34_Y13_N0
--operation mode is normal

J2_txcount[7]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[6] # !J2_txcount[9] & J2_txcount[7];
J2_txcount[7] = DFFEA(J2_txcount[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q2_out_reg[0] is s_lvds_tx:lvds_spare|prand:random|out_reg[0] at LC_X37_Y30_N5
--operation mode is normal

Q2_out_reg[0]_lut_out = Q2_out_reg[4] $ Q2_out_reg[5] $ Q2_out_reg[3] $ !Q2_out_reg[7];
Q2_out_reg[0] = DFFEA(Q2_out_reg[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--J3_sreg[7] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[7] at LC_X38_Y30_N6
--operation mode is normal

J3_sreg[7]_lut_out = J3L4 & (Q2_out_reg[1] # !F2_lvds_we) # !J3L4 & F2_lvds_we & Q2_out_reg[1];
J3_sreg[7] = DFFEA(J3_sreg[7]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L3 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~169 at LC_X38_Y30_N3
--operation mode is normal

J3L3 = J3_sreg[8] & (J3_sreg[7] # !J3_txcount[9]) # !J3_sreg[8] & J3_txcount[9] & J3_sreg[7];


--J3_txcount[7] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[7] at LC_X37_Y29_N6
--operation mode is normal

J3_txcount[7]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[6] # !J3_txcount[9] & J3_txcount[7];
J3_txcount[7] = DFFEA(J3_txcount[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--H1L3Q is s_reset:reset_state|tx_data_o[0]~reg0 at LC_X31_Y33_N4
--operation mode is normal

H1L3Q_lut_out = H1_tx_word_pos[2] & (H1_tx_word_pos[1] $ (!H1_tx_word_pos[3] & H1_tx_word_pos[0])) # !H1_tx_word_pos[2] & !H1_tx_word_pos[3] & (!H1_tx_word_pos[1] # !H1_tx_word_pos[0]);
H1L3Q = DFFEA(H1L3Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L5 is async_mux:amux|i~453 at LC_X31_Y33_N1
--operation mode is normal

C1L5 = H1L3Q & (C1L31 & C1L21 # !sel_vec[0]);


--D1L711Q is s_idle:idle_state|tx_data_o[0]~reg0 at LC_X32_Y33_N5
--operation mode is normal

D1L711Q_lut_out = G1_data[0] & (D1_tx_done # !D1_transmit_ptr[0]) # !G1_data[0] & !D1_tx_done & !D1_transmit_ptr[0];
D1L711Q = DFFEA(D1L711Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L51Q is async_mux:amux|out_o_dat[1]~reg0 at LC_X30_Y33_N9
--operation mode is normal

C1L51Q_lut_out = C1L6 # D1L811Q & sel_vec[1] & sel_vec[0];
C1L51Q = DFFEA(C1L51Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[6] is async_tx:transmitter|sreg[6] at LC_X30_Y33_N5
--operation mode is normal

J1_sreg[6]_lut_out = C1L22Q & (C1L32Q & C1L61Q # !C1L32Q & J1L6) # !C1L22Q & J1L6;
J1_sreg[6] = DFFEA(J1_sreg[6]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L5 is async_tx:transmitter|i~227 at LC_X30_Y33_N3
--operation mode is normal

J1L5 = J1_sreg[7] & (J1_sreg[6] # !J1_txcount[9]) # !J1_sreg[7] & J1_sreg[6] & J1_txcount[9];


--J1_txcount[6] is async_tx:transmitter|txcount[6] at LC_X31_Y31_N6
--operation mode is normal

J1_txcount[6]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[5] # !J1_txcount[9] & J1_txcount[6];
J1_txcount[6] = DFFEA(J1_txcount[6]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1_rxcount[9] is async_rx:receiver|rxcount[9] at LC_X30_Y30_N4
--operation mode is normal

G1_rxcount[9]_lut_out = G1_rxcount[9] & (G1_rxcount[8] # !G1_rxclock[7]) # !G1_rxcount[9] & G1_rxbit;
G1_rxcount[9] = DFFEA(G1_rxcount[9]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_stb_sync is async_rx:receiver|stb_sync at LC_X31_Y29_N5
--operation mode is normal

G1_stb_sync_lut_out = !D1L75Q;
G1_stb_sync = DFFEA(G1_stb_sync_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--D1_transmit_ptr[0] is s_idle:idle_state|transmit_ptr[0] at LC_X31_Y32_N2
--operation mode is normal

D1_transmit_ptr[0]_lut_out = D1_transmit_ptr[1] # !D1_transmit_ptr[0];
D1_transmit_ptr[0] = DFFEA(D1_transmit_ptr[0]_lut_out, GLOBAL(J1L2Q), !D1_error, , D1L62, VCC);


--D1_transmit_ptr[1] is s_idle:idle_state|transmit_ptr[1] at LC_X34_Y29_N8
--operation mode is normal

D1_transmit_ptr[1]_lut_out = D1_transmit_ptr[1] # D1_transmit_ptr[0];
D1_transmit_ptr[1] = DFFEA(D1_transmit_ptr[1]_lut_out, GLOBAL(J1L2Q), !D1L02, , , );


--D1_error is s_idle:idle_state|error at LC_X33_Y31_N5
--operation mode is normal

D1_error_lut_out = D1L55 # D1_error & (!D1L14 # !D1L401);
D1_error = DFFEA(D1_error_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L02 is s_idle:idle_state|i~0 at LC_X33_Y29_N5
--operation mode is normal

D1L02 = D1_error # !sel_vec[1] # !reset_n;


--A1L73 is Select_115~138 at LC_X34_Y28_N5
--operation mode is normal

A1L73 = A1L93 & !E2L4Q & !E1L4Q & !E3L4Q;


--A1L53 is Select_115~3 at LC_X34_Y30_N2
--operation mode is normal

A1L53 = A1L4Q & (H1_done # !A1L73 # !D1_done);


--A1L14 is Select_115~167 at LC_X34_Y29_N6
--operation mode is normal

A1L14 = H1_done & !D1_done;


--A1L63 is Select_115~4 at LC_X34_Y29_N7
--operation mode is normal

A1L63 = !A1L3Q & A1L04 & A1L93 & A1L14;


--A1L24 is Select_115~170 at LC_X35_Y30_N0
--operation mode is normal

D1L2Q_qfbk = D1L2Q;
A1L24 = D1L1Q $ D1L2Q_qfbk # !A1L91 # !A1L81;

--D1L2Q is s_idle:idle_state|cmd1_o[1]~reg0 at LC_X35_Y30_N0
--operation mode is normal

D1L2Q_sload_eqn = (VCC & G1_data[1]) # (GND & A1L24);
D1L2Q = DFFEA(D1L2Q_sload_eqn, GLOBAL(clk), !GLOBAL(D1L22), D1L8, , );


--A1L34 is Select_115~183 at LC_X34_Y30_N1
--operation mode is normal

A1L34 = A1L63 # A1L5Q & A1L41 & A1L24;


--A1L71 is reduce_nor_62~8 at LC_X35_Y29_N6
--operation mode is normal

A1L71 = A1L81 & !D1L4Q & D1L5Q;


--A1L83 is Select_115~139 at LC_X35_Y30_N7
--operation mode is normal

A1L83 = A1L41 & (D1L2Q $ D1L1Q # !A1L71);


--D1L64Q is s_idle:idle_state|rx_state~10 at LC_X33_Y32_N6
--operation mode is normal

D1L64Q_lut_out = D1L64Q # D1L76 & D1_rx_newdata;
D1L64Q = DFFEA(D1L64Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L53 is s_idle:idle_state|i~503 at LC_X33_Y31_N1
--operation mode is normal

J1L1Q_qfbk = J1L1Q;
D1L53 = D1L64Q & !D1_tx_strobe & !J1L1Q_qfbk & !J1L2Q;

--J1L1Q is async_tx:transmitter|ack_o~reg0 at LC_X33_Y31_N1
--operation mode is normal

J1L1Q_sload_eqn = (VCC & C1L22Q) # (GND & D1L53);
J1L1Q = DFFEA(J1L1Q_sload_eqn, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--H1_tx_word_pos[1] is s_reset:reset_state|tx_word_pos[1] at LC_X29_Y33_N2
--operation mode is normal

H1_tx_word_pos[1]_lut_out = H1_tx_word_pos[0] & (H1_tx_word_pos[2] & H1_tx_word_pos[3] # !H1_tx_word_pos[1]) # !H1_tx_word_pos[0] & H1_tx_word_pos[1];
H1_tx_word_pos[1] = DFFEA(H1_tx_word_pos[1]_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--H1_tx_word_pos[2] is s_reset:reset_state|tx_word_pos[2] at LC_X29_Y33_N8
--operation mode is normal

H1_tx_word_pos[2]_lut_out = H1_tx_word_pos[2] & (H1_tx_word_pos[3] # !H1_tx_word_pos[1] # !H1_tx_word_pos[0]) # !H1_tx_word_pos[2] & H1_tx_word_pos[0] & H1_tx_word_pos[1];
H1_tx_word_pos[2] = DFFEA(H1_tx_word_pos[2]_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--H1_tx_word_pos[3] is s_reset:reset_state|tx_word_pos[3] at LC_X29_Y33_N6
--operation mode is normal

H1_tx_word_pos[3]_lut_out = H1_tx_word_pos[3] # H1_tx_word_pos[2] & H1_tx_word_pos[0] & H1_tx_word_pos[1];
H1_tx_word_pos[3] = DFFEA(H1_tx_word_pos[3]_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--H1_tx_word_pos[0] is s_reset:reset_state|tx_word_pos[0] at LC_X29_Y33_N4
--operation mode is normal

H1_tx_word_pos[0]_lut_out = H1_tx_word_pos[2] & H1_tx_word_pos[3] & H1_tx_word_pos[1] # !H1_tx_word_pos[0];
H1_tx_word_pos[0] = DFFEA(H1_tx_word_pos[0]_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--K1L2 is s_watchdog:watchdog_timer|i~2 at LC_X35_Y27_N8
--operation mode is normal

K1L2 = !sel_vec[5] # !reset_n;


--K1L01Q is s_watchdog:watchdog_timer|wdt_state~12 at LC_X35_Y26_N9
--operation mode is normal

K1L01Q_lut_out = K1L01Q # K1L9Q & K1_we & K1_stb;
K1L01Q = DFFEA(K1L01Q_lut_out, GLOBAL(clk), !K1L2, , , );


--D1_rx_newdata is s_idle:idle_state|rx_newdata at LC_X33_Y29_N6
--operation mode is normal

D1_rx_newdata_lut_out = VCC;
D1_rx_newdata = DFFEA(D1_rx_newdata_lut_out, GLOBAL(G1L31Q), !D1L12, , , );


--D1L03 is s_idle:idle_state|i~421 at LC_X35_Y31_N1
--operation mode is normal

D1L03 = G1_data[4] & (D1L41Q # D1_rx_newdata) # !G1_data[4] & D1L41Q & !D1_rx_newdata;


--D1L45Q is s_idle:idle_state|rx_state~18 at LC_X34_Y30_N4
--operation mode is normal

D1L45Q_lut_out = D1L52 # G1_data[0] & G1_data[2] & D1L29;
D1L45Q = DFFEA(D1L45Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L94Q is s_idle:idle_state|rx_state~13 at LC_X33_Y30_N4
--operation mode is normal

D1L94Q_lut_out = D1L94Q & (D1L29 & D1L39 # !D1_rx_newdata) # !D1L94Q & D1L29 & D1L39;
D1L94Q = DFFEA(D1L94Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L05Q is s_idle:idle_state|rx_state~14 at LC_X35_Y32_N2
--operation mode is normal

D1L05Q_lut_out = D1L42 # D1L59 & D1L99 & D1L8;
D1L05Q = DFFEA(D1L05Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L501 is s_idle:idle_state|Select_626~200 at LC_X35_Y32_N8
--operation mode is normal

D1L501 = !D1L94Q & !D1L05Q;


--D1L25Q is s_idle:idle_state|rx_state~16 at LC_X34_Y32_N6
--operation mode is normal

D1L25Q_lut_out = D1_rx_newdata & D1L89 & D1L54Q # !D1_rx_newdata & D1L25Q;
D1L25Q = DFFEA(D1L25Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L84Q is s_idle:idle_state|rx_state~12 at LC_X35_Y32_N3
--operation mode is normal

D1L84Q_lut_out = D1L32 # D1L59 & D1L67 & D1L8;
D1L84Q = DFFEA(D1L84Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L15Q is s_idle:idle_state|rx_state~15 at LC_X34_Y31_N8
--operation mode is normal

D1L15Q_lut_out = D1L69 # D1L15Q & !D1_rx_newdata;
D1L15Q = DFFEA(D1L15Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L35Q is s_idle:idle_state|rx_state~17 at LC_X34_Y30_N9
--operation mode is normal

D1L35Q_lut_out = D1L101 & (D1L29 # !D1_rx_newdata & D1L35Q) # !D1L101 & !D1_rx_newdata & D1L35Q;
D1L35Q = DFFEA(D1L35Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L601 is s_idle:idle_state|Select_626~201 at LC_X34_Y32_N1
--operation mode is normal

D1L601 = !D1L84Q & !D1L35Q & !D1L15Q & !D1L25Q;


--D1L901 is s_idle:idle_state|Select_632~20 at LC_X35_Y31_N2
--operation mode is normal

D1L901 = D1L03 & (D1L45Q # !D1L501 # !D1L601);


--D1L74Q is s_idle:idle_state|rx_state~11 at LC_X34_Y31_N3
--operation mode is normal

D1L74Q_lut_out = D1L07 & (D1_rx_newdata # D1L74Q & !D1L65) # !D1L07 & D1L74Q & !D1L65;
D1L74Q = DFFEA(D1L74Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L54Q is s_idle:idle_state|rx_state~9 at LC_X33_Y30_N9
--operation mode is normal

D1L54Q_lut_out = D1_tx_done & (!D1_rx_newdata & D1L54Q # !D1L44Q) # !D1_tx_done & !D1_rx_newdata & D1L54Q;
D1L54Q = DFFEA(D1L54Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L14 is s_idle:idle_state|reduce_or_625~2 at LC_X33_Y31_N8
--operation mode is normal

D1L14 = !D1L64Q & !D1L54Q & !D1L74Q;


--D1L44Q is s_idle:idle_state|rx_state~8 at LC_X34_Y31_N5
--operation mode is normal

D1L44Q_lut_out = D1L65 & !D1L74Q & (D1L44Q # D1_tx_done) # !D1L65 & (D1L44Q # D1_tx_done);
D1L44Q = DFFEA(D1L44Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L92 is s_idle:idle_state|i~418 at LC_X36_Y31_N8
--operation mode is normal

D1L92 = D1L51Q & (G1_data[5] # !D1_rx_newdata) # !D1L51Q & G1_data[5] & D1_rx_newdata;


--D1L801 is s_idle:idle_state|Select_630~20 at LC_X36_Y31_N9
--operation mode is normal

D1L801 = D1L92 & (D1L45Q # !D1L501 # !D1L601);


--D1L82 is s_idle:idle_state|i~415 at LC_X36_Y31_N5
--operation mode is normal

D1L82 = G1_data[6] & (D1L61Q # D1_rx_newdata) # !G1_data[6] & D1L61Q & !D1_rx_newdata;


--D1L701 is s_idle:idle_state|Select_628~20 at LC_X36_Y31_N6
--operation mode is normal

D1L701 = D1L82 & (D1L45Q # !D1L501 # !D1L601);


--D1L72 is s_idle:idle_state|i~412 at LC_X36_Y31_N2
--operation mode is normal

D1L72 = D1L71Q & (G1_data[7] # !D1_rx_newdata) # !D1L71Q & G1_data[7] & D1_rx_newdata;


--D1L301 is s_idle:idle_state|Select_626~20 at LC_X36_Y31_N4
--operation mode is normal

D1L301 = D1L72 & (D1L45Q # !D1L501 # !D1L601);


--D1L33 is s_idle:idle_state|i~430 at LC_X36_Y32_N2
--operation mode is normal

D1L33 = G1_data[1] & (D1_rx_newdata # D1L11Q) # !G1_data[1] & !D1_rx_newdata & D1L11Q;


--D1L211 is s_idle:idle_state|Select_638~20 at LC_X36_Y32_N3
--operation mode is normal

D1L211 = D1L33 & (D1L45Q # !D1L601 # !D1L501);


--D1L23 is s_idle:idle_state|i~427 at LC_X36_Y32_N8
--operation mode is normal

D1L23 = D1_rx_newdata & G1_data[2] # !D1_rx_newdata & D1L21Q;


--D1L111 is s_idle:idle_state|Select_636~20 at LC_X36_Y32_N9
--operation mode is normal

D1L111 = D1L23 & (D1L45Q # !D1L601 # !D1L501);


--D1L13 is s_idle:idle_state|i~424 at LC_X36_Y32_N5
--operation mode is normal

D1L13 = D1L31Q & (G1_data[3] # !D1_rx_newdata) # !D1L31Q & D1_rx_newdata & G1_data[3];


--D1L011 is s_idle:idle_state|Select_634~20 at LC_X36_Y32_N6
--operation mode is normal

D1L011 = D1L13 & (D1L45Q # !D1L601 # !D1L501);


--D1L43 is s_idle:idle_state|i~433 at LC_X35_Y31_N5
--operation mode is normal

D1L43 = G1_data[0] & (D1L01Q # D1_rx_newdata) # !G1_data[0] & D1L01Q & !D1_rx_newdata;


--D1L311 is s_idle:idle_state|Select_640~20 at LC_X35_Y31_N6
--operation mode is normal

D1L311 = D1L43 & (D1L45Q # !D1L501 # !D1L601);


--D1L8 is s_idle:idle_state|cmd1_o[7]~183 at LC_X34_Y29_N2
--operation mode is normal

D1L8 = D1L54Q & D1_rx_newdata;


--K1L8Q is s_watchdog:watchdog_timer|wdt_state~10 at LC_X35_Y26_N1
--operation mode is normal

K1L8Q_lut_out = K1_stb & K1L7Q & K1_we;
K1L8Q = DFFEA(K1L8Q_lut_out, GLOBAL(clk), !K1L2, , , );


--K1L7Q is s_watchdog:watchdog_timer|wdt_state~9 at LC_X35_Y26_N7
--operation mode is normal

K1L7Q_lut_out = K1L7Q & (!K1_stb # !K1_we) # !K1L6Q;
K1L7Q = DFFEA(K1L7Q_lut_out, GLOBAL(clk), !K1L2, , , );


--K1L9Q is s_watchdog:watchdog_timer|wdt_state~11 at LC_X35_Y26_N4
--operation mode is normal

K1L9Q_lut_out = K1L8Q # K1L9Q & (!K1_we # !K1_stb);
K1L9Q = DFFEA(K1L9Q_lut_out, GLOBAL(clk), !K1L2, , , );


--K1L3 is s_watchdog:watchdog_timer|Select_108~24 at LC_X35_Y26_N3
--operation mode is normal

K1L3 = K1L9Q & (!K1_we # !K1_stb) # !K1L9Q & K1L7Q & (!K1_we # !K1_stb);


--K1L6Q is s_watchdog:watchdog_timer|wdt_state~8 at LC_X35_Y26_N0
--operation mode is normal

K1L6Q_lut_out = VCC;
K1L6Q = DFFEA(K1L6Q_lut_out, GLOBAL(clk), !K1L2, , , );


--K1L4 is s_watchdog:watchdog_timer|Select_108~112 at LC_X35_Y26_N2
--operation mode is normal

K1L4 = K1L8Q # !K1L6Q;


--U2L632 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~117 at LC_X54_Y10_N0
--operation mode is normal

U2L632 = reset_n & U2L852 & !S1L31;


--Q3_out_reg[3] is s_lvds_tx:lvds_sync|prand:random|out_reg[3] at LC_X33_Y15_N8
--operation mode is normal

Q3_out_reg[3]_lut_out = Q3_out_reg[2];
Q3_out_reg[3] = DFFEA(Q3_out_reg[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--Q3_out_reg[4] is s_lvds_tx:lvds_sync|prand:random|out_reg[4] at LC_X32_Y15_N9
--operation mode is normal

Q3_out_reg[4]_lut_out = Q3_out_reg[3];
Q3_out_reg[4] = DFFEA(Q3_out_reg[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--Q3_out_reg[5] is s_lvds_tx:lvds_sync|prand:random|out_reg[5] at LC_X32_Y15_N0
--operation mode is normal

Q3_out_reg[5]_lut_out = Q3_out_reg[4];
Q3_out_reg[5] = DFFEA(Q3_out_reg[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--Q3_out_reg[7] is s_lvds_tx:lvds_sync|prand:random|out_reg[7] at LC_X32_Y15_N7
--operation mode is normal

Q3_out_reg[7]_lut_out = Q3_out_reg[6];
Q3_out_reg[7] = DFFEA(Q3_out_reg[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--F3L4 is s_lvds_tx:lvds_sync|rnd_clk~8 at LC_X34_Y15_N7
--operation mode is normal

J4L1Q_qfbk = J4L1Q;
F3L4 = F3_lvds_we & J4L1Q_qfbk & F3_enabled;

--J4L1Q is s_lvds_tx:lvds_sync|async_tx:lvds_tx|ack_o~reg0 at LC_X34_Y15_N7
--operation mode is normal

J4L1Q_sload_eqn = (VCC & F3_lvds_we) # (GND & F3L4);
J4L1Q = DFFEA(J4L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q3_out_reg[1] is s_lvds_tx:lvds_sync|prand:random|out_reg[1] at LC_X33_Y15_N4
--operation mode is normal

Q3_out_reg[1]_lut_out = Q3_out_reg[0];
Q3_out_reg[1] = DFFEA(Q3_out_reg[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--J4_sreg[6] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[6] at LC_X33_Y15_N7
--operation mode is normal

J4_sreg[6]_lut_out = Q3_out_reg[2] & (J4L5 # F3_lvds_we) # !Q3_out_reg[2] & J4L5 & !F3_lvds_we;
J4_sreg[6] = DFFEA(J4_sreg[6]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L4 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~179 at LC_X33_Y15_N1
--operation mode is normal

J4L4 = J4_sreg[7] & (J4_sreg[6] # !J4_txcount[9]) # !J4_sreg[7] & J4_sreg[6] & J4_txcount[9];


--J4_txcount[6] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[6] at LC_X34_Y15_N4
--operation mode is normal

J4_txcount[6]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[5] # !J4_txcount[9] & J4_txcount[6];
J4_txcount[6] = DFFEA(J4_txcount[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q1_out_reg[3] is s_lvds_tx:lvds_cmd|prand:random|out_reg[3] at LC_X32_Y12_N4
--operation mode is normal

Q1_out_reg[3]_lut_out = Q1_out_reg[2];
Q1_out_reg[3] = DFFEA(Q1_out_reg[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--Q1_out_reg[4] is s_lvds_tx:lvds_cmd|prand:random|out_reg[4] at LC_X34_Y12_N3
--operation mode is normal

Q1_out_reg[4]_lut_out = Q1_out_reg[3];
Q1_out_reg[4] = DFFEA(Q1_out_reg[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--Q1_out_reg[5] is s_lvds_tx:lvds_cmd|prand:random|out_reg[5] at LC_X33_Y12_N0
--operation mode is normal

Q1_out_reg[5]_lut_out = Q1_out_reg[4];
Q1_out_reg[5] = DFFEA(Q1_out_reg[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--Q1_out_reg[7] is s_lvds_tx:lvds_cmd|prand:random|out_reg[7] at LC_X33_Y12_N1
--operation mode is normal

Q1_out_reg[7]_lut_out = Q1_out_reg[6];
Q1_out_reg[7] = DFFEA(Q1_out_reg[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--F1L4 is s_lvds_tx:lvds_cmd|rnd_clk~8 at LC_X34_Y13_N6
--operation mode is normal

J2L1Q_qfbk = J2L1Q;
F1L4 = F1_lvds_we & J2L1Q_qfbk & F1_enabled;

--J2L1Q is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|ack_o~reg0 at LC_X34_Y13_N6
--operation mode is normal

J2L1Q_sload_eqn = (VCC & F1_lvds_we) # (GND & F1L4);
J2L1Q = DFFEA(J2L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q1_out_reg[1] is s_lvds_tx:lvds_cmd|prand:random|out_reg[1] at LC_X32_Y12_N8
--operation mode is normal

Q1_out_reg[1]_lut_out = Q1_out_reg[0];
Q1_out_reg[1] = DFFEA(Q1_out_reg[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--J2_sreg[6] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[6] at LC_X32_Y12_N5
--operation mode is normal

J2_sreg[6]_lut_out = Q1_out_reg[2] & (J2L5 # F1_lvds_we) # !Q1_out_reg[2] & J2L5 & !F1_lvds_we;
J2_sreg[6] = DFFEA(J2_sreg[6]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L4 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~179 at LC_X32_Y12_N1
--operation mode is normal

J2L4 = J2_sreg[7] & (J2_sreg[6] # !J2_txcount[9]) # !J2_sreg[7] & J2_sreg[6] & J2_txcount[9];


--J2_txcount[6] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[6] at LC_X34_Y13_N7
--operation mode is normal

J2_txcount[6]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[5] # !J2_txcount[9] & J2_txcount[6];
J2_txcount[6] = DFFEA(J2_txcount[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q2_out_reg[3] is s_lvds_tx:lvds_spare|prand:random|out_reg[3] at LC_X38_Y29_N8
--operation mode is normal

Q2_out_reg[3]_lut_out = Q2_out_reg[2];
Q2_out_reg[3] = DFFEA(Q2_out_reg[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--Q2_out_reg[4] is s_lvds_tx:lvds_spare|prand:random|out_reg[4] at LC_X37_Y29_N8
--operation mode is normal

Q2_out_reg[4]_lut_out = Q2_out_reg[3];
Q2_out_reg[4] = DFFEA(Q2_out_reg[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--Q2_out_reg[5] is s_lvds_tx:lvds_spare|prand:random|out_reg[5] at LC_X37_Y30_N1
--operation mode is normal

Q2_out_reg[5]_lut_out = Q2_out_reg[4];
Q2_out_reg[5] = DFFEA(Q2_out_reg[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--Q2_out_reg[7] is s_lvds_tx:lvds_spare|prand:random|out_reg[7] at LC_X37_Y30_N8
--operation mode is normal

Q2_out_reg[7]_lut_out = Q2_out_reg[6];
Q2_out_reg[7] = DFFEA(Q2_out_reg[7]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--F2L4 is s_lvds_tx:lvds_spare|rnd_clk~8 at LC_X37_Y29_N2
--operation mode is normal

J3L1Q_qfbk = J3L1Q;
F2L4 = F2_lvds_we & J3L1Q_qfbk & F2_enabled;

--J3L1Q is s_lvds_tx:lvds_spare|async_tx:lvds_tx|ack_o~reg0 at LC_X37_Y29_N2
--operation mode is normal

J3L1Q_sload_eqn = (VCC & F2_lvds_we) # (GND & F2L4);
J3L1Q = DFFEA(J3L1Q_sload_eqn, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q2_out_reg[1] is s_lvds_tx:lvds_spare|prand:random|out_reg[1] at LC_X38_Y30_N9
--operation mode is normal

Q2_out_reg[1]_lut_out = Q2_out_reg[0];
Q2_out_reg[1] = DFFEA(Q2_out_reg[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--J3_sreg[6] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[6] at LC_X38_Y30_N2
--operation mode is normal

J3_sreg[6]_lut_out = J3L5 & (Q2_out_reg[2] # !F2_lvds_we) # !J3L5 & F2_lvds_we & Q2_out_reg[2];
J3_sreg[6] = DFFEA(J3_sreg[6]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L4 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~179 at LC_X38_Y30_N7
--operation mode is normal

J3L4 = J3_sreg[6] & (J3_txcount[9] # J3_sreg[7]) # !J3_sreg[6] & !J3_txcount[9] & J3_sreg[7];


--J3_txcount[6] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[6] at LC_X37_Y29_N7
--operation mode is normal

J3_txcount[6]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[5] # !J3_txcount[9] & J3_txcount[6];
J3_txcount[6] = DFFEA(J3_txcount[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--H1L4Q is s_reset:reset_state|tx_data_o[1]~reg0 at LC_X31_Y33_N0
--operation mode is normal

H1L4Q_lut_out = H1_tx_word_pos[0] & (H1_tx_word_pos[2] # H1_tx_word_pos[1]) # !H1_tx_word_pos[0] & (H1_tx_word_pos[3] & (H1_tx_word_pos[1] # !H1_tx_word_pos[2]) # !H1_tx_word_pos[3] & !H1_tx_word_pos[1]);
H1L4Q = DFFEA(H1L4Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L6 is async_mux:amux|i~460 at LC_X31_Y33_N3
--operation mode is normal

C1L6 = !H1L4Q & (C1L31 & C1L21 # !sel_vec[0]);


--D1L811Q is s_idle:idle_state|tx_data_o[1]~reg0 at LC_X31_Y32_N5
--operation mode is normal

D1L811Q_lut_out = G1_data[1] & (D1_transmit_ptr[0] # D1_tx_done) # !G1_data[1] & D1_transmit_ptr[0] & !D1_tx_done;
D1L811Q = DFFEA(D1L811Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L61Q is async_mux:amux|out_o_dat[2]~reg0 at LC_X30_Y33_N0
--operation mode is normal

C1L61Q_lut_out = C1L7 # D1L911Q & sel_vec[1] & sel_vec[0];
C1L61Q = DFFEA(C1L61Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[5] is async_tx:transmitter|sreg[5] at LC_X30_Y31_N3
--operation mode is normal

J1_sreg[5]_lut_out = C1L32Q & (C1L22Q & C1L71Q # !C1L22Q & J1L7) # !C1L32Q & J1L7;
J1_sreg[5] = DFFEA(J1_sreg[5]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L6 is async_tx:transmitter|i~237 at LC_X30_Y33_N7
--operation mode is normal

J1L6 = J1_txcount[9] & J1_sreg[5] # !J1_txcount[9] & J1_sreg[6];


--J1_txcount[5] is async_tx:transmitter|txcount[5] at LC_X31_Y31_N9
--operation mode is normal

J1_txcount[5]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[4] # !J1_txcount[9] & J1_txcount[5];
J1_txcount[5] = DFFEA(J1_txcount[5]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1_rxcount[8] is async_rx:receiver|rxcount[8] at LC_X30_Y30_N0
--operation mode is normal

G1_rxcount[8]_lut_out = G1L41 # G1L21 & G1_rxcount[7] # !G1L21 & G1_rxcount[8];
G1_rxcount[8] = DFFEA(G1_rxcount[8]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_rxbit is async_rx:receiver|rxbit at LC_X29_Y31_N3
--operation mode is normal

G1_rxbit_lut_out = G1_sreg[0] & (G1_sreg[1] # G1_sreg[2]) # !G1_sreg[0] & G1_sreg[1] & G1_sreg[2];
G1_rxbit = DFFEA(G1_rxbit_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_rxclock[7] is async_rx:receiver|rxclock[7] at LC_X31_Y30_N3
--operation mode is normal

G1_rxclock[7]_lut_out = G1_rxclock[7] & !G1_rxbit & !G1_rxcount[9] # !G1_rxclock[7] & G1_rxclock[6] & G1_rxcount[9];
G1_rxclock[7] = DFFEA(G1_rxclock[7]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--B1L93Q is async_clk:aclock|rxclk_o~reg0 at LC_X43_Y37_N2
--operation mode is normal

B1L93Q_lut_out = B1_reduce_nor_20;
B1L93Q = DFFEA(B1L93Q_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1L75Q is s_idle:idle_state|rx_stb_o~reg0 at LC_X31_Y29_N4
--operation mode is normal

D1L75Q_lut_out = G1L31Q & !G1L1Q;
D1L75Q = DFFEA(D1L75Q_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L62 is s_idle:idle_state|i~142 at LC_X31_Y32_N9
--operation mode is normal

D1L62 = !D1_error & (!reset_n # !sel_vec[1]);


--D1L55 is s_idle:idle_state|rx_state~31 at LC_X33_Y31_N4
--operation mode is normal

J1L2Q_qfbk = J1L2Q;
D1L55 = D1L74Q & !J1L1Q & !J1L2Q_qfbk & !D1_tx_strobe;

--J1L2Q is async_tx:transmitter|busy_o~reg0 at LC_X33_Y31_N4
--operation mode is normal

J1L2Q_sload_eqn = (VCC & J1_txcount[9]) # (GND & D1L55);
J1L2Q = DFFEA(J1L2Q_sload_eqn, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--D1L401 is s_idle:idle_state|Select_626~191 at LC_X33_Y31_N0
--operation mode is normal

D1L401 = !D1L05Q & !D1L45Q & !D1L94Q & D1L601;


--D1L06 is s_idle:idle_state|Select_595~510 at LC_X32_Y32_N7
--operation mode is normal

G1_data[5]_qfbk = G1_data[5];
D1L06 = G1_data[4] & !G1_data[3] & G1_data[5]_qfbk & !G1_data[7];

--G1_data[5] is async_rx:receiver|data[5] at LC_X32_Y32_N7
--operation mode is normal

G1_data[5]_sload_eqn = (VCC & G1_rxdata[7]) # (GND & D1L06);
G1_data[5] = DFFEA(G1_data[5]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L47 is s_idle:idle_state|Select_596~1336 at LC_X34_Y33_N2
--operation mode is normal

D1L47 = !G1_data[0] & !G1_data[2];


--D1L04 is s_idle:idle_state|reduce_nor_273~0 at LC_X34_Y32_N7
--operation mode is normal

D1L04 = G1_data[6] # !G1_data[1] # !D1L47 # !D1L06;


--D1L36 is s_idle:idle_state|Select_595~513 at LC_X34_Y32_N5
--operation mode is normal

D1L36 = !D1L15Q & !D1L35Q;


--D1L39 is s_idle:idle_state|Select_598~14 at LC_X33_Y30_N7
--operation mode is normal

D1L39 = G1_data[0] & !G1_data[2];


--D1L26 is s_idle:idle_state|Select_595~512 at LC_X32_Y32_N3
--operation mode is normal

G1_data[4]_qfbk = G1_data[4];
D1L26 = G1_data[4]_qfbk & !G1_data[3];

--G1_data[4] is async_rx:receiver|data[4] at LC_X32_Y32_N3
--operation mode is normal

G1_data[4]_sload_eqn = (VCC & G1_rxdata[6]) # (GND & D1L26);
G1_data[4] = DFFEA(G1_data[4]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L16 is s_idle:idle_state|Select_595~511 at LC_X32_Y32_N4
--operation mode is normal

G1_data[7]_qfbk = G1_data[7];
D1L16 = G1_data[5] & !G1_data[6] & !G1_data[7]_qfbk & D1L26;

--G1_data[7] is async_rx:receiver|data[7] at LC_X32_Y32_N4
--operation mode is normal

G1_data[7]_sload_eqn = (VCC & G1_rxdata[9]) # (GND & D1L16);
G1_data[7] = DFFEA(G1_data[7]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L93 is s_idle:idle_state|reduce_nor_264~26 at LC_X33_Y32_N1
--operation mode is normal

D1L93 = !G1_data[2] & D1L06 & !G1_data[6] & !G1_data[0];


--D1L37 is s_idle:idle_state|Select_596~1335 at LC_X33_Y32_N7
--operation mode is normal

D1L37 = G1_data[1] # !D1L93 & (!D1L16 # !D1L39);


--D1L46 is s_idle:idle_state|Select_595~551 at LC_X33_Y32_N8
--operation mode is normal

D1L46 = D1L37 & !D1L04 & !D1L36 # !D1L37 & (D1L45Q # !D1L36);


--D1L95 is s_idle:idle_state|Select_595~292 at LC_X33_Y32_N2
--operation mode is normal

D1L95 = D1L05Q # D1L39 & G1_data[1] & D1L35Q;


--D1L49 is s_idle:idle_state|Select_598~17 at LC_X32_Y32_N9
--operation mode is normal

G1_data[6]_qfbk = G1_data[6];
D1L49 = !G1_data[5] & G1_data[6]_qfbk & !G1_data[7];

--G1_data[6] is async_rx:receiver|data[6] at LC_X32_Y32_N9
--operation mode is normal

G1_data[6]_sload_eqn = (VCC & G1_rxdata[8]) # (GND & D1L49);
G1_data[6] = DFFEA(G1_data[6]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L99 is s_idle:idle_state|Select_601~14 at LC_X35_Y32_N6
--operation mode is normal

D1L99 = !G1_data[7] & !G1_data[5] & G1_data[6] & G1_data[1];


--D1L001 is s_idle:idle_state|Select_601~17 at LC_X35_Y33_N2
--operation mode is normal

D1L001 = !G1_data[4] & !G1_data[0];


--D1L56 is s_idle:idle_state|Select_595~556 at LC_X33_Y32_N3
--operation mode is normal

D1L56 = D1L95 & (D1L16 # D1L94Q & !D1L58) # !D1L95 & D1L94Q & !D1L58;


--D1L73 is s_idle:idle_state|reduce_nor_139~21 at LC_X33_Y30_N0
--operation mode is normal

D1L73 = D1L83 & G1_data[1] & D1L49 & G1_data[4];


--D1L85 is s_idle:idle_state|Select_595~32 at LC_X33_Y32_N0
--operation mode is normal

D1L85 = D1L54Q & (G1_data[2] & D1L73 # !D1L09);


--D1L89 is s_idle:idle_state|Select_601~13 at LC_X35_Y32_N7
--operation mode is normal

D1L89 = D1L001 & !G1_data[3] & G1_data[2] & D1L99;


--D1L79 is s_idle:idle_state|Select_600~12 at LC_X35_Y31_N7
--operation mode is normal

D1L79 = G1_data[4] & !G1_data[3] & !G1_data[0];


--D1L57 is s_idle:idle_state|Select_596~1337 at LC_X35_Y32_N0
--operation mode is normal

D1L57 = G1_data[2] & !D1L73 # !G1_data[2] & (!D1L99 # !D1L79);


--D1L66 is s_idle:idle_state|Select_595~563 at LC_X34_Y32_N4
--operation mode is normal

D1L66 = D1L57 & D1L89 & D1L25Q # !D1L57 & (D1L84Q # D1L25Q);


--D1L76 is s_idle:idle_state|Select_595~572 at LC_X33_Y32_N5
--operation mode is normal

D1L76 = D1L56 # D1L85 # D1L66 # D1L46;


--G1_rxdata[6] is async_rx:receiver|rxdata[6] at LC_X32_Y32_N2
--operation mode is normal

G1_rxdata[6]_lut_out = G1_rxdata[7];
G1_rxdata[6] = DFFEA(G1_rxdata[6]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1L11 is async_rx:receiver|data[7]~1 at LC_X30_Y30_N2
--operation mode is normal

G1L11 = G1_rxcount[9] & !G1_rxcount[8] & G1_rxclock[7];


--D1_rx_newdata_clr is s_idle:idle_state|rx_newdata_clr at LC_X33_Y30_N3
--operation mode is normal

D1_rx_newdata_clr_lut_out = !D1L201 & (D1L401 & !D1L54Q # !D1_rx_newdata);
D1_rx_newdata_clr = DFFEA(D1_rx_newdata_clr_lut_out, GLOBAL(clk), !GLOBAL(D1L22), , , );


--D1L12 is s_idle:idle_state|i~26 at LC_X33_Y29_N2
--operation mode is normal

D1L12 = !reset_n # !D1_rx_newdata_clr # !sel_vec[1];


--D1L52 is s_idle:idle_state|i~82 at LC_X33_Y30_N2
--operation mode is normal

D1L52 = D1L45Q & !D1_rx_newdata;


--D1L67 is s_idle:idle_state|Select_596~1338 at LC_X35_Y32_N9
--operation mode is normal

D1L67 = !G1_data[7] & !G1_data[5] & G1_data[6] & !G1_data[1];


--D1L29 is s_idle:idle_state|Select_598~13 at LC_X34_Y30_N8
--operation mode is normal

D1L29 = G1_data[3] & D1L67 & D1L8 & !G1_data[4];


--D1L42 is s_idle:idle_state|i~78 at LC_X35_Y32_N1
--operation mode is normal

D1L42 = D1L05Q & !D1_rx_newdata;


--D1L59 is s_idle:idle_state|Select_599~12 at LC_X35_Y32_N4
--operation mode is normal

D1L59 = !G1_data[2] & !G1_data[3] & !G1_data[0] & G1_data[4];


--D1L32 is s_idle:idle_state|i~76 at LC_X35_Y32_N5
--operation mode is normal

D1L32 = D1L84Q & !D1_rx_newdata;


--D1L69 is s_idle:idle_state|Select_600~10 at LC_X35_Y31_N8
--operation mode is normal

D1L69 = D1L67 & D1L8 & G1_data[2] & D1L79;


--D1L101 is s_idle:idle_state|Select_602~12 at LC_X35_Y31_N9
--operation mode is normal

D1L101 = G1_data[2] & !G1_data[0];


--D1L08 is s_idle:idle_state|Select_596~1416 at LC_X34_Y31_N4
--operation mode is normal

D1L08 = D1L15Q # D1L35Q & G1_data[2];


--D1L17 is s_idle:idle_state|Select_596~652 at LC_X34_Y31_N0
--operation mode is normal

D1L17 = D1L35Q # D1L05Q & !G1_data[2];


--D1L97 is s_idle:idle_state|Select_596~1410 at LC_X34_Y31_N6
--operation mode is normal

D1L97 = D1L08 # D1L17 & (!G1_data[1] # !G1_data[0]);


--D1L27 is s_idle:idle_state|Select_596~657 at LC_X34_Y32_N2
--operation mode is normal

D1L27 = G1_data[6] & (D1L35Q # D1L05Q) # !G1_data[6] & !D1L06 & (D1L35Q # D1L05Q);


--D1L86 is s_idle:idle_state|Select_596~52 at LC_X34_Y32_N3
--operation mode is normal

D1L86 = D1L45Q # D1L04 & (D1L27 # D1L97);


--D1L18 is s_idle:idle_state|Select_596~1435 at LC_X33_Y32_N4
--operation mode is normal

D1L18 = D1L37 & (D1L86 # D1L58 & D1L94Q) # !D1L37 & D1L58 & D1L94Q;


--D1L77 is s_idle:idle_state|Select_596~1392 at LC_X34_Y31_N2
--operation mode is normal

D1L77 = G1_data[4] & (G1_data[0] # G1_data[3]) # !G1_data[4] & (!G1_data[0] & !G1_data[2] # !G1_data[3]);


--D1L87 is s_idle:idle_state|Select_596~1398 at LC_X34_Y32_N0
--operation mode is normal

D1L87 = D1L54Q & (D1L77 # G1_data[1] # !D1L49);


--D1L96 is s_idle:idle_state|Select_596~63 at LC_X34_Y32_N9
--operation mode is normal

D1L96 = !D1L89 & (D1L25Q # D1L09 & D1L87);


--D1L07 is s_idle:idle_state|Select_596~64 at LC_X34_Y32_N8
--operation mode is normal

D1L07 = D1L18 # D1L57 & (D1L84Q # D1L96);


--D1L65 is s_idle:idle_state|rx_state~389 at LC_X33_Y31_N7
--operation mode is normal

D1L65 = !J1L2Q & !J1L1Q & !D1_tx_strobe;


--G1_rxdata[7] is async_rx:receiver|rxdata[7] at LC_X32_Y32_N6
--operation mode is normal

G1_rxdata[7]_lut_out = G1_rxdata[8];
G1_rxdata[7] = DFFEA(G1_rxdata[7]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[8] is async_rx:receiver|rxdata[8] at LC_X32_Y32_N8
--operation mode is normal

G1_rxdata[8]_lut_out = G1_rxdata[9];
G1_rxdata[8] = DFFEA(G1_rxdata[8]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[9] is async_rx:receiver|rxdata[9] at LC_X31_Y30_N1
--operation mode is normal

G1_rxdata[9]_lut_out = !G1_rxbit;
G1_rxdata[9] = DFFEA(G1_rxdata[9]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[3] is async_rx:receiver|rxdata[3] at LC_X32_Y30_N3
--operation mode is normal

G1_rxdata[3]_lut_out = G1_rxdata[4];
G1_rxdata[3] = DFFEA(G1_rxdata[3]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[4] is async_rx:receiver|rxdata[4] at LC_X32_Y30_N5
--operation mode is normal

G1_rxdata[4]_lut_out = G1_rxdata[5];
G1_rxdata[4] = DFFEA(G1_rxdata[4]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[5] is async_rx:receiver|rxdata[5] at LC_X32_Y32_N5
--operation mode is normal

G1_rxdata[5]_lut_out = G1_rxdata[6];
G1_rxdata[5] = DFFEA(G1_rxdata[5]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--G1_rxdata[2] is async_rx:receiver|rxdata[2] at LC_X32_Y30_N6
--operation mode is normal

G1_rxdata[2]_lut_out = G1_rxdata[3];
G1_rxdata[2] = DFFEA(G1_rxdata[2]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L21, , );


--U2L732 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~120 at LC_X53_Y10_N2
--operation mode is normal

U2L732 = reset_n & U2L052 & !S1L31;


--Q3_out_reg[2] is s_lvds_tx:lvds_sync|prand:random|out_reg[2] at LC_X33_Y15_N0
--operation mode is normal

Q3_out_reg[2]_lut_out = Q3_out_reg[1];
Q3_out_reg[2] = DFFEA(Q3_out_reg[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--Q3_out_reg[6] is s_lvds_tx:lvds_sync|prand:random|out_reg[6] at LC_X32_Y15_N6
--operation mode is normal

Q3_out_reg[6]_lut_out = Q3_out_reg[5];
Q3_out_reg[6] = DFFEA(Q3_out_reg[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F3L4, , );


--J4_sreg[5] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[5] at LC_X32_Y15_N8
--operation mode is normal

J4_sreg[5]_lut_out = J4L6 & (Q3_out_reg[3] # !F3_lvds_we) # !J4L6 & Q3_out_reg[3] & F3_lvds_we;
J4_sreg[5] = DFFEA(J4_sreg[5]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L5 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~189 at LC_X33_Y15_N3
--operation mode is normal

J4L5 = J4_sreg[5] & (J4_sreg[6] # J4_txcount[9]) # !J4_sreg[5] & J4_sreg[6] & !J4_txcount[9];


--J4_txcount[5] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[5] at LC_X34_Y15_N8
--operation mode is normal

J4_txcount[5]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[4] # !J4_txcount[9] & J4_txcount[5];
J4_txcount[5] = DFFEA(J4_txcount[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q1_out_reg[2] is s_lvds_tx:lvds_cmd|prand:random|out_reg[2] at LC_X32_Y12_N0
--operation mode is normal

Q1_out_reg[2]_lut_out = Q1_out_reg[1];
Q1_out_reg[2] = DFFEA(Q1_out_reg[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--Q1_out_reg[6] is s_lvds_tx:lvds_cmd|prand:random|out_reg[6] at LC_X33_Y12_N8
--operation mode is normal

Q1_out_reg[6]_lut_out = Q1_out_reg[5];
Q1_out_reg[6] = DFFEA(Q1_out_reg[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F1L4, , );


--J2_sreg[5] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[5] at LC_X34_Y12_N5
--operation mode is normal

J2_sreg[5]_lut_out = Q1_out_reg[3] & (F1_lvds_we # J2L6) # !Q1_out_reg[3] & !F1_lvds_we & J2L6;
J2_sreg[5] = DFFEA(J2_sreg[5]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L5 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~189 at LC_X32_Y12_N3
--operation mode is normal

J2L5 = J2_sreg[6] & (J2_sreg[5] # !J2_txcount[9]) # !J2_sreg[6] & J2_sreg[5] & J2_txcount[9];


--J2_txcount[5] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[5] at LC_X34_Y13_N5
--operation mode is normal

J2_txcount[5]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[4] # !J2_txcount[9] & J2_txcount[5];
J2_txcount[5] = DFFEA(J2_txcount[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--Q2_out_reg[2] is s_lvds_tx:lvds_spare|prand:random|out_reg[2] at LC_X38_Y30_N4
--operation mode is normal

Q2_out_reg[2]_lut_out = Q2_out_reg[1];
Q2_out_reg[2] = DFFEA(Q2_out_reg[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--Q2_out_reg[6] is s_lvds_tx:lvds_spare|prand:random|out_reg[6] at LC_X37_Y30_N0
--operation mode is normal

Q2_out_reg[6]_lut_out = Q2_out_reg[5];
Q2_out_reg[6] = DFFEA(Q2_out_reg[6]_lut_out, GLOBAL(clk), GLOBAL(reset_n), F2L4, , );


--J3_sreg[5] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[5] at LC_X38_Y30_N8
--operation mode is normal

J3_sreg[5]_lut_out = Q2_out_reg[3] & (J3L6 # F2_lvds_we) # !Q2_out_reg[3] & J3L6 & !F2_lvds_we;
J3_sreg[5] = DFFEA(J3_sreg[5]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L5 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~189 at LC_X38_Y30_N1
--operation mode is normal

J3L5 = J3_sreg[5] & (J3_txcount[9] # J3_sreg[6]) # !J3_sreg[5] & !J3_txcount[9] & J3_sreg[6];


--J3_txcount[5] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[5] at LC_X37_Y29_N9
--operation mode is normal

J3_txcount[5]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[4] # !J3_txcount[9] & J3_txcount[5];
J3_txcount[5] = DFFEA(J3_txcount[5]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--H1L5Q is s_reset:reset_state|tx_data_o[2]~reg0 at LC_X29_Y33_N5
--operation mode is normal

H1L5Q_lut_out = H1_tx_word_pos[2] & (H1_tx_word_pos[0] & !H1_tx_word_pos[3] # !H1_tx_word_pos[0] & !H1_tx_word_pos[1]) # !H1_tx_word_pos[2] & !H1_tx_word_pos[1] & (H1_tx_word_pos[3] $ !H1_tx_word_pos[0]);
H1L5Q = DFFEA(H1L5Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L7 is async_mux:amux|i~467 at LC_X30_Y33_N6
--operation mode is normal

C1L7 = H1L5Q & (C1L21 & C1L31 # !sel_vec[0]);


--D1L911Q is s_idle:idle_state|tx_data_o[2]~reg0 at LC_X32_Y33_N2
--operation mode is normal

D1L911Q_lut_out = D1_transmit_ptr[1] & (G1_data[2] # !D1_tx_done) # !D1_transmit_ptr[1] & D1_tx_done & G1_data[2];
D1L911Q = DFFEA(D1L911Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L71Q is async_mux:amux|out_o_dat[3]~reg0 at LC_X30_Y31_N9
--operation mode is normal

C1L71Q_lut_out = C1L8 # D1L021Q & sel_vec[0] & sel_vec[1];
C1L71Q = DFFEA(C1L71Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[4] is async_tx:transmitter|sreg[4] at LC_X30_Y31_N6
--operation mode is normal

J1_sreg[4]_lut_out = C1L32Q & (C1L22Q & C1L81Q # !C1L22Q & J1L8) # !C1L32Q & J1L8;
J1_sreg[4] = DFFEA(J1_sreg[4]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L7 is async_tx:transmitter|i~247 at LC_X30_Y31_N2
--operation mode is normal

J1L7 = J1_txcount[9] & J1_sreg[4] # !J1_txcount[9] & J1_sreg[5];


--J1_txcount[4] is async_tx:transmitter|txcount[4] at LC_X33_Y31_N9
--operation mode is normal

J1_txcount[4]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[3] # !J1_txcount[9] & J1_txcount[4];
J1_txcount[4] = DFFEA(J1_txcount[4]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L41 is async_rx:receiver|i~111 at LC_X30_Y30_N8
--operation mode is normal

G1L41 = G1_rxbit & !G1_rxcount[9];


--G1_rxcount[7] is async_rx:receiver|rxcount[7] at LC_X29_Y30_N3
--operation mode is normal

G1_rxcount[7]_lut_out = G1L12 # G1_rxcount[9] & G1_rxclock[7] & G1_rxcount[6];
G1_rxcount[7] = DFFEA(G1_rxcount[7]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L21 is async_rx:receiver|data[7]~1251 at LC_X31_Y30_N0
--operation mode is normal

G1L21 = G1_rxclock[7] & G1_rxcount[9];


--G1_sreg[1] is async_rx:receiver|sreg[1] at LC_X29_Y31_N9
--operation mode is normal

G1_sreg[1]_lut_out = G1_sreg[0];
G1_sreg[1] = DFFEA(G1_sreg[1]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_sreg[0] is async_rx:receiver|sreg[0] at LC_X29_Y31_N8
--operation mode is normal

G1_sreg[0]_lut_out = !rxd;
G1_sreg[0] = DFFEA(G1_sreg[0]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_sreg[2] is async_rx:receiver|sreg[2] at LC_X29_Y32_N2
--operation mode is normal

G1_sreg[2]_lut_out = G1_sreg[1];
G1_sreg[2] = DFFEA(G1_sreg[2]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1_rxclock[6] is async_rx:receiver|rxclock[6] at LC_X31_Y30_N4
--operation mode is normal

G1_rxclock[6]_lut_out = G1L51 # !G1_rxclock[7] & G1_rxcount[9] & G1_rxclock[5];
G1_rxclock[6] = DFFEA(G1_rxclock[6]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L1Q is async_rx:receiver|ack_o~reg0 at LC_X31_Y29_N2
--operation mode is normal

G1L1Q_lut_out = D1L75Q;
G1L1Q = DFFEA(G1L1Q_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--D1L201 is s_idle:idle_state|Select_606~39 at LC_X33_Y30_N1
--operation mode is normal

D1L201 = !D1_rx_newdata_clr & (!D1L44Q & !D1_tx_done # !D1L14);


--U2L832 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~123 at LC_X53_Y10_N4
--operation mode is normal

U2L832 = U2L242 & reset_n & !S1L31;


--J4_sreg[4] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[4] at LC_X31_Y15_N6
--operation mode is normal

J4_sreg[4]_lut_out = J4L7 & (Q3_out_reg[4] # !F3_lvds_we) # !J4L7 & Q3_out_reg[4] & F3_lvds_we;
J4_sreg[4] = DFFEA(J4_sreg[4]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L6 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~199 at LC_X31_Y15_N5
--operation mode is normal

J4L6 = J4_txcount[9] & J4_sreg[4] # !J4_txcount[9] & J4_sreg[5];


--J4_txcount[4] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[4] at LC_X34_Y15_N6
--operation mode is normal

J4_txcount[4]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[3] # !J4_txcount[9] & J4_txcount[4];
J4_txcount[4] = DFFEA(J4_txcount[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[4] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[4] at LC_X34_Y12_N6
--operation mode is normal

J2_sreg[4]_lut_out = J2L7 & (Q1_out_reg[4] # !F1_lvds_we) # !J2L7 & F1_lvds_we & Q1_out_reg[4];
J2_sreg[4] = DFFEA(J2_sreg[4]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L6 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~199 at LC_X34_Y12_N2
--operation mode is normal

J2L6 = J2_sreg[5] & (J2_sreg[4] # !J2_txcount[9]) # !J2_sreg[5] & J2_txcount[9] & J2_sreg[4];


--J2_txcount[4] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[4] at LC_X34_Y13_N2
--operation mode is normal

J2_txcount[4]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[3] # !J2_txcount[9] & J2_txcount[4];
J2_txcount[4] = DFFEA(J2_txcount[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[4] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[4] at LC_X37_Y30_N6
--operation mode is normal

J3_sreg[4]_lut_out = F2_lvds_we & Q2_out_reg[4] # !F2_lvds_we & J3L7;
J3_sreg[4] = DFFEA(J3_sreg[4]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L6 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~199 at LC_X38_Y30_N5
--operation mode is normal

J3L6 = J3_sreg[4] & (J3_txcount[9] # J3_sreg[5]) # !J3_sreg[4] & !J3_txcount[9] & J3_sreg[5];


--J3_txcount[4] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[4] at LC_X38_Y29_N6
--operation mode is normal

J3_txcount[4]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[3] # !J3_txcount[9] & J3_txcount[4];
J3_txcount[4] = DFFEA(J3_txcount[4]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--H1L6Q is s_reset:reset_state|tx_data_o[3]~reg0 at LC_X31_Y33_N9
--operation mode is normal

H1L6Q_lut_out = H1_tx_word_pos[0] # H1_tx_word_pos[1] # H1_tx_word_pos[2] $ H1_tx_word_pos[3];
H1L6Q = DFFEA(H1L6Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L8 is async_mux:amux|i~474 at LC_X31_Y32_N3
--operation mode is normal

C1L8 = !H1L6Q & (C1L31 & C1L21 # !sel_vec[0]);


--D1L021Q is s_idle:idle_state|tx_data_o[3]~reg0 at LC_X31_Y32_N4
--operation mode is normal

D1L021Q_lut_out = D1_tx_tbuf[3] & (G1_data[3] # !D1_tx_done) # !D1_tx_tbuf[3] & D1_tx_done & G1_data[3];
D1L021Q = DFFEA(D1L021Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L81Q is async_mux:amux|out_o_dat[4]~reg0 at LC_X30_Y31_N4
--operation mode is normal

C1L81Q_lut_out = C1L9 # sel_vec[1] & D1L121Q & sel_vec[0];
C1L81Q = DFFEA(C1L81Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[3] is async_tx:transmitter|sreg[3] at LC_X32_Y31_N3
--operation mode is normal

J1_sreg[3]_lut_out = C1L32Q & (C1L22Q & C1L91Q # !C1L22Q & J1L9) # !C1L32Q & J1L9;
J1_sreg[3] = DFFEA(J1_sreg[3]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L8 is async_tx:transmitter|i~257 at LC_X30_Y31_N1
--operation mode is normal

J1L8 = J1_txcount[9] & J1_sreg[3] # !J1_txcount[9] & J1_sreg[4];


--J1_txcount[3] is async_tx:transmitter|txcount[3] at LC_X29_Y31_N7
--operation mode is normal

J1_txcount[3]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[2] # !J1_txcount[9] & J1_txcount[3];
J1_txcount[3] = DFFEA(J1_txcount[3]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L12 is async_rx:receiver|i~859 at LC_X29_Y30_N7
--operation mode is normal

G1L12 = G1_rxcount[7] & (!G1_rxcount[9] # !G1_rxclock[7]) # !G1_rxcount[7] & !G1_rxcount[9] & G1_rxbit;


--G1_rxcount[6] is async_rx:receiver|rxcount[6] at LC_X29_Y31_N4
--operation mode is normal

G1_rxcount[6]_lut_out = G1L22 # G1_rxcount[9] & G1_rxcount[5] & G1_rxclock[7];
G1_rxcount[6] = DFFEA(G1_rxcount[6]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L51 is async_rx:receiver|i~129 at LC_X31_Y30_N7
--operation mode is normal

G1L51 = G1_rxclock[6] & !G1_rxbit & !G1_rxcount[9];


--G1_rxclock[5] is async_rx:receiver|rxclock[5] at LC_X31_Y30_N6
--operation mode is normal

G1_rxclock[5]_lut_out = G1_rxcount[9] & !G1_rxclock[7] & G1_rxclock[4] # !G1_rxcount[9] & G1L02;
G1_rxclock[5] = DFFEA(G1_rxclock[5]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--U2L944 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~161 at LC_X51_Y12_N4
--operation mode is normal

U2L944 = !U2L54Q & !U2L35Q & !U2L73Q & !U2L16Q;


--U2L054 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~166 at LC_X51_Y12_N2
--operation mode is normal

U2L054 = !U2L96Q & !U2L97Q & !U2L78Q & !U2L17Q;


--U2L744 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~150 at LC_X52_Y13_N2
--operation mode is normal

U2L744 = !U2L3Q & !U2L91Q & !U2L11Q;


--U2L844 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~157 at LC_X52_Y13_N3
--operation mode is normal

U2L844 = !U2L53Q # !U2L72Q;


--U2L554 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~271 at LC_X51_Y12_N5
--operation mode is normal

U2L554 = U2L944 & U2L054 & (U2L744 # U2L844);


--U2L154 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~175 at LC_X52_Y10_N9
--operation mode is normal

U2L154 = !U2L501Q & !U2L301Q & !U2L311Q & !U2L59Q;


--U2L254 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~188 at LC_X53_Y11_N2
--operation mode is normal

U2L254 = !U2L931Q & !U2L121Q & !U2L921Q & !U2L731Q;


--U2L354 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~205 at LC_X51_Y11_N4
--operation mode is normal

U2L354 = !U2L551Q & !U2L361Q & !U2L741Q & !U2L171Q;


--U2L454 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~226 at LC_X52_Y10_N6
--operation mode is normal

U2L454 = !U2L791Q & !U2L371Q & !U2L181Q & !U2L981Q;


--U2L654 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_0~275 at LC_X52_Y10_N8
--operation mode is normal

U2L654 = U2L354 & U2L154 & U2L254 & U2L454;


--U2L754 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_1~1 at LC_X52_Y10_N7
--operation mode is normal

U2L754 = !U2L702Q & (U2L502Q # !U2L554 # !U2L654);


--U2L932 is s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~126 at LC_X54_Y10_N1
--operation mode is normal

U2L932 = U2L042 & reset_n & !S1L31;


--J4_sreg[3] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[3] at LC_X32_Y15_N3
--operation mode is normal

J4_sreg[3]_lut_out = Q3_out_reg[5] & (J4L8 # F3_lvds_we) # !Q3_out_reg[5] & J4L8 & !F3_lvds_we;
J4_sreg[3] = DFFEA(J4_sreg[3]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L7 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~209 at LC_X31_Y15_N2
--operation mode is normal

J4L7 = J4_sreg[3] & (J4_txcount[9] # J4_sreg[4]) # !J4_sreg[3] & !J4_txcount[9] & J4_sreg[4];


--J4_txcount[3] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[3] at LC_X34_Y16_N6
--operation mode is normal

J4_txcount[3]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[2] # !J4_txcount[9] & J4_txcount[3];
J4_txcount[3] = DFFEA(J4_txcount[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[3] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[3] at LC_X33_Y12_N4
--operation mode is normal

J2_sreg[3]_lut_out = Q1_out_reg[5] & (F1_lvds_we # J2L8) # !Q1_out_reg[5] & !F1_lvds_we & J2L8;
J2_sreg[3] = DFFEA(J2_sreg[3]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L7 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~209 at LC_X34_Y12_N4
--operation mode is normal

J2L7 = J2_sreg[3] & (J2_txcount[9] # J2_sreg[4]) # !J2_sreg[3] & !J2_txcount[9] & J2_sreg[4];


--J2_txcount[3] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[3] at LC_X33_Y13_N5
--operation mode is normal

J2_txcount[3]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[2] # !J2_txcount[9] & J2_txcount[3];
J2_txcount[3] = DFFEA(J2_txcount[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[3] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[3] at LC_X37_Y30_N9
--operation mode is normal

J3_sreg[3]_lut_out = J3L8 & (Q2_out_reg[5] # !F2_lvds_we) # !J3L8 & Q2_out_reg[5] & F2_lvds_we;
J3_sreg[3] = DFFEA(J3_sreg[3]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L7 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~209 at LC_X37_Y30_N4
--operation mode is normal

J3L7 = J3_sreg[3] & (J3_txcount[9] # J3_sreg[4]) # !J3_sreg[3] & !J3_txcount[9] & J3_sreg[4];


--J3_txcount[3] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[3] at LC_X38_Y29_N3
--operation mode is normal

J3_txcount[3]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[2] # !J3_txcount[9] & J3_txcount[3];
J3_txcount[3] = DFFEA(J3_txcount[3]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1_tx_tbuf[3] is s_idle:idle_state|tx_tbuf[3] at LC_X31_Y32_N7
--operation mode is normal

D1_tx_tbuf[3]_lut_out = VCC;
D1_tx_tbuf[3] = DFFEA(D1_tx_tbuf[3]_lut_out, GLOBAL(J1L2Q), !D1_error, , D1L62, VCC);


--H1L7Q is s_reset:reset_state|tx_data_o[4]~reg0 at LC_X31_Y33_N8
--operation mode is normal

H1L7Q_lut_out = H1_tx_word_pos[3] & (H1_tx_word_pos[0] # H1_tx_word_pos[1]) # !H1_tx_word_pos[3] & H1_tx_word_pos[2] & (H1_tx_word_pos[1] # !H1_tx_word_pos[0]);
H1L7Q = DFFEA(H1L7Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L9 is async_mux:amux|i~481 at LC_X30_Y31_N8
--operation mode is normal

C1L9 = H1L7Q & (C1L31 & C1L21 # !sel_vec[0]);


--D1L121Q is s_idle:idle_state|tx_data_o[4]~reg0 at LC_X34_Y29_N9
--operation mode is normal

D1L121Q_lut_out = D1_tx_tbuf[4] & (G1_data[4] # !D1_tx_done) # !D1_tx_tbuf[4] & D1_tx_done & G1_data[4];
D1L121Q = DFFEA(D1L121Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L91Q is async_mux:amux|out_o_dat[5]~reg0 at LC_X32_Y31_N1
--operation mode is normal

C1L91Q_lut_out = C1L01 # D1L221Q & sel_vec[0] & sel_vec[1];
C1L91Q = DFFEA(C1L91Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[2] is async_tx:transmitter|sreg[2] at LC_X32_Y31_N9
--operation mode is normal

J1_sreg[2]_lut_out = C1L32Q & (C1L22Q & C1L02Q # !C1L22Q & J1L01) # !C1L32Q & J1L01;
J1_sreg[2] = DFFEA(J1_sreg[2]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L9 is async_tx:transmitter|i~267 at LC_X32_Y31_N2
--operation mode is normal

J1L9 = J1_txcount[9] & J1_sreg[2] # !J1_txcount[9] & J1_sreg[3];


--J1_txcount[2] is async_tx:transmitter|txcount[2] at LC_X29_Y31_N1
--operation mode is normal

J1_txcount[2]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[1] # !J1_txcount[9] & J1_txcount[2];
J1_txcount[2] = DFFEA(J1_txcount[2]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L22 is async_rx:receiver|i~867 at LC_X29_Y30_N4
--operation mode is normal

G1L22 = G1_rxcount[6] & (!G1_rxcount[9] # !G1_rxclock[7]) # !G1_rxcount[6] & !G1_rxcount[9] & G1_rxbit;


--G1_rxcount[5] is async_rx:receiver|rxcount[5] at LC_X29_Y31_N0
--operation mode is normal

G1_rxcount[5]_lut_out = G1L32 # G1_rxcount[9] & G1_rxcount[4] & G1_rxclock[7];
G1_rxcount[5] = DFFEA(G1_rxcount[5]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L02 is async_rx:receiver|i~357 at LC_X31_Y30_N9
--operation mode is normal

G1L02 = G1_rxbit # G1_rxclock[5];


--G1_rxclock[4] is async_rx:receiver|rxclock[4] at LC_X31_Y30_N5
--operation mode is normal

G1_rxclock[4]_lut_out = G1L61 # G1_rxcount[9] & !G1_rxclock[7] & G1_rxclock[3];
G1_rxclock[4] = DFFEA(G1_rxclock[4]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--S1_wshbn_timer_rst_sig is s_watchdog:watchdog_timer|watchdog:wdt|wshbn_timer_rst_sig at LC_X53_Y12_N2
--operation mode is normal

S1_wshbn_timer_rst_sig = S1L31 # !reset_n;


--J4_sreg[2] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[2] at LC_X32_Y15_N2
--operation mode is normal

J4_sreg[2]_lut_out = Q3_out_reg[6] & (J4L9 # F3_lvds_we) # !Q3_out_reg[6] & J4L9 & !F3_lvds_we;
J4_sreg[2] = DFFEA(J4_sreg[2]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L8 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~219 at LC_X32_Y15_N5
--operation mode is normal

J4L8 = J4_sreg[2] & (J4_sreg[3] # J4_txcount[9]) # !J4_sreg[2] & J4_sreg[3] & !J4_txcount[9];


--J4_txcount[2] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[2] at LC_X34_Y16_N4
--operation mode is normal

J4_txcount[2]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[1] # !J4_txcount[9] & J4_txcount[2];
J4_txcount[2] = DFFEA(J4_txcount[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[2] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[2] at LC_X33_Y12_N7
--operation mode is normal

J2_sreg[2]_lut_out = Q1_out_reg[6] & (F1_lvds_we # J2L9) # !Q1_out_reg[6] & !F1_lvds_we & J2L9;
J2_sreg[2] = DFFEA(J2_sreg[2]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L8 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~219 at LC_X33_Y12_N3
--operation mode is normal

J2L8 = J2_sreg[2] & (J2_sreg[3] # J2_txcount[9]) # !J2_sreg[2] & J2_sreg[3] & !J2_txcount[9];


--J2_txcount[2] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[2] at LC_X33_Y13_N1
--operation mode is normal

J2_txcount[2]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[1] # !J2_txcount[9] & J2_txcount[2];
J2_txcount[2] = DFFEA(J2_txcount[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[2] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[2] at LC_X37_Y30_N3
--operation mode is normal

J3_sreg[2]_lut_out = J3L9 & (Q2_out_reg[6] # !F2_lvds_we) # !J3L9 & Q2_out_reg[6] & F2_lvds_we;
J3_sreg[2] = DFFEA(J3_sreg[2]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L8 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~219 at LC_X37_Y30_N7
--operation mode is normal

J3L8 = J3_sreg[2] & (J3_sreg[3] # J3_txcount[9]) # !J3_sreg[2] & J3_sreg[3] & !J3_txcount[9];


--J3_txcount[2] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[2] at LC_X38_Y29_N1
--operation mode is normal

J3_txcount[2]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[1] # !J3_txcount[9] & J3_txcount[2];
J3_txcount[2] = DFFEA(J3_txcount[2]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1_tx_tbuf[4] is s_idle:idle_state|tx_tbuf[4] at LC_X34_Y29_N1
--operation mode is normal

D1_tx_tbuf[4]_lut_out = D1_transmit_ptr[1];
D1_tx_tbuf[4] = DFFEA(D1_tx_tbuf[4]_lut_out, GLOBAL(J1L2Q), !D1L02, , , );


--H1L8Q is s_reset:reset_state|tx_data_o[5]~reg0 at LC_X31_Y33_N2
--operation mode is normal

H1L8Q_lut_out = H1_tx_word_pos[3] # H1_tx_word_pos[2] & (H1_tx_word_pos[0] # H1_tx_word_pos[1]) # !H1_tx_word_pos[2] & H1_tx_word_pos[0] & H1_tx_word_pos[1];
H1L8Q = DFFEA(H1L8Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L01 is async_mux:amux|i~488 at LC_X32_Y33_N0
--operation mode is normal

C1L01 = H1L8Q & (C1L21 & C1L31 # !sel_vec[0]);


--D1L221Q is s_idle:idle_state|tx_data_o[5]~reg0 at LC_X32_Y33_N4
--operation mode is normal

D1L221Q_lut_out = G1_data[5] & (D1_tx_done # D1_tx_tbuf[5]) # !G1_data[5] & !D1_tx_done & D1_tx_tbuf[5];
D1L221Q = DFFEA(D1L221Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L02Q is async_mux:amux|out_o_dat[6]~reg0 at LC_X32_Y31_N7
--operation mode is normal

C1L02Q_lut_out = C1L11 # D1L321Q & sel_vec[0] & sel_vec[1];
C1L02Q = DFFEA(C1L02Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[1] is async_tx:transmitter|sreg[1] at LC_X34_Y31_N1
--operation mode is normal

J1_sreg[1]_lut_out = C1L32Q & (C1L22Q & C1L12Q # !C1L22Q & J1L11) # !C1L32Q & J1L11;
J1_sreg[1] = DFFEA(J1_sreg[1]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L01 is async_tx:transmitter|i~277 at LC_X32_Y31_N5
--operation mode is normal

J1L01 = J1_txcount[9] & J1_sreg[1] # !J1_txcount[9] & J1_sreg[2];


--J1_txcount[1] is async_tx:transmitter|txcount[1] at LC_X33_Y31_N3
--operation mode is normal

J1_txcount[1]_lut_out = J1L3 # J1_txcount[9] & J1_txcount[0] # !J1_txcount[9] & J1_txcount[1];
J1_txcount[1] = DFFEA(J1_txcount[1]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L32 is async_rx:receiver|i~875 at LC_X29_Y31_N2
--operation mode is normal

G1L32 = G1_rxcount[5] & (!G1_rxcount[9] # !G1_rxclock[7]) # !G1_rxcount[5] & !G1_rxcount[9] & G1_rxbit;


--G1_rxcount[4] is async_rx:receiver|rxcount[4] at LC_X29_Y31_N6
--operation mode is normal

G1_rxcount[4]_lut_out = G1L42 # G1_rxclock[7] & G1_rxcount[3] & G1_rxcount[9];
G1_rxcount[4] = DFFEA(G1_rxcount[4]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L61 is async_rx:receiver|i~147 at LC_X31_Y30_N2
--operation mode is normal

G1L61 = !G1_rxcount[9] & G1_rxclock[4] & !G1_rxbit;


--G1_rxclock[3] is async_rx:receiver|rxclock[3] at LC_X30_Y30_N5
--operation mode is normal

G1_rxclock[3]_lut_out = G1L71 # !G1_rxclock[7] & G1_rxclock[2] & G1_rxcount[9];
G1_rxclock[3] = DFFEA(G1_rxclock[3]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--J4_sreg[1] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[1] at LC_X31_Y15_N4
--operation mode is normal

J4_sreg[1]_lut_out = J4L01 & (Q3_out_reg[7] # !F3_lvds_we) # !J4L01 & Q3_out_reg[7] & F3_lvds_we;
J4_sreg[1] = DFFEA(J4_sreg[1]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L9 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~229 at LC_X32_Y15_N1
--operation mode is normal

J4L9 = J4_sreg[2] & (J4_sreg[1] # !J4_txcount[9]) # !J4_sreg[2] & J4_sreg[1] & J4_txcount[9];


--J4_txcount[1] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[1] at LC_X34_Y16_N5
--operation mode is normal

J4_txcount[1]_lut_out = F3_lvds_we # J4_txcount[9] & J4_txcount[0] # !J4_txcount[9] & J4_txcount[1];
J4_txcount[1] = DFFEA(J4_txcount[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[1] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[1] at LC_X33_Y12_N9
--operation mode is normal

J2_sreg[1]_lut_out = J2L01 & (Q1_out_reg[7] # !F1_lvds_we) # !J2L01 & F1_lvds_we & Q1_out_reg[7];
J2_sreg[1] = DFFEA(J2_sreg[1]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L9 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~229 at LC_X33_Y12_N6
--operation mode is normal

J2L9 = J2_txcount[9] & J2_sreg[1] # !J2_txcount[9] & J2_sreg[2];


--J2_txcount[1] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[1] at LC_X33_Y13_N2
--operation mode is normal

J2_txcount[1]_lut_out = F1_lvds_we # J2_txcount[9] & J2_txcount[0] # !J2_txcount[9] & J2_txcount[1];
J2_txcount[1] = DFFEA(J2_txcount[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[1] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[1] at LC_X36_Y30_N5
--operation mode is normal

J3_sreg[1]_lut_out = F2_lvds_we & Q2_out_reg[7] # !F2_lvds_we & J3L01;
J3_sreg[1] = DFFEA(J3_sreg[1]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L9 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~229 at LC_X37_Y30_N2
--operation mode is normal

J3L9 = J3_txcount[9] & J3_sreg[1] # !J3_txcount[9] & J3_sreg[2];


--J3_txcount[1] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[1] at LC_X38_Y29_N9
--operation mode is normal

J3_txcount[1]_lut_out = F2_lvds_we # J3_txcount[9] & J3_txcount[0] # !J3_txcount[9] & J3_txcount[1];
J3_txcount[1] = DFFEA(J3_txcount[1]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1_tx_tbuf[5] is s_idle:idle_state|tx_tbuf[5] at LC_X31_Y33_N6
--operation mode is normal

D1_tx_tbuf[5]_lut_out = D1_transmit_ptr[1];
D1_tx_tbuf[5] = DFFEA(D1_tx_tbuf[5]_lut_out, GLOBAL(J1L2Q), !D1L62, , D1_error, VCC);


--H1L9Q is s_reset:reset_state|tx_data_o[6]~reg0 at LC_X31_Y33_N7
--operation mode is normal

H1L9Q_lut_out = H1_tx_word_pos[2] & !H1_tx_word_pos[3] # !H1_tx_word_pos[2] & (H1_tx_word_pos[0] & !H1_tx_word_pos[1] # !H1_tx_word_pos[0] & !H1_tx_word_pos[3] & H1_tx_word_pos[1]);
H1L9Q = DFFEA(H1L9Q_lut_out, GLOBAL(J1L2Q), !GLOBAL(H1L2), , , );


--C1L11 is async_mux:amux|i~495 at LC_X32_Y31_N6
--operation mode is normal

C1L11 = H1L9Q & (C1L21 & C1L31 # !sel_vec[0]);


--D1L321Q is s_idle:idle_state|tx_data_o[6]~reg0 at LC_X32_Y31_N8
--operation mode is normal

D1L321Q_lut_out = D1_tx_done & G1_data[6];
D1L321Q = DFFEA(D1L321Q_lut_out, GLOBAL(clk), VCC, , , );


--C1L12Q is async_mux:amux|out_o_dat[7]~reg0 at LC_X34_Y31_N9
--operation mode is normal

C1L12Q_lut_out = sel_vec[1] & D1L421Q & sel_vec[0];
C1L12Q = DFFEA(C1L12Q_lut_out, GLOBAL(clk), VCC, , , );


--J1_sreg[0] is async_tx:transmitter|sreg[0] at LC_X30_Y31_N0
--operation mode is normal

J1_sreg[0]_lut_out = J1_txcount[9] & C1L22Q & C1L32Q # !J1_txcount[9] & (J1_sreg[0] # C1L22Q & C1L32Q);
J1_sreg[0] = DFFEA(J1_sreg[0]_lut_out, GLOBAL(B1L44Q), VCC, reset_n, , );


--J1L11 is async_tx:transmitter|i~287 at LC_X30_Y31_N7
--operation mode is normal

J1L11 = J1_txcount[9] & J1_sreg[0] # !J1_txcount[9] & J1_sreg[1];


--J1_txcount[0] is async_tx:transmitter|txcount[0] at LC_X31_Y31_N3
--operation mode is normal

J1_txcount[0]_lut_out = J1_txcount[9] & C1L32Q & C1L22Q # !J1_txcount[9] & (J1_txcount[0] # C1L32Q & C1L22Q);
J1_txcount[0] = DFFEA(J1_txcount[0]_lut_out, GLOBAL(B1L44Q), GLOBAL(reset_n), , , );


--G1L42 is async_rx:receiver|i~883 at LC_X29_Y31_N5
--operation mode is normal

G1L42 = G1_rxcount[4] & (!G1_rxcount[9] # !G1_rxclock[7]) # !G1_rxcount[4] & !G1_rxcount[9] & G1_rxbit;


--G1_rxcount[3] is async_rx:receiver|rxcount[3] at LC_X29_Y30_N1
--operation mode is normal

G1_rxcount[3]_lut_out = G1L52 # G1_rxcount[2] & G1_rxcount[9] & G1_rxclock[7];
G1_rxcount[3] = DFFEA(G1_rxcount[3]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L71 is async_rx:receiver|i~156 at LC_X31_Y30_N8
--operation mode is normal

G1L71 = G1_rxclock[3] & !G1_rxbit & !G1_rxcount[9];


--G1_rxclock[2] is async_rx:receiver|rxclock[2] at LC_X30_Y30_N6
--operation mode is normal

G1_rxclock[2]_lut_out = G1L81 # !G1_rxclock[7] & G1_rxclock[1] & G1_rxcount[9];
G1_rxclock[2] = DFFEA(G1_rxclock[2]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--J4_sreg[0] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|sreg[0] at LC_X31_Y15_N9
--operation mode is normal

J4_sreg[0]_lut_out = F3_lvds_we # !J4_txcount[9] & J4_sreg[0];
J4_sreg[0] = DFFEA(J4_sreg[0]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J4L01 is s_lvds_tx:lvds_sync|async_tx:lvds_tx|i~239 at LC_X31_Y15_N8
--operation mode is normal

J4L01 = J4_sreg[1] & (J4_sreg[0] # !J4_txcount[9]) # !J4_sreg[1] & J4_txcount[9] & J4_sreg[0];


--J4_txcount[0] is s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[0] at LC_X34_Y16_N2
--operation mode is normal

J4_txcount[0]_lut_out = F3_lvds_we # !J4_txcount[9] & J4_txcount[0];
J4_txcount[0] = DFFEA(J4_txcount[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J2_sreg[0] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|sreg[0] at LC_X33_Y13_N8
--operation mode is normal

J2_sreg[0]_lut_out = F1_lvds_we # J2_sreg[0] & !J2_txcount[9];
J2_sreg[0] = DFFEA(J2_sreg[0]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J2L01 is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|i~239 at LC_X33_Y12_N2
--operation mode is normal

J2L01 = J2_sreg[0] & (J2_sreg[1] # J2_txcount[9]) # !J2_sreg[0] & J2_sreg[1] & !J2_txcount[9];


--J2_txcount[0] is s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[0] at LC_X33_Y13_N3
--operation mode is normal

J2_txcount[0]_lut_out = F1_lvds_we # J2_txcount[0] & !J2_txcount[9];
J2_txcount[0] = DFFEA(J2_txcount[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--J3_sreg[0] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|sreg[0] at LC_X36_Y30_N8
--operation mode is normal

J3_sreg[0]_lut_out = F2_lvds_we # !J3_txcount[9] & J3_sreg[0];
J3_sreg[0] = DFFEA(J3_sreg[0]_lut_out, GLOBAL(clk), VCC, reset_n, , );


--J3L01 is s_lvds_tx:lvds_spare|async_tx:lvds_tx|i~239 at LC_X36_Y30_N2
--operation mode is normal

J3L01 = J3_sreg[0] & (J3_txcount[9] # J3_sreg[1]) # !J3_sreg[0] & !J3_txcount[9] & J3_sreg[1];


--J3_txcount[0] is s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[0] at LC_X38_Y29_N5
--operation mode is normal

J3_txcount[0]_lut_out = F2_lvds_we # J3_txcount[0] & !J3_txcount[9];
J3_txcount[0] = DFFEA(J3_txcount[0]_lut_out, GLOBAL(clk), GLOBAL(reset_n), , , );


--D1L421Q is s_idle:idle_state|tx_data_o[7]~reg0 at LC_X34_Y31_N7
--operation mode is normal

D1L421Q_lut_out = G1_data[7] & D1_tx_done;
D1L421Q = DFFEA(D1L421Q_lut_out, GLOBAL(clk), VCC, , , );


--G1L52 is async_rx:receiver|i~891 at LC_X29_Y30_N9
--operation mode is normal

G1L52 = G1_rxcount[9] & G1_rxcount[3] & !G1_rxclock[7] # !G1_rxcount[9] & (G1_rxbit # G1_rxcount[3]);


--G1_rxcount[2] is async_rx:receiver|rxcount[2] at LC_X29_Y30_N8
--operation mode is normal

G1_rxcount[2]_lut_out = G1L62 # G1_rxcount[9] & G1_rxcount[1] & G1_rxclock[7];
G1_rxcount[2] = DFFEA(G1_rxcount[2]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L81 is async_rx:receiver|i~165 at LC_X30_Y30_N1
--operation mode is normal

G1L81 = G1_rxclock[2] & !G1_rxbit & !G1_rxcount[9];


--G1_rxclock[1] is async_rx:receiver|rxclock[1] at LC_X30_Y30_N7
--operation mode is normal

G1_rxclock[1]_lut_out = G1L91 # G1_rxcount[9] & G1_rxclock[0] & !G1_rxclock[7];
G1_rxclock[1] = DFFEA(G1_rxclock[1]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L62 is async_rx:receiver|i~899 at LC_X29_Y30_N6
--operation mode is normal

G1L62 = G1_rxcount[2] & (!G1_rxcount[9] # !G1_rxclock[7]) # !G1_rxcount[2] & !G1_rxcount[9] & G1_rxbit;


--G1_rxcount[1] is async_rx:receiver|rxcount[1] at LC_X29_Y30_N5
--operation mode is normal

G1_rxcount[1]_lut_out = G1L72 # G1_rxclock[7] & G1_rxcount[9] & G1_rxcount[0];
G1_rxcount[1] = DFFEA(G1_rxcount[1]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L91 is async_rx:receiver|i~174 at LC_X30_Y30_N3
--operation mode is normal

G1L91 = G1_rxclock[1] & !G1_rxbit & !G1_rxcount[9];


--G1_rxclock[0] is async_rx:receiver|rxclock[0] at LC_X30_Y30_N9
--operation mode is normal

G1_rxclock[0]_lut_out = G1_rxcount[9] & G1_rxclock[7] # !G1_rxcount[9] & G1_rxclock[0] & !G1_rxbit;
G1_rxclock[0] = DFFEA(G1_rxclock[0]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--G1L72 is async_rx:receiver|i~907 at LC_X29_Y30_N2
--operation mode is normal

G1L72 = G1_rxcount[9] & !G1_rxclock[7] & G1_rxcount[1] # !G1_rxcount[9] & (G1_rxcount[1] # G1_rxbit);


--G1_rxcount[0] is async_rx:receiver|rxcount[0] at LC_X29_Y30_N0
--operation mode is normal

G1_rxcount[0]_lut_out = G1_rxcount[9] & !G1_rxclock[7] & G1_rxcount[0] # !G1_rxcount[9] & (G1_rxcount[0] # G1_rxbit);
G1_rxcount[0] = DFFEA(G1_rxcount[0]_lut_out, GLOBAL(B1L93Q), GLOBAL(reset_n), , , );


--S1L5 is s_watchdog:watchdog_timer|watchdog:wdt|i~256 at LC_X53_Y7_N2
--operation mode is normal

S1L5 = S1L31 # !U2L014 & !U2L214 # !reset_n;


--S1L01 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~510 at LC_X53_Y7_N5
--operation mode is normal

S1L01 = S1L31 # !U2L863 # !reset_n # !U2L063;


--S1L11 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~514 at LC_X53_Y9_N2
--operation mode is normal

S1L11 = S1L31 # !U2L623 & !U2L813 # !reset_n;


--S1L21 is s_watchdog:watchdog_timer|watchdog:wdt|LessThan_30_rtl_0~518 at LC_X55_Y8_N4
--operation mode is normal

S1L21 = S1L31 # !U2L873 & !U2L673 # !reset_n;


--D1L83 is s_idle:idle_state|reduce_nor_139~33 at LC_X33_Y30_N8
--operation mode is normal

D1L83 = !G1_data[3] & G1_data[0];


--D1L38 is s_idle:idle_state|Select_596~1445 at LC_X32_Y30_N4
--operation mode is normal

G1_data[0]_qfbk = G1_data[0];
D1L38 = G1_data[2] & (G1_data[0]_qfbk # !G1_data[1] # !G1_data[3]) # !G1_data[2] & (G1_data[3] # G1_data[0]_qfbk $ !G1_data[1]);

--G1_data[0] is async_rx:receiver|data[0] at LC_X32_Y30_N4
--operation mode is normal

G1_data[0]_sload_eqn = (VCC & G1_rxdata[2]) # (GND & D1L38);
G1_data[0] = DFFEA(G1_data[0]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L48 is s_idle:idle_state|Select_596~1446 at LC_X32_Y32_N0
--operation mode is normal

G1_data[3]_qfbk = G1_data[3];
D1L48 = G1_data[2] # G1_data[3]_qfbk # !G1_data[1] # !G1_data[0];

--G1_data[3] is async_rx:receiver|data[3] at LC_X32_Y32_N0
--operation mode is normal

G1_data[3]_sload_eqn = (VCC & G1_rxdata[5]) # (GND & D1L48);
G1_data[3] = DFFEA(G1_data[3]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L28 is s_idle:idle_state|Select_596~1444 at LC_X32_Y32_N1
--operation mode is normal

D1L28 = G1_data[4] & D1L48 # !G1_data[4] & D1L38;


--D1L58 is s_idle:idle_state|Select_596~1450 at LC_X33_Y32_N9
--operation mode is normal

D1L58 = D1L28 # G1_data[5] # G1_data[7] # !G1_data[6];


--D1L78 is s_idle:idle_state|Select_596~1456 at LC_X32_Y30_N7
--operation mode is normal

G1_data[2]_qfbk = G1_data[2];
D1L78 = G1_data[5] # G1_data[1] # !G1_data[2]_qfbk # !G1_data[0];

--G1_data[2] is async_rx:receiver|data[2] at LC_X32_Y30_N7
--operation mode is normal

G1_data[2]_sload_eqn = (VCC & G1_rxdata[4]) # (GND & D1L78);
G1_data[2] = DFFEA(G1_data[2]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L88 is s_idle:idle_state|Select_596~1457 at LC_X32_Y30_N9
--operation mode is normal

G1_data[1]_qfbk = G1_data[1];
D1L88 = G1_data[2] & (G1_data[1]_qfbk # G1_data[0] # !G1_data[5]) # !G1_data[2] & (G1_data[5] $ !G1_data[0] # !G1_data[1]_qfbk);

--G1_data[1] is async_rx:receiver|data[1] at LC_X32_Y30_N9
--operation mode is normal

G1_data[1]_sload_eqn = (VCC & G1_rxdata[3]) # (GND & D1L88);
G1_data[1] = DFFEA(G1_data[1]_sload_eqn, GLOBAL(B1L93Q), GLOBAL(reset_n), G1L11, , );


--D1L68 is s_idle:idle_state|Select_596~1455 at LC_X32_Y30_N8
--operation mode is normal

D1L68 = D1L88 & (G1_data[4] # D1L78) # !D1L88 & !G1_data[4] & D1L78;


--D1L98 is s_idle:idle_state|Select_596~1459 at LC_X32_Y30_N0
--operation mode is normal

D1L98 = G1_data[0] # G1_data[2] # G1_data[5] # !G1_data[1];


--D1L09 is s_idle:idle_state|Select_596~1462 at LC_X32_Y30_N2
--operation mode is normal

D1L09 = G1_data[7] # D1L19 # !G1_data[6];


--D1L19 is s_idle:idle_state|Select_596~1464 at LC_X32_Y30_N1
--operation mode is normal

D1L19 = G1_data[3] & (G1_data[4] # D1L98) # !G1_data[3] & D1L68;


--~GND is ~GND at LC_X47_Y11_N6
--operation mode is normal

~GND = GND;


--reset_n is reset_n at Pin_AC9
--operation mode is input

reset_n = INPUT();


--clk is clk at Pin_J17
--operation mode is input

clk = INPUT();


--rxd is rxd at Pin_AG22
--operation mode is input

rxd = INPUT();


--txd is txd at Pin_AH22
--operation mode is output

txd = OUTPUT(!J1L42Q);


--led[2] is led[2] at Pin_AB22
--operation mode is output

led[2] = OUTPUT(!P1_led_bit);


--led[1] is led[1] at Pin_AC23
--operation mode is output

led[1] = OUTPUT(!P3_led_bit);


--led[0] is led[0] at Pin_AC24
--operation mode is output

led[0] = OUTPUT(!P2_led_bit);


--wdt is wdt at Pin_W12
--operation mode is output

wdt = OUTPUT(S1L2);


--sync is sync at Pin_F24
--operation mode is output

sync = OUTPUT(!J4L32Q);


--cmd is cmd at Pin_G24
--operation mode is output

cmd = OUTPUT(!J2L32Q);


--txspare is txspare at Pin_G23
--operation mode is output

txspare = OUTPUT(!J3L32Q);



