	component vga is
		port (
			beat_pulse_beat_pulse     : in  std_logic_vector(1 downto 0) := (others => 'X'); -- beat_pulse
			bpm_estimate_bpm_estimate : in  std_logic_vector(8 downto 0) := (others => 'X'); -- bpm_estimate
			clk_clk                   : in  std_logic                    := 'X';             -- clk
			reset_reset_n             : in  std_logic                    := 'X';             -- reset_n
			vga_CLK                   : out std_logic;                                       -- CLK
			vga_HS                    : out std_logic;                                       -- HS
			vga_VS                    : out std_logic;                                       -- VS
			vga_BLANK                 : out std_logic;                                       -- BLANK
			vga_SYNC                  : out std_logic;                                       -- SYNC
			vga_R                     : out std_logic_vector(7 downto 0);                    -- R
			vga_G                     : out std_logic_vector(7 downto 0);                    -- G
			vga_B                     : out std_logic_vector(7 downto 0)                     -- B
		);
	end component vga;

