// Seed: 2811369944
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    output supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input tri id_16,
    output uwire id_17,
    input wire id_18
);
  assign id_10 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wand id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri id_15,
    output supply1 id_16,
    output tri id_17,
    output wand id_18,
    output wire id_19,
    output wire id_20,
    input tri0 id_21,
    output logic id_22,
    output tri1 id_23,
    output uwire id_24,
    input tri0 id_25
    , id_30,
    input tri1 id_26,
    output tri id_27,
    input tri0 id_28
);
  assign id_6 = id_0 * id_12;
  wire id_31;
  initial id_22 <= 1'b0;
  module_0(
      id_6,
      id_1,
      id_5,
      id_0,
      id_13,
      id_2,
      id_8,
      id_28,
      id_10,
      id_0,
      id_8,
      id_21,
      id_4,
      id_21,
      id_25,
      id_26,
      id_14,
      id_8,
      id_5
  );
endmodule
