/*
 * Copyright (c) 2007, 2008 University of Tsukuba
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. Neither the name of the University of Tsukuba nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#include <core/initfunc.h>
#include <core/mm.h>
#include <core/panic.h>
#include <core/printf.h>
#include <core/string.h>
#include <core/types.h>
#include "asm.h"
#include "assert.h"
#include "constants.h"
#include "current.h"
#include "localapic.h"
#include "pcpu.h"
#include "svm_init.h"
#include "svm_paging.h"
#include "svm_vmcb.h"

bool
svm_available (void)
{
	u32 a, b, c, d;
	u64 tmp;

	asm_cpuid (CPUID_EXT_0, 0, &a, &b, &c, &d);
	if (a < CPUID_EXT_1) {
		/* printf ("SVM is not available.\n"); */
		return false;
	}
	asm_cpuid (CPUID_EXT_1, 0, &a, &b, &c, &d);
	if (!(c & CPUID_EXT_1_ECX_SVM_BIT)) {
		/* printf ("SVM is not available.\n"); */
		return false;
	}
	asm_rdmsr64 (MSR_AMD_VM_CR, &tmp);
	if (!(tmp & MSR_AMD_VM_CR_SVMDIS_BIT))
		return true;	/* SVM is allowed */
	asm_cpuid (CPUID_EXT_0, 0, &a, &b, &c, &d);
	if (a < CPUID_EXT_A) {
		printf ("SVM is disabled.\n");
		return false;
	}
	asm_cpuid (CPUID_EXT_A, 0, &a, &b, &c, &d);
	if (!(d & CPUID_EXT_A_EDX_SVM_LOCK_BIT)) {
		printf ("SVM is disabled at BIOS.\n");
		return false;
	} else {
		printf ("SVM is disabled with a key.\n");
		return false;
	}
}

static void
svm_seg_reset (struct vmcb *p)
{
	p->es.sel = 0;
	p->cs.sel = 0;
	p->ss.sel = 0;
	p->ds.sel = 0;
	p->fs.sel = 0;
	p->gs.sel = 0;
	p->gdtr.sel = 0;
	p->ldtr.sel = 0;
	p->idtr.sel = 0;
	p->tr.sel = 0;
	p->es.attr = 0x93;
	p->cs.attr = 0x9B;
	p->ss.attr = 0x93;
	p->ds.attr = 0x93;
	p->fs.attr = 0x93;
	p->gs.attr = 0x93;
	p->gdtr.attr = 0;
	p->ldtr.attr = 0x82;
	p->idtr.attr = 0;
	p->tr.attr = 0x8B;
	p->es.limit = 0xFFFF;
	p->cs.limit = 0xFFFF;
	p->ss.limit = 0xFFFF;
	p->ds.limit = 0xFFFF;
	p->fs.limit = 0xFFFF;
	p->gs.limit = 0xFFFF;
	p->gdtr.limit = 0xFFFF;
	p->ldtr.limit = 0xFFFF;
	p->idtr.limit = 0xFFFF;
	p->tr.limit = 0xFFFF;
	p->es.base = 0;
	p->cs.base = 0;
	p->ss.base = 0;
	p->ds.base = 0;
	p->fs.base = 0;
	p->gs.base = 0;
	p->gdtr.base = 0;
	p->ldtr.base = 0;
	p->idtr.base = 0;
	p->tr.base = 0;
}

void
svm_reset (void)
{
	svm_seg_reset (current->u.svm.vi.vmcb);
	if (*current->u.svm.cr0 & CR0_PG_BIT) {
		*current->u.svm.cr0 = CR0_ET_BIT;
		svm_paging_pg_change ();
	} else {
		*current->u.svm.cr0 = CR0_ET_BIT;
	}
	current->u.svm.vi.vmcb->cr0 = svm_paging_apply_fixed_cr0 (CR0_ET_BIT);
	current->u.svm.vi.vmcb->cr2 = 0;
	*current->u.svm.cr3 = 0;
	*current->u.svm.cr4 = 0;
	current->u.svm.vi.vmcb->cr4 = svm_paging_apply_fixed_cr4 (0);
	current->u.svm.vi.vmcb->efer = MSR_IA32_EFER_SVME_BIT;
	current->u.svm.svme = false;
	current->u.svm.vm_cr = MSR_AMD_VM_CR_DIS_A20M_BIT |
		MSR_AMD_VM_CR_LOCK_BIT;
	current->u.svm.hsave_pa = 0;
	current->u.svm.lme = 0;
	current->u.svm.nmi_pending = false;
	svm_msr_update_lma ();
	svm_paging_updatecr3 ();
	svm_paging_flush_guest_tlb ();
	current->u.svm.vi.vmcb->intercept_iret = 0;
	current->u.svm.vi.vmcb->interrupt_shadow = 0;
	current->u.svm.vi.vmcb->dr7 = 0x400;
	current->u.svm.vi.vmcb->dr6 = 0xFFFF0FF0;
	current->u.svm.vi.vmcb->dbgctl = 0;
}

static void
svm_vmcb_init (void)
{
	struct vmcb *p;
	struct svm_io *io;
	struct svm_msrbmp *msrbmp;

	current->u.svm.saved_vmcb = NULL;
	alloc_page ((void **)&current->u.svm.vi.vmcb,
		    &current->u.svm.vi.vmcb_phys);
	/* The iobmp initialization must be executed during
	 * current->vcpu0 == current, because the iobmp is accessed by
	 * vmctl.iopass() that is called from set_iofunc() during
	 * current->vcpu0 == current. */
	if (current->vcpu0 == current) {
		io = alloc (sizeof *io);
		alloc_pages (&io->iobmp, &io->iobmp_phys, 3);
		memset (io->iobmp, 0xFF, PAGESIZE * 3);
	} else {
		while (!(io = current->vcpu0->u.svm.io))
			asm_pause ();
	}
	current->u.svm.io = io;
	if (current->vcpu0 == current) {
		msrbmp = alloc (sizeof *msrbmp);
		alloc_pages (&msrbmp->msrbmp, &msrbmp->msrbmp_phys, 2);
		memset (msrbmp->msrbmp, 0xFF, PAGESIZE * 2);
		/* passthrough writing to PATCH_LOADER MSR (0xC0010020) */
		((u8 *)msrbmp->msrbmp)[0x1008] &= ~2;
	} else {
		while (!(msrbmp = current->vcpu0->u.svm.msrbmp))
			asm_pause ();
	}
	current->u.svm.msrbmp = msrbmp;
	p = current->u.svm.vi.vmcb;
	memset (p, 0, PAGESIZE);
	p->intercept_read_cr = ~0x104;
	p->intercept_write_cr = ~0x104;
	p->intercept_exception = 0x4000;
	p->intercept_intr = 1;
	p->intercept_nmi = 1;
	p->intercept_init = 1;	/* FIXME */
	p->intercept_invlpg = 1;
	p->intercept_invlpga = 1;
	p->intercept_ioio_prot = 1;
	p->intercept_msr_prot = 1;
	p->intercept_task_switches = 1;
	p->intercept_shutdown = 1;
	p->intercept_vmrun = 1;
	p->intercept_vmmcall = 1;
	p->intercept_cpuid = 1;
	p->intercept_clgi = 1;
	p->intercept_stgi = 1;
	p->iopm_base_pa = io->iobmp_phys;
	p->msrpm_base_pa = msrbmp->msrbmp_phys;
	p->guest_asid = currentcpu->svm.nasid > 2 ?
		currentcpu->svm.nasid - 1 : 1; /* FIXME */
	p->tlb_control = VMCB_TLB_CONTROL_FLUSH_TLB;
	svm_seg_reset (p);
	p->cpl = 0;
	p->efer = MSR_IA32_EFER_SVME_BIT;
	p->cr0 = CR0_PG_BIT;
	p->rflags = RFLAGS_ALWAYS1_BIT;
}

void
svm_vminit (void)
{
	current->u.svm.np = NULL;
	svm_vmcb_init ();
	/* svm_msr_init (); */
	svm_paging_init ();
	call_initfunc ("vcpu");
}

void
svm_vmexit (void)
{
}

void
svm_init (void)
{
	u64 p;
	u64 tmp;
	void *v;
	u64 efer;
	u32 a, b, c, d;

	asm_rdmsr64 (MSR_IA32_EFER, &efer);
	efer |= MSR_IA32_EFER_SVME_BIT;
	asm_wrmsr64 (MSR_IA32_EFER, efer);
	asm_rdmsr64 (MSR_AMD_VM_CR, &tmp);
	tmp |= MSR_AMD_VM_CR_DIS_A20M_BIT | MSR_AMD_VM_CR_R_INIT_BIT;
	asm_wrmsr64 (MSR_AMD_VM_CR, tmp);
	/* FIXME: size of a host state area is undocumented */
	alloc_page (&v, &p);
	currentcpu->svm.hsave = v;
	currentcpu->svm.hsave_phys = p;
	asm_wrmsr64 (MSR_AMD_VM_HSAVE_PA, p);
	alloc_page (&v, &p);
	memset (v, 0, PAGESIZE);
	currentcpu->svm.vmcbhost = v;
	currentcpu->svm.vmcbhost_phys = p;
	/* CPUID_EXT_A is available if svm_available() returns true */
	asm_cpuid (CPUID_EXT_A, 0, &a, &b, &c, &d);
	if (d & CPUID_EXT_A_EDX_FLUSH_BY_ASID_BIT)
		currentcpu->svm.flush_by_asid = true;
	else
		currentcpu->svm.flush_by_asid = false;
	if (d & CPUID_EXT_A_EDX_NRIP_SAVE_BIT)
		currentcpu->svm.nrip_save = true;
	else
		currentcpu->svm.nrip_save = false;
	currentcpu->svm.nasid = b;
}

void
svm_enable_resume (void)
{
	void *virt;

	ASSERT (!current->u.svm.saved_vmcb);
	alloc_page (&virt, NULL);
	current->u.svm.saved_vmcb = virt;
	memcpy (current->u.svm.saved_vmcb, current->u.svm.vi.vmcb, PAGESIZE);
	spinlock_lock (&currentcpu->suspend_lock);
}

void
svm_resume (void)
{
	u64 tmp;
	u64 efer;

	ASSERT (current->u.svm.saved_vmcb);
	asm_rdmsr64 (MSR_IA32_EFER, &efer);
	efer |= MSR_IA32_EFER_SVME_BIT;
	asm_wrmsr64 (MSR_IA32_EFER, efer);
	asm_rdmsr64 (MSR_AMD_VM_CR, &tmp);
	tmp |= MSR_AMD_VM_CR_DIS_A20M_BIT | MSR_AMD_VM_CR_R_INIT_BIT;
	asm_wrmsr64 (MSR_AMD_VM_CR, tmp);
	asm_wrmsr64 (MSR_AMD_VM_HSAVE_PA, currentcpu->svm.hsave_phys);
	memcpy (current->u.svm.vi.vmcb, current->u.svm.saved_vmcb, PAGESIZE);
	spinlock_init (&currentcpu->suspend_lock);
	spinlock_lock (&currentcpu->suspend_lock);
}
