
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033366                       # Number of seconds simulated
sim_ticks                                 33365628249                       # Number of ticks simulated
final_tick                               604868551368                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143832                       # Simulator instruction rate (inst/s)
host_op_rate                                   187454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2107221                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893616                       # Number of bytes of host memory used
host_seconds                                 15833.95                       # Real time elapsed on the host
sim_insts                                  2277432062                       # Number of instructions simulated
sim_ops                                    2968138483                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2165504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1490176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3659392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1308544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1308544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16918                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11642                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28589                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10223                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10223                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64902240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44662009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109675501                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             111252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39218323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39218323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39218323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64902240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44662009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              148893825                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80013498                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434126                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24863595                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802642                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14202239                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678217                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044193                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56638                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33538209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158226502                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434126                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722410                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32574454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8854388                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4135667                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532554                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77289831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44715377     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615754      2.09%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952863      3.82%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769989      3.58%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559029      5.90%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749879      6.15%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1124999      1.46%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846817      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13955124     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77289831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.977498                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34600528                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4001078                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31526662                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125259                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7036294                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093090                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177029027                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7036294                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36055859                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1542058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437771                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30185594                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2032246                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172377066                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689384                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       832024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228865226                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784599265                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784599265                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79968945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5407384                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26527345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96453                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2013074                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163151828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137702804                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182249                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48951102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134434371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77289831                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839395                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26887901     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14384088     18.61%     53.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12586912     16.29%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7666118      9.92%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8019830     10.38%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722574      6.11%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2084401      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556114      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381893      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77289831                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540694     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175423     21.48%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100385     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108010566     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085178      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23707351     17.22%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4889788      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137702804                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.720995                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816502                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353694185                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212123225                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133207346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138519306                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338006                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7597268                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408056                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7036294                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         921568                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61765                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163171694                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191918                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26527345                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761414                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021512                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135130345                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22784987                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27556204                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419893                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771217                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.688844                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133356332                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133207346                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835982                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199736362                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664811                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409720                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49560742                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807399                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70253537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32443205     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844217     21.13%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303358     11.82%     79.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813716      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699032      3.84%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127575      1.61%     88.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008667      4.28%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876633      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137134      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70253537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137134                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229288734                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333386710                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2723667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800135                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800135                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.249789                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.249789                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625082303                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174610271                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182464374                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80013498                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28690880                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23339150                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1916672                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12191417                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11312110                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2952995                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84693                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31729342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156695936                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28690880                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14265105                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32921651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9836639                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5477232                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15503189                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       758883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78015511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.474316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45093860     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1768428      2.27%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2305816      2.96%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3495891      4.48%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3389245      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2576245      3.30%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1528615      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2301919      2.95%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15555492     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78015511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358575                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.958369                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32782545                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5369171                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31729715                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       247021                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7887057                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4865741                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187462881                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7887057                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34510385                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         940970                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1902975                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30208063                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2566059                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182024378                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          945                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1106842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       806626                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          222                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    253601083                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    847750458                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    847750458                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    157747055                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95853939                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38596                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21767                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7245688                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16872803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8948808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173253                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2743667                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169198982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136326659                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252317                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54995540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    167186963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5896                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78015511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27437406     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17030484     21.83%     57.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10949599     14.04%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7518008      9.64%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7048629      9.03%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3749432      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2762972      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       828403      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       690578      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78015511                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         668815     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137379     14.19%     83.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161964     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113430381     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1926117      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15399      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13451941      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7502821      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136326659                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.703796                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             968162                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351889307                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224231970                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132494367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137294821                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       460278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6463196                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2036                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          790                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2277121                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          249                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7887057                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         554073                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90132                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169235678                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1109159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16872803                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8948808                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          790                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1173244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1077985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2251229                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133705673                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12661826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2620985                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19991634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18724801                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7329808                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.671039                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132528963                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132494367                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85121349                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239074768                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.655900                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356045                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92386477                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113546417                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55689449                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1948321                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70128454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27324373     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20008384     28.53%     67.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7381874     10.53%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4224335      6.02%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3518730      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1706853      2.43%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1740267      2.48%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       738611      1.05%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3485027      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70128454                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92386477                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113546417                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17081288                       # Number of memory references committed
system.switch_cpus1.commit.loads             10409604                       # Number of loads committed
system.switch_cpus1.commit.membars              15400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16285884                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102345955                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2316850                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3485027                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235879293                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346363012                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1997987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92386477                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113546417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92386477                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866074                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866074                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154636                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154636                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601700751                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182976699                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173159034                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30800                       # number of misc regfile writes
system.l20.replacements                         16936                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172743                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21032                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.213342                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.024678                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.460536                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3135.271948                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.242838                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016119                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000601                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765447                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217833                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32727                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32727                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8173                       # number of Writeback hits
system.l20.Writeback_hits::total                 8173                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32727                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32727                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32727                       # number of overall hits
system.l20.overall_hits::total                  32727                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16918                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16934                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16918                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16934                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16918                       # number of overall misses
system.l20.overall_misses::total                16934                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2270644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1689754626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1692025270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2270644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1689754626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1692025270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2270644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1689754626                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1692025270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49645                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49661                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8173                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8173                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49645                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49661                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49645                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49661                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.340780                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340992                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.340780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.340992                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.340780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.340992                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99879.100721                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99918.818354                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99879.100721                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99918.818354                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99879.100721                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99918.818354                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2644                       # number of writebacks
system.l20.writebacks::total                     2644                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16918                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16934                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16918                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16934                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16918                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16934                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1562740572                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1564890988                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1562740572                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1564890988                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1562740572                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1564890988                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340780                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340992                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.340780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.340992                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.340780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.340992                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92371.472514                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92411.183890                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92371.472514                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92411.183890                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92371.472514                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92411.183890                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11658                       # number of replacements
system.l21.tagsinuse                      4095.995940                       # Cycle average of tags in use
system.l21.total_refs                          411486                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15754                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.119462                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           86.095634                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.036700                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2695.303257                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1310.560349                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021019                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000986                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.658033                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.319961                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36431                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36431                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21532                       # number of Writeback hits
system.l21.Writeback_hits::total                21532                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36431                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36431                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36431                       # number of overall hits
system.l21.overall_hits::total                  36431                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11642                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11655                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11642                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11655                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11642                       # number of overall misses
system.l21.overall_misses::total                11655                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1297887                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1157446168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1158744055                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1297887                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1157446168                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1158744055                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1297887                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1157446168                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1158744055                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48073                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48086                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21532                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21532                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48073                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48086                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48073                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48086                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.242173                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.242378                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.242173                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.242378                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.242173                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.242378                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 99419.873561                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 99420.339339                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 99419.873561                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 99420.339339                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 99837.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 99419.873561                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 99420.339339                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7579                       # number of writebacks
system.l21.writebacks::total                     7579                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11642                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11655                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11642                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11655                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11642                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11655                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1067688920                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1068886995                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1067688920                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1068886995                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1198075                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1067688920                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1068886995                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242173                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.242378                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.242173                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.242378                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.242173                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.242378                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91710.094485                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 91710.595882                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 91710.094485                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 91710.595882                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 92159.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 91710.094485                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 91710.595882                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985426                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564649                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872126.425414                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985426                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532535                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532535                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532535                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532535                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532535                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3021793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3021793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532554                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532554                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532554                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532554                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49645                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246459715                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49901                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4938.973467                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.229741                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.770259                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825116                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174884                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20676943                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20676943                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25010435                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25010435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25010435                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25010435                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166193                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166193                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166193                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166193                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166193                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166193                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11556755548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11556755548                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11556755548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11556755548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11556755548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11556755548                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20843136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20843136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25176628                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25176628                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25176628                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25176628                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007974                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007974                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006601                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006601                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006601                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006601                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 69538.160741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69538.160741                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69538.160741                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69538.160741                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69538.160741                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69538.160741                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8173                       # number of writebacks
system.cpu0.dcache.writebacks::total             8173                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116548                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116548                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116548                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49645                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49645                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1936326721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1936326721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1936326721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1936326721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1936326721                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1936326721                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39003.458979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39003.458979                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39003.458979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39003.458979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39003.458979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39003.458979                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997029                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100556363                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218863.635081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997029                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15503168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15503168                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15503168                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15503168                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15503168                       # number of overall hits
system.cpu1.icache.overall_hits::total       15503168                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2003856                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2003856                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2003856                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2003856                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2003856                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2003856                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15503189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15503189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15503189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15503189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15503189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15503189                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95421.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95421.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 95421.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95421.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1310887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1310887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1310887                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1310887                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100837.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100837.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48073                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185385323                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48329                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3835.902315                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.558605                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.441395                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912338                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087662                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9635142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9635142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6637265                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6637265                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16337                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16272407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16272407                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16272407                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16272407                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121495                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121495                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2735                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2735                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124230                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124230                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124230                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124230                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6389136906                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6389136906                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    270517037                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    270517037                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6659653943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6659653943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6659653943                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6659653943                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9756637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9756637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6640000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6640000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16396637                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16396637                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16396637                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16396637                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012453                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007577                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007577                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007577                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007577                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52587.653039                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52587.653039                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 98909.337112                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98909.337112                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53607.453457                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53607.453457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53607.453457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53607.453457                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1108506                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        79179                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21532                       # number of writebacks
system.cpu1.dcache.writebacks::total            21532                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73422                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2735                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76157                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76157                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48073                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48073                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48073                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1465865588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1465865588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1465865588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1465865588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1465865588                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1465865588                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002932                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002932                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002932                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002932                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30492.492418                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30492.492418                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30492.492418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30492.492418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30492.492418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30492.492418                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
