
lora_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046ac  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  080047bc  080047bc  000057bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004900  08004900  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004900  08004900  00005900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004908  08004908  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004908  08004908  00005908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800490c  0800490c  0000590c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004910  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000068  08004978  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08004978  000062cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a370  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c89  00000000  00000000  00010401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  00012090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000817  00000000  00000000  00012b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000031af  00000000  00000000  0001333f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bad2  00000000  00000000  000164ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000867b8  00000000  00000000  00021fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a8778  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000344c  00000000  00000000  000a87bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000abc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	080047a4 	.word	0x080047a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	080047a4 	.word	0x080047a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_uldivmod>:
 8000160:	b953      	cbnz	r3, 8000178 <__aeabi_uldivmod+0x18>
 8000162:	b94a      	cbnz	r2, 8000178 <__aeabi_uldivmod+0x18>
 8000164:	2900      	cmp	r1, #0
 8000166:	bf08      	it	eq
 8000168:	2800      	cmpeq	r0, #0
 800016a:	bf1c      	itt	ne
 800016c:	f04f 31ff 	movne.w	r1, #4294967295
 8000170:	f04f 30ff 	movne.w	r0, #4294967295
 8000174:	f000 b98c 	b.w	8000490 <__aeabi_idiv0>
 8000178:	f1ad 0c08 	sub.w	ip, sp, #8
 800017c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000180:	f000 f806 	bl	8000190 <__udivmoddi4>
 8000184:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018c:	b004      	add	sp, #16
 800018e:	4770      	bx	lr

08000190 <__udivmoddi4>:
 8000190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000194:	9d08      	ldr	r5, [sp, #32]
 8000196:	468e      	mov	lr, r1
 8000198:	4604      	mov	r4, r0
 800019a:	4688      	mov	r8, r1
 800019c:	2b00      	cmp	r3, #0
 800019e:	d14a      	bne.n	8000236 <__udivmoddi4+0xa6>
 80001a0:	428a      	cmp	r2, r1
 80001a2:	4617      	mov	r7, r2
 80001a4:	d962      	bls.n	800026c <__udivmoddi4+0xdc>
 80001a6:	fab2 f682 	clz	r6, r2
 80001aa:	b14e      	cbz	r6, 80001c0 <__udivmoddi4+0x30>
 80001ac:	f1c6 0320 	rsb	r3, r6, #32
 80001b0:	fa01 f806 	lsl.w	r8, r1, r6
 80001b4:	fa20 f303 	lsr.w	r3, r0, r3
 80001b8:	40b7      	lsls	r7, r6
 80001ba:	ea43 0808 	orr.w	r8, r3, r8
 80001be:	40b4      	lsls	r4, r6
 80001c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001c4:	fbb8 f1fe 	udiv	r1, r8, lr
 80001c8:	fa1f fc87 	uxth.w	ip, r7
 80001cc:	fb0e 8811 	mls	r8, lr, r1, r8
 80001d0:	fb01 f20c 	mul.w	r2, r1, ip
 80001d4:	0c23      	lsrs	r3, r4, #16
 80001d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001da:	429a      	cmp	r2, r3
 80001dc:	d909      	bls.n	80001f2 <__udivmoddi4+0x62>
 80001de:	18fb      	adds	r3, r7, r3
 80001e0:	f101 30ff 	add.w	r0, r1, #4294967295
 80001e4:	f080 80eb 	bcs.w	80003be <__udivmoddi4+0x22e>
 80001e8:	429a      	cmp	r2, r3
 80001ea:	f240 80e8 	bls.w	80003be <__udivmoddi4+0x22e>
 80001ee:	3902      	subs	r1, #2
 80001f0:	443b      	add	r3, r7
 80001f2:	1a9a      	subs	r2, r3, r2
 80001f4:	fbb2 f0fe 	udiv	r0, r2, lr
 80001f8:	fb0e 2210 	mls	r2, lr, r0, r2
 80001fc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000200:	b2a3      	uxth	r3, r4
 8000202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000206:	459c      	cmp	ip, r3
 8000208:	d909      	bls.n	800021e <__udivmoddi4+0x8e>
 800020a:	18fb      	adds	r3, r7, r3
 800020c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000210:	f080 80d7 	bcs.w	80003c2 <__udivmoddi4+0x232>
 8000214:	459c      	cmp	ip, r3
 8000216:	f240 80d4 	bls.w	80003c2 <__udivmoddi4+0x232>
 800021a:	443b      	add	r3, r7
 800021c:	3802      	subs	r0, #2
 800021e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000222:	2100      	movs	r1, #0
 8000224:	eba3 030c 	sub.w	r3, r3, ip
 8000228:	b11d      	cbz	r5, 8000232 <__udivmoddi4+0xa2>
 800022a:	2200      	movs	r2, #0
 800022c:	40f3      	lsrs	r3, r6
 800022e:	e9c5 3200 	strd	r3, r2, [r5]
 8000232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000236:	428b      	cmp	r3, r1
 8000238:	d905      	bls.n	8000246 <__udivmoddi4+0xb6>
 800023a:	b10d      	cbz	r5, 8000240 <__udivmoddi4+0xb0>
 800023c:	e9c5 0100 	strd	r0, r1, [r5]
 8000240:	2100      	movs	r1, #0
 8000242:	4608      	mov	r0, r1
 8000244:	e7f5      	b.n	8000232 <__udivmoddi4+0xa2>
 8000246:	fab3 f183 	clz	r1, r3
 800024a:	2900      	cmp	r1, #0
 800024c:	d146      	bne.n	80002dc <__udivmoddi4+0x14c>
 800024e:	4573      	cmp	r3, lr
 8000250:	d302      	bcc.n	8000258 <__udivmoddi4+0xc8>
 8000252:	4282      	cmp	r2, r0
 8000254:	f200 8108 	bhi.w	8000468 <__udivmoddi4+0x2d8>
 8000258:	1a84      	subs	r4, r0, r2
 800025a:	eb6e 0203 	sbc.w	r2, lr, r3
 800025e:	2001      	movs	r0, #1
 8000260:	4690      	mov	r8, r2
 8000262:	2d00      	cmp	r5, #0
 8000264:	d0e5      	beq.n	8000232 <__udivmoddi4+0xa2>
 8000266:	e9c5 4800 	strd	r4, r8, [r5]
 800026a:	e7e2      	b.n	8000232 <__udivmoddi4+0xa2>
 800026c:	2a00      	cmp	r2, #0
 800026e:	f000 8091 	beq.w	8000394 <__udivmoddi4+0x204>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	2e00      	cmp	r6, #0
 8000278:	f040 80a5 	bne.w	80003c6 <__udivmoddi4+0x236>
 800027c:	1a8a      	subs	r2, r1, r2
 800027e:	2101      	movs	r1, #1
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000286:	b280      	uxth	r0, r0
 8000288:	b2bc      	uxth	r4, r7
 800028a:	fbb2 fcfe 	udiv	ip, r2, lr
 800028e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000296:	fb04 f20c 	mul.w	r2, r4, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d907      	bls.n	80002ae <__udivmoddi4+0x11e>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002a4:	d202      	bcs.n	80002ac <__udivmoddi4+0x11c>
 80002a6:	429a      	cmp	r2, r3
 80002a8:	f200 80e3 	bhi.w	8000472 <__udivmoddi4+0x2e2>
 80002ac:	46c4      	mov	ip, r8
 80002ae:	1a9b      	subs	r3, r3, r2
 80002b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80002b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80002b8:	fb02 f404 	mul.w	r4, r2, r4
 80002bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002c0:	429c      	cmp	r4, r3
 80002c2:	d907      	bls.n	80002d4 <__udivmoddi4+0x144>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f102 30ff 	add.w	r0, r2, #4294967295
 80002ca:	d202      	bcs.n	80002d2 <__udivmoddi4+0x142>
 80002cc:	429c      	cmp	r4, r3
 80002ce:	f200 80cd 	bhi.w	800046c <__udivmoddi4+0x2dc>
 80002d2:	4602      	mov	r2, r0
 80002d4:	1b1b      	subs	r3, r3, r4
 80002d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002da:	e7a5      	b.n	8000228 <__udivmoddi4+0x98>
 80002dc:	f1c1 0620 	rsb	r6, r1, #32
 80002e0:	408b      	lsls	r3, r1
 80002e2:	fa22 f706 	lsr.w	r7, r2, r6
 80002e6:	431f      	orrs	r7, r3
 80002e8:	fa2e fa06 	lsr.w	sl, lr, r6
 80002ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002f0:	fbba f8f9 	udiv	r8, sl, r9
 80002f4:	fa0e fe01 	lsl.w	lr, lr, r1
 80002f8:	fa20 f306 	lsr.w	r3, r0, r6
 80002fc:	fb09 aa18 	mls	sl, r9, r8, sl
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	ea43 030e 	orr.w	r3, r3, lr
 8000308:	fa00 fe01 	lsl.w	lr, r0, r1
 800030c:	fb08 f00c 	mul.w	r0, r8, ip
 8000310:	0c1c      	lsrs	r4, r3, #16
 8000312:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000316:	42a0      	cmp	r0, r4
 8000318:	fa02 f201 	lsl.w	r2, r2, r1
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x1a4>
 800031e:	193c      	adds	r4, r7, r4
 8000320:	f108 3aff 	add.w	sl, r8, #4294967295
 8000324:	f080 809e 	bcs.w	8000464 <__udivmoddi4+0x2d4>
 8000328:	42a0      	cmp	r0, r4
 800032a:	f240 809b 	bls.w	8000464 <__udivmoddi4+0x2d4>
 800032e:	f1a8 0802 	sub.w	r8, r8, #2
 8000332:	443c      	add	r4, r7
 8000334:	1a24      	subs	r4, r4, r0
 8000336:	b298      	uxth	r0, r3
 8000338:	fbb4 f3f9 	udiv	r3, r4, r9
 800033c:	fb09 4413 	mls	r4, r9, r3, r4
 8000340:	fb03 fc0c 	mul.w	ip, r3, ip
 8000344:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000348:	45a4      	cmp	ip, r4
 800034a:	d909      	bls.n	8000360 <__udivmoddi4+0x1d0>
 800034c:	193c      	adds	r4, r7, r4
 800034e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000352:	f080 8085 	bcs.w	8000460 <__udivmoddi4+0x2d0>
 8000356:	45a4      	cmp	ip, r4
 8000358:	f240 8082 	bls.w	8000460 <__udivmoddi4+0x2d0>
 800035c:	3b02      	subs	r3, #2
 800035e:	443c      	add	r4, r7
 8000360:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000364:	eba4 040c 	sub.w	r4, r4, ip
 8000368:	fba0 8c02 	umull	r8, ip, r0, r2
 800036c:	4564      	cmp	r4, ip
 800036e:	4643      	mov	r3, r8
 8000370:	46e1      	mov	r9, ip
 8000372:	d364      	bcc.n	800043e <__udivmoddi4+0x2ae>
 8000374:	d061      	beq.n	800043a <__udivmoddi4+0x2aa>
 8000376:	b15d      	cbz	r5, 8000390 <__udivmoddi4+0x200>
 8000378:	ebbe 0203 	subs.w	r2, lr, r3
 800037c:	eb64 0409 	sbc.w	r4, r4, r9
 8000380:	fa04 f606 	lsl.w	r6, r4, r6
 8000384:	fa22 f301 	lsr.w	r3, r2, r1
 8000388:	431e      	orrs	r6, r3
 800038a:	40cc      	lsrs	r4, r1
 800038c:	e9c5 6400 	strd	r6, r4, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	e74e      	b.n	8000232 <__udivmoddi4+0xa2>
 8000394:	fbb1 fcf2 	udiv	ip, r1, r2
 8000398:	0c01      	lsrs	r1, r0, #16
 800039a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800039e:	b280      	uxth	r0, r0
 80003a0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003a4:	463b      	mov	r3, r7
 80003a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003aa:	4638      	mov	r0, r7
 80003ac:	463c      	mov	r4, r7
 80003ae:	46b8      	mov	r8, r7
 80003b0:	46be      	mov	lr, r7
 80003b2:	2620      	movs	r6, #32
 80003b4:	eba2 0208 	sub.w	r2, r2, r8
 80003b8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003bc:	e765      	b.n	800028a <__udivmoddi4+0xfa>
 80003be:	4601      	mov	r1, r0
 80003c0:	e717      	b.n	80001f2 <__udivmoddi4+0x62>
 80003c2:	4610      	mov	r0, r2
 80003c4:	e72b      	b.n	800021e <__udivmoddi4+0x8e>
 80003c6:	f1c6 0120 	rsb	r1, r6, #32
 80003ca:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ce:	40b7      	lsls	r7, r6
 80003d0:	fa0e fe06 	lsl.w	lr, lr, r6
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	ea41 010e 	orr.w	r1, r1, lr
 80003dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e0:	fbbc f8fe 	udiv	r8, ip, lr
 80003e4:	b2bc      	uxth	r4, r7
 80003e6:	fb0e cc18 	mls	ip, lr, r8, ip
 80003ea:	fb08 f904 	mul.w	r9, r8, r4
 80003ee:	0c0a      	lsrs	r2, r1, #16
 80003f0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003f4:	40b0      	lsls	r0, r6
 80003f6:	4591      	cmp	r9, r2
 80003f8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	d93e      	bls.n	800047e <__udivmoddi4+0x2ee>
 8000400:	18ba      	adds	r2, r7, r2
 8000402:	f108 3cff 	add.w	ip, r8, #4294967295
 8000406:	d201      	bcs.n	800040c <__udivmoddi4+0x27c>
 8000408:	4591      	cmp	r9, r2
 800040a:	d81f      	bhi.n	800044c <__udivmoddi4+0x2bc>
 800040c:	eba2 0209 	sub.w	r2, r2, r9
 8000410:	fbb2 f9fe 	udiv	r9, r2, lr
 8000414:	fb09 f804 	mul.w	r8, r9, r4
 8000418:	fb0e 2a19 	mls	sl, lr, r9, r2
 800041c:	b28a      	uxth	r2, r1
 800041e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000422:	4542      	cmp	r2, r8
 8000424:	d229      	bcs.n	800047a <__udivmoddi4+0x2ea>
 8000426:	18ba      	adds	r2, r7, r2
 8000428:	f109 31ff 	add.w	r1, r9, #4294967295
 800042c:	d2c2      	bcs.n	80003b4 <__udivmoddi4+0x224>
 800042e:	4542      	cmp	r2, r8
 8000430:	d2c0      	bcs.n	80003b4 <__udivmoddi4+0x224>
 8000432:	f1a9 0102 	sub.w	r1, r9, #2
 8000436:	443a      	add	r2, r7
 8000438:	e7bc      	b.n	80003b4 <__udivmoddi4+0x224>
 800043a:	45c6      	cmp	lr, r8
 800043c:	d29b      	bcs.n	8000376 <__udivmoddi4+0x1e6>
 800043e:	ebb8 0302 	subs.w	r3, r8, r2
 8000442:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000446:	3801      	subs	r0, #1
 8000448:	46e1      	mov	r9, ip
 800044a:	e794      	b.n	8000376 <__udivmoddi4+0x1e6>
 800044c:	eba7 0909 	sub.w	r9, r7, r9
 8000450:	444a      	add	r2, r9
 8000452:	fbb2 f9fe 	udiv	r9, r2, lr
 8000456:	f1a8 0c02 	sub.w	ip, r8, #2
 800045a:	fb09 f804 	mul.w	r8, r9, r4
 800045e:	e7db      	b.n	8000418 <__udivmoddi4+0x288>
 8000460:	4603      	mov	r3, r0
 8000462:	e77d      	b.n	8000360 <__udivmoddi4+0x1d0>
 8000464:	46d0      	mov	r8, sl
 8000466:	e765      	b.n	8000334 <__udivmoddi4+0x1a4>
 8000468:	4608      	mov	r0, r1
 800046a:	e6fa      	b.n	8000262 <__udivmoddi4+0xd2>
 800046c:	443b      	add	r3, r7
 800046e:	3a02      	subs	r2, #2
 8000470:	e730      	b.n	80002d4 <__udivmoddi4+0x144>
 8000472:	f1ac 0c02 	sub.w	ip, ip, #2
 8000476:	443b      	add	r3, r7
 8000478:	e719      	b.n	80002ae <__udivmoddi4+0x11e>
 800047a:	4649      	mov	r1, r9
 800047c:	e79a      	b.n	80003b4 <__udivmoddi4+0x224>
 800047e:	eba2 0209 	sub.w	r2, r2, r9
 8000482:	fbb2 f9fe 	udiv	r9, r2, lr
 8000486:	46c4      	mov	ip, r8
 8000488:	fb09 f804 	mul.w	r8, r9, r4
 800048c:	e7c4      	b.n	8000418 <__udivmoddi4+0x288>
 800048e:	bf00      	nop

08000490 <__aeabi_idiv0>:
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <lora_reset>:
#ifdef LORA_DEBUG
#define DEBUGF(msg, ...)     printf(const char *fmt, ##__VA_ARGS__);
#else
#define DEBUGF(msg, ...)
#endif
void lora_reset(lora_sx1276* _LoRa){
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	68d8      	ldr	r0, [r3, #12]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	8a1b      	ldrh	r3, [r3, #16]
 80004a4:	2200      	movs	r2, #0
 80004a6:	4619      	mov	r1, r3
 80004a8:	f001 fb2e 	bl	8001b08 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80004ac:	2001      	movs	r0, #1
 80004ae:	f001 f813 	bl	80014d8 <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	68d8      	ldr	r0, [r3, #12]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	8a1b      	ldrh	r3, [r3, #16]
 80004ba:	2201      	movs	r2, #1
 80004bc:	4619      	mov	r1, r3
 80004be:	f001 fb23 	bl	8001b08 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80004c2:	2064      	movs	r0, #100	@ 0x64
 80004c4:	f001 f808 	bl	80014d8 <HAL_Delay>
}
 80004c8:	bf00      	nop
 80004ca:	3708      	adds	r7, #8
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <read_register>:
// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b086      	sub	sp, #24
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	73bb      	strb	r3, [r7, #14]
  //address = 0x42;
//  uint8_t address = _address & 0x7f;
  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 80004e0:	78fb      	ldrb	r3, [r7, #3]
 80004e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6858      	ldr	r0, [r3, #4]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	891b      	ldrh	r3, [r3, #8]
 80004f2:	2200      	movs	r2, #0
 80004f4:	4619      	mov	r1, r3
 80004f6:	f001 fb07 	bl	8001b08 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, 2000);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6818      	ldr	r0, [r3, #0]
 80004fe:	1cf9      	adds	r1, r7, #3
 8000500:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000504:	2201      	movs	r2, #1
 8000506:	f001 ffab 	bl	8002460 <HAL_SPI_Transmit>
 800050a:	4603      	mov	r3, r0
 800050c:	617b      	str	r3, [r7, #20]
  while (HAL_SPI_GetState(lora->spi) != HAL_SPI_STATE_READY)
 800050e:	bf00      	nop
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4618      	mov	r0, r3
 8000516:	f002 fc76 	bl	8002e06 <HAL_SPI_GetState>
 800051a:	4603      	mov	r3, r0
 800051c:	2b01      	cmp	r3, #1
 800051e:	d1f7      	bne.n	8000510 <read_register+0x40>
		;
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, 2000);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	6818      	ldr	r0, [r3, #0]
 8000524:	f107 010e 	add.w	r1, r7, #14
 8000528:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800052c:	2201      	movs	r2, #1
 800052e:	f002 f8db 	bl	80026e8 <HAL_SPI_Receive>
 8000532:	4603      	mov	r3, r0
 8000534:	613b      	str	r3, [r7, #16]
  while (HAL_SPI_GetState(lora->spi) != HAL_SPI_STATE_READY)
 8000536:	bf00      	nop
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4618      	mov	r0, r3
 800053e:	f002 fc62 	bl	8002e06 <HAL_SPI_GetState>
 8000542:	4603      	mov	r3, r0
 8000544:	2b01      	cmp	r3, #1
 8000546:	d1f7      	bne.n	8000538 <read_register+0x68>
		;
  uint8_t test_value = value;
 8000548:	7bbb      	ldrb	r3, [r7, #14]
 800054a:	73fb      	strb	r3, [r7, #15]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6858      	ldr	r0, [r3, #4]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	891b      	ldrh	r3, [r3, #8]
 8000554:	2201      	movs	r2, #1
 8000556:	4619      	mov	r1, r3
 8000558:	f001 fad6 	bl	8001b08 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d102      	bne.n	8000568 <read_register+0x98>
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d004      	beq.n	8000572 <read_register+0xa2>
	  printf("SPI transmit/receive failed (%ld %ld)", res1, res2);
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	6979      	ldr	r1, [r7, #20]
 800056c:	4803      	ldr	r0, [pc, #12]	@ (800057c <read_register+0xac>)
 800056e:	f003 f8cb 	bl	8003708 <iprintf>
  }

  return value;
 8000572:	7bbb      	ldrb	r3, [r7, #14]
}
 8000574:	4618      	mov	r0, r3
 8000576:	3718      	adds	r7, #24
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	080047bc 	.word	0x080047bc

08000580 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	460b      	mov	r3, r1
 800058a:	70fb      	strb	r3, [r7, #3]
 800058c:	4613      	mov	r3, r2
 800058e:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000596:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8000598:	78bb      	ldrb	r3, [r7, #2]
 800059a:	b21b      	sxth	r3, r3
 800059c:	021b      	lsls	r3, r3, #8
 800059e:	b21a      	sxth	r2, r3
 80005a0:	78fb      	ldrb	r3, [r7, #3]
 80005a2:	b21b      	sxth	r3, r3
 80005a4:	4313      	orrs	r3, r2
 80005a6:	b21b      	sxth	r3, r3
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	6858      	ldr	r0, [r3, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	891b      	ldrh	r3, [r3, #8]
 80005b4:	2200      	movs	r2, #0
 80005b6:	4619      	mov	r1, r3
 80005b8:	f001 faa6 	bl	8001b08 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6818      	ldr	r0, [r3, #0]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	69db      	ldr	r3, [r3, #28]
 80005c4:	f107 010a 	add.w	r1, r7, #10
 80005c8:	2202      	movs	r2, #2
 80005ca:	f001 ff49 	bl	8002460 <HAL_SPI_Transmit>
 80005ce:	4603      	mov	r3, r0
 80005d0:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	6858      	ldr	r0, [r3, #4]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	891b      	ldrh	r3, [r3, #8]
 80005da:	2201      	movs	r2, #1
 80005dc:	4619      	mov	r1, r3
 80005de:	f001 fa93 	bl	8001b08 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d003      	beq.n	80005f0 <write_register+0x70>
	  printf("SPI transmit failed: %ld", res);
 80005e8:	68f9      	ldr	r1, [r7, #12]
 80005ea:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <write_register+0x78>)
 80005ec:	f003 f88c 	bl	8003708 <iprintf>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	080047e4 	.word	0x080047e4

080005fc <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	4611      	mov	r1, r2
 8000608:	461a      	mov	r2, r3
 800060a:	460b      	mov	r3, r1
 800060c:	71fb      	strb	r3, [r7, #7]
 800060e:	4613      	mov	r3, r2
 8000610:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8000612:	2380      	movs	r3, #128	@ 0x80
 8000614:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	6858      	ldr	r0, [r3, #4]
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	891b      	ldrh	r3, [r3, #8]
 800061e:	2200      	movs	r2, #0
 8000620:	4619      	mov	r1, r3
 8000622:	f001 fa71 	bl	8001b08 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	6818      	ldr	r0, [r3, #0]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	69db      	ldr	r3, [r3, #28]
 800062e:	f107 0117 	add.w	r1, r7, #23
 8000632:	2201      	movs	r2, #1
 8000634:	f001 ff14 	bl	8002460 <HAL_SPI_Transmit>
 8000638:	4603      	mov	r3, r0
 800063a:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 800063c:	79bb      	ldrb	r3, [r7, #6]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d108      	bne.n	8000654 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	79fa      	ldrb	r2, [r7, #7]
 8000648:	b292      	uxth	r2, r2
 800064a:	68b9      	ldr	r1, [r7, #8]
 800064c:	4618      	mov	r0, r3
 800064e:	f002 fb0d 	bl	8002c6c <HAL_SPI_Transmit_DMA>
 8000652:	e01b      	b.n	800068c <write_fifo+0x90>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	6818      	ldr	r0, [r3, #0]
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	b29a      	uxth	r2, r3
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	69db      	ldr	r3, [r3, #28]
 8000660:	68b9      	ldr	r1, [r7, #8]
 8000662:	f001 fefd 	bl	8002460 <HAL_SPI_Transmit>
 8000666:	4603      	mov	r3, r0
 8000668:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	6858      	ldr	r0, [r3, #4]
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	891b      	ldrh	r3, [r3, #8]
 8000672:	2201      	movs	r2, #1
 8000674:	4619      	mov	r1, r3
 8000676:	f001 fa47 	bl	8001b08 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <write_fifo+0x8a>
 8000680:	69bb      	ldr	r3, [r7, #24]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <write_fifo+0x90>
	  printf("SPI transmit failed");
 8000686:	4803      	ldr	r0, [pc, #12]	@ (8000694 <write_fifo+0x98>)
 8000688:	f003 f83e 	bl	8003708 <iprintf>
  }
}
 800068c:	3720      	adds	r7, #32
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	08004800 	.word	0x08004800

08000698 <set_mode>:
	  printf("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 80006a4:	78fb      	ldrb	r3, [r7, #3]
 80006a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	461a      	mov	r2, r3
 80006ae:	2101      	movs	r1, #1
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff65 	bl	8000580 <write_register>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	460b      	mov	r3, r1
 80006ca:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 80006cc:	78fb      	ldrb	r3, [r7, #3]
 80006ce:	2b2c      	cmp	r3, #44	@ 0x2c
 80006d0:	d801      	bhi.n	80006d6 <set_OCP+0x16>
    imax = 45;
 80006d2:	232d      	movs	r3, #45	@ 0x2d
 80006d4:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 80006d6:	78fb      	ldrb	r3, [r7, #3]
 80006d8:	2bf0      	cmp	r3, #240	@ 0xf0
 80006da:	d901      	bls.n	80006e0 <set_OCP+0x20>
    imax = 240;
 80006dc:	23f0      	movs	r3, #240	@ 0xf0
 80006de:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	2b81      	cmp	r3, #129	@ 0x81
 80006e4:	d809      	bhi.n	80006fa <set_OCP+0x3a>
    value = (imax - 45) / 5;
 80006e6:	78fb      	ldrb	r3, [r7, #3]
 80006e8:	3b2d      	subs	r3, #45	@ 0x2d
 80006ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000728 <set_OCP+0x68>)
 80006ec:	fb82 1203 	smull	r1, r2, r2, r3
 80006f0:	1052      	asrs	r2, r2, #1
 80006f2:	17db      	asrs	r3, r3, #31
 80006f4:	1ad3      	subs	r3, r2, r3
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	e008      	b.n	800070c <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 80006fa:	78fb      	ldrb	r3, [r7, #3]
 80006fc:	331e      	adds	r3, #30
 80006fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000728 <set_OCP+0x68>)
 8000700:	fb82 1203 	smull	r1, r2, r2, r3
 8000704:	1092      	asrs	r2, r2, #2
 8000706:	17db      	asrs	r3, r3, #31
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	f043 0320 	orr.w	r3, r3, #32
 8000712:	b2db      	uxtb	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	210b      	movs	r1, #11
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff31 	bl	8000580 <write_register>
}
 800071e:	bf00      	nop
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	66666667 	.word	0x66666667

0800072c <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 800072c:	b5b0      	push	{r4, r5, r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8000734:	211d      	movs	r1, #29
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f7ff feca 	bl	80004d0 <read_register>
 800073c:	4603      	mov	r3, r0
 800073e:	091b      	lsrs	r3, r3, #4
 8000740:	b2db      	uxtb	r3, r3
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2200      	movs	r2, #0
 8000746:	461c      	mov	r4, r3
 8000748:	4615      	mov	r5, r2
 800074a:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 800074e:	211e      	movs	r1, #30
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff febd 	bl	80004d0 <read_register>
 8000756:	4603      	mov	r3, r0
 8000758:	091b      	lsrs	r3, r3, #4
 800075a:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 800075c:	2304      	movs	r3, #4
 800075e:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8000760:	7bfb      	ldrb	r3, [r7, #15]
 8000762:	2b0a      	cmp	r3, #10
 8000764:	d908      	bls.n	8000778 <set_low_data_rate_optimization+0x4c>
 8000766:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800076a:	1fd1      	subs	r1, r2, #7
 800076c:	430b      	orrs	r3, r1
 800076e:	d103      	bne.n	8000778 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8000770:	7ffb      	ldrb	r3, [r7, #31]
 8000772:	f043 0308 	orr.w	r3, r3, #8
 8000776:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8000778:	7ffb      	ldrb	r3, [r7, #31]
 800077a:	461a      	mov	r2, r3
 800077c:	2126      	movs	r1, #38	@ 0x26
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff fefe 	bl	8000580 <write_register>
}
 8000784:	bf00      	nop
 8000786:	3720      	adds	r7, #32
 8000788:	46bd      	mov	sp, r7
 800078a:	bdb0      	pop	{r4, r5, r7, pc}

0800078c <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8000794:	2100      	movs	r1, #0
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ff7e 	bl	8000698 <set_mode>
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 80007ac:	2101      	movs	r1, #1
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff ff72 	bl	8000698 <set_mode>
}
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 80007c4:	211d      	movs	r1, #29
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff fe82 	bl	80004d0 <read_register>
 80007cc:	4603      	mov	r3, r0
 80007ce:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f023 0301 	bic.w	r3, r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	461a      	mov	r2, r3
 80007dc:	211d      	movs	r1, #29
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff fece 	bl	8000580 <write_register>
}
 80007e4:	bf00      	nop
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10e      	bne.n	800081e <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 8000800:	78fb      	ldrb	r3, [r7, #3]
 8000802:	2b0f      	cmp	r3, #15
 8000804:	d901      	bls.n	800080a <lora_set_tx_power+0x1e>
      level = 15;
 8000806:	230f      	movs	r3, #15
 8000808:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 800080a:	78fb      	ldrb	r3, [r7, #3]
 800080c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000810:	b2db      	uxtb	r3, r3
 8000812:	461a      	mov	r2, r3
 8000814:	2109      	movs	r1, #9
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f7ff feb2 	bl	8000580 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 800081c:	e02e      	b.n	800087c <lora_set_tx_power+0x90>
    if (level > 20) {
 800081e:	78fb      	ldrb	r3, [r7, #3]
 8000820:	2b14      	cmp	r3, #20
 8000822:	d901      	bls.n	8000828 <lora_set_tx_power+0x3c>
      level = 20;
 8000824:	2314      	movs	r3, #20
 8000826:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d801      	bhi.n	8000832 <lora_set_tx_power+0x46>
      level = 2;
 800082e:	2302      	movs	r3, #2
 8000830:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 8000832:	78fb      	ldrb	r3, [r7, #3]
 8000834:	2b11      	cmp	r3, #17
 8000836:	d90c      	bls.n	8000852 <lora_set_tx_power+0x66>
      level -= 3;
 8000838:	78fb      	ldrb	r3, [r7, #3]
 800083a:	3b03      	subs	r3, #3
 800083c:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 800083e:	2287      	movs	r2, #135	@ 0x87
 8000840:	214d      	movs	r1, #77	@ 0x4d
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff fe9c 	bl	8000580 <write_register>
      set_OCP(lora, 140);
 8000848:	218c      	movs	r1, #140	@ 0x8c
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff ff38 	bl	80006c0 <set_OCP>
 8000850:	e008      	b.n	8000864 <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 8000852:	2284      	movs	r2, #132	@ 0x84
 8000854:	214d      	movs	r1, #77	@ 0x4d
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f7ff fe92 	bl	8000580 <write_register>
      set_OCP(lora, 97);
 800085c:	2161      	movs	r1, #97	@ 0x61
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ff2e 	bl	80006c0 <set_OCP>
    level -= 2;
 8000864:	78fb      	ldrb	r3, [r7, #3]
 8000866:	3b02      	subs	r3, #2
 8000868:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 800086a:	78fb      	ldrb	r3, [r7, #3]
 800086c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000870:	b2db      	uxtb	r3, r3
 8000872:	461a      	mov	r2, r3
 8000874:	2109      	movs	r1, #9
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff fe82 	bl	8000580 <write_register>
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8000890:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	f04f 0100 	mov.w	r1, #0
 800089c:	04d9      	lsls	r1, r3, #19
 800089e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80008a2:	04d0      	lsls	r0, r2, #19
 80008a4:	4a19      	ldr	r2, [pc, #100]	@ (800090c <lora_set_frequency+0x88>)
 80008a6:	f04f 0300 	mov.w	r3, #0
 80008aa:	f7ff fc59 	bl	8000160 <__aeabi_uldivmod>
 80008ae:	4602      	mov	r2, r0
 80008b0:	460b      	mov	r3, r1
 80008b2:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 80008b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80008ba:	f04f 0200 	mov.w	r2, #0
 80008be:	f04f 0300 	mov.w	r3, #0
 80008c2:	0c02      	lsrs	r2, r0, #16
 80008c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008c8:	0c0b      	lsrs	r3, r1, #16
 80008ca:	b2d3      	uxtb	r3, r2
 80008cc:	461a      	mov	r2, r3
 80008ce:	2106      	movs	r1, #6
 80008d0:	68f8      	ldr	r0, [r7, #12]
 80008d2:	f7ff fe55 	bl	8000580 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 80008d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80008da:	f04f 0200 	mov.w	r2, #0
 80008de:	f04f 0300 	mov.w	r3, #0
 80008e2:	0a02      	lsrs	r2, r0, #8
 80008e4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80008e8:	0a0b      	lsrs	r3, r1, #8
 80008ea:	b2d3      	uxtb	r3, r2
 80008ec:	461a      	mov	r2, r3
 80008ee:	2107      	movs	r1, #7
 80008f0:	68f8      	ldr	r0, [r7, #12]
 80008f2:	f7ff fe45 	bl	8000580 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80008f6:	7c3b      	ldrb	r3, [r7, #16]
 80008f8:	461a      	mov	r2, r3
 80008fa:	2108      	movs	r1, #8
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f7ff fe3f 	bl	8000580 <write_register>
}
 8000902:	bf00      	nop
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	01e84800 	.word	0x01e84800

08000910 <lora_set_signal_bandwidth>:

  return snr / 5;
}

void lora_set_signal_bandwidth(lora_sx1276 *lora, uint64_t bw)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora && bw < LORA_BW_LAST);

  // REG_MODEM_CONFIG_1 has 2 more parameters:
  // Coding rate / Header mode, so read them before set bandwidth
  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 800091c:	211d      	movs	r1, #29
 800091e:	68f8      	ldr	r0, [r7, #12]
 8000920:	f7ff fdd6 	bl	80004d0 <read_register>
 8000924:	4603      	mov	r3, r0
 8000926:	75fb      	strb	r3, [r7, #23]
  // Signal bandwidth uses 4-7 bits of config
  mc1 = (mc1 & 0x0F) | bw << 4;
 8000928:	7dfb      	ldrb	r3, [r7, #23]
 800092a:	f003 030f 	and.w	r3, r3, #15
 800092e:	b2da      	uxtb	r2, r3
 8000930:	783b      	ldrb	r3, [r7, #0]
 8000932:	011b      	lsls	r3, r3, #4
 8000934:	b2db      	uxtb	r3, r3
 8000936:	4313      	orrs	r3, r2
 8000938:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 800093a:	7dfb      	ldrb	r3, [r7, #23]
 800093c:	461a      	mov	r2, r3
 800093e:	211d      	movs	r1, #29
 8000940:	68f8      	ldr	r0, [r7, #12]
 8000942:	f7ff fe1d 	bl	8000580 <write_register>

  set_low_data_rate_optimization(lora);
 8000946:	68f8      	ldr	r0, [r7, #12]
 8000948:	f7ff fef0 	bl	800072c <set_low_data_rate_optimization>
}
 800094c:	bf00      	nop
 800094e:	3718      	adds	r7, #24
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <lora_set_spreading_factor>:

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	460b      	mov	r3, r1
 800095e:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 8000960:	78fb      	ldrb	r3, [r7, #3]
 8000962:	2b05      	cmp	r3, #5
 8000964:	d802      	bhi.n	800096c <lora_set_spreading_factor+0x18>
    sf = 6;
 8000966:	2306      	movs	r3, #6
 8000968:	70fb      	strb	r3, [r7, #3]
 800096a:	e004      	b.n	8000976 <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 800096c:	78fb      	ldrb	r3, [r7, #3]
 800096e:	2b0c      	cmp	r3, #12
 8000970:	d901      	bls.n	8000976 <lora_set_spreading_factor+0x22>
    sf = 12;
 8000972:	230c      	movs	r3, #12
 8000974:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 8000976:	78fb      	ldrb	r3, [r7, #3]
 8000978:	2b06      	cmp	r3, #6
 800097a:	d10a      	bne.n	8000992 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 800097c:	22c5      	movs	r2, #197	@ 0xc5
 800097e:	2131      	movs	r1, #49	@ 0x31
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff fdfd 	bl	8000580 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 8000986:	220c      	movs	r2, #12
 8000988:	2137      	movs	r1, #55	@ 0x37
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fdf8 	bl	8000580 <write_register>
 8000990:	e009      	b.n	80009a6 <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8000992:	22c3      	movs	r2, #195	@ 0xc3
 8000994:	2131      	movs	r1, #49	@ 0x31
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f7ff fdf2 	bl	8000580 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 800099c:	220a      	movs	r2, #10
 800099e:	2137      	movs	r1, #55	@ 0x37
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff fded 	bl	8000580 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 80009a6:	211e      	movs	r1, #30
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fd91 	bl	80004d0 <read_register>
 80009ae:	4603      	mov	r3, r0
 80009b0:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 80009b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009b6:	f003 030f 	and.w	r3, r3, #15
 80009ba:	b25a      	sxtb	r2, r3
 80009bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	b25b      	sxtb	r3, r3
 80009c4:	4313      	orrs	r3, r2
 80009c6:	b25b      	sxtb	r3, r3
 80009c8:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	461a      	mov	r2, r3
 80009ce:	211e      	movs	r1, #30
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f7ff fdd5 	bl	8000580 <write_register>

  set_low_data_rate_optimization(lora);
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff fea8 	bl	800072c <set_low_data_rate_optimization>
}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <lora_set_crc>:

void lora_set_crc(lora_sx1276 *lora, uint8_t enable)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	460b      	mov	r3, r1
 80009ee:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 80009f0:	211e      	movs	r1, #30
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fd6c 	bl	80004d0 <read_register>
 80009f8:	4603      	mov	r3, r0
 80009fa:	73fb      	strb	r3, [r7, #15]

  if (enable) {
 80009fc:	78fb      	ldrb	r3, [r7, #3]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d004      	beq.n	8000a0c <lora_set_crc+0x28>
    mc2 |= MC2_CRC_ON;
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
 8000a04:	f043 0304 	orr.w	r3, r3, #4
 8000a08:	73fb      	strb	r3, [r7, #15]
 8000a0a:	e003      	b.n	8000a14 <lora_set_crc+0x30>
  } else {
    mc2 &= ~MC2_CRC_ON;
 8000a0c:	7bfb      	ldrb	r3, [r7, #15]
 8000a0e:	f023 0304 	bic.w	r3, r3, #4
 8000a12:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	461a      	mov	r2, r3
 8000a18:	211e      	movs	r1, #30
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff fdb0 	bl	8000580 <write_register>
}
 8000a20:	bf00      	nop
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <lora_set_coding_rate>:

void lora_set_coding_rate(lora_sx1276 *lora, uint8_t rate)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000a34:	211d      	movs	r1, #29
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f7ff fd4a 	bl	80004d0 <read_register>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	73fb      	strb	r3, [r7, #15]

  // coding rate bits are 1-3 in modem config 1 register
  mc1 |= rate << 1;
 8000a40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	b25a      	sxtb	r2, r3
 8000a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
 8000a54:	461a      	mov	r2, r3
 8000a56:	211d      	movs	r1, #29
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff fd91 	bl	8000580 <write_register>
}
 8000a5e:	bf00      	nop
 8000a60:	3710      	adds	r7, #16
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <lora_set_preamble_length>:

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b082      	sub	sp, #8
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8000a72:	887b      	ldrh	r3, [r7, #2]
 8000a74:	0a1b      	lsrs	r3, r3, #8
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2120      	movs	r1, #32
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f7ff fd7e 	bl	8000580 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8000a84:	887b      	ldrh	r3, [r7, #2]
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	f003 030f 	and.w	r3, r3, #15
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	2121      	movs	r1, #33	@ 0x21
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f7ff fd74 	bl	8000580 <write_register>
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8000aa8:	2142      	movs	r1, #66	@ 0x42
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff fd10 	bl	80004d0 <read_register>
 8000ab0:	4603      	mov	r3, r0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b084      	sub	sp, #16
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff fd03 	bl	80004d0 <read_register>
 8000aca:	4603      	mov	r3, r0
 8000acc:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
 8000ad0:	f003 0303 	and.w	r3, r3, #3
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d101      	bne.n	8000adc <lora_is_transmitting+0x22>
 8000ad8:	2305      	movs	r3, #5
 8000ada:	e000      	b.n	8000ade <lora_is_transmitting+0x24>
 8000adc:	2300      	movs	r3, #0
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b084      	sub	sp, #16
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	60f8      	str	r0, [r7, #12]
 8000aee:	60b9      	str	r1, [r7, #8]
 8000af0:	4611      	mov	r1, r2
 8000af2:	461a      	mov	r2, r3
 8000af4:	460b      	mov	r3, r1
 8000af6:	71fb      	strb	r3, [r7, #7]
 8000af8:	4613      	mov	r3, r2
 8000afa:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 8000afc:	68f8      	ldr	r0, [r7, #12]
 8000afe:	f7ff ffdc 	bl	8000aba <lora_is_transmitting>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <lora_send_packet_base+0x26>
    return LORA_BUSY;
 8000b08:	2305      	movs	r3, #5
 8000b0a:	e02c      	b.n	8000b66 <lora_send_packet_base+0x80>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	68f8      	ldr	r0, [r7, #12]
 8000b10:	f7ff fdc2 	bl	8000698 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f000 f873 	bl	8000c00 <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b20:	461a      	mov	r2, r3
 8000b22:	210d      	movs	r1, #13
 8000b24:	68f8      	ldr	r0, [r7, #12]
 8000b26:	f7ff fd2b 	bl	8000580 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b30:	461a      	mov	r2, r3
 8000b32:	210e      	movs	r1, #14
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f7ff fd23 	bl	8000580 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	2122      	movs	r1, #34	@ 0x22
 8000b40:	68f8      	ldr	r0, [r7, #12]
 8000b42:	f7ff fd1d 	bl	8000580 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	79fa      	ldrb	r2, [r7, #7]
 8000b4a:	68b9      	ldr	r1, [r7, #8]
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f7ff fd55 	bl	80005fc <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 8000b52:	79bb      	ldrb	r3, [r7, #6]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d101      	bne.n	8000b5c <lora_send_packet_base+0x76>
    return LORA_OK;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	e004      	b.n	8000b66 <lora_send_packet_base+0x80>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8000b5c:	2103      	movs	r1, #3
 8000b5e:	68f8      	ldr	r0, [r7, #12]
 8000b60:	f7ff fd9a 	bl	8000698 <set_mode>
  return LORA_OK;
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b084      	sub	sp, #16
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	60f8      	str	r0, [r7, #12]
 8000b76:	60b9      	str	r1, [r7, #8]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8000b7c:	79fa      	ldrb	r2, [r7, #7]
 8000b7e:	2302      	movs	r3, #2
 8000b80:	68b9      	ldr	r1, [r7, #8]
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f7ff ffaf 	bl	8000ae6 <lora_send_packet_base>
 8000b88:	4603      	mov	r3, r0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <lora_send_packet_blocking>:
  // Send packet
  set_mode(lora, OPMODE_TX);
}

uint8_t lora_send_packet_blocking(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint32_t timeout)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b086      	sub	sp, #24
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && data && data_len > 0 && timeout > 0);

  uint8_t res = lora_send_packet(lora, data, data_len);
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	68b9      	ldr	r1, [r7, #8]
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff ffe0 	bl	8000b6e <lora_send_packet>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	74fb      	strb	r3, [r7, #19]

  if (res == LORA_OK) {
 8000bb2:	7cfb      	ldrb	r3, [r7, #19]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d11e      	bne.n	8000bf6 <lora_send_packet_blocking+0x64>
    // Wait until packet gets transmitted
    uint32_t elapsed = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
    while (elapsed < timeout) {
 8000bbc:	e017      	b.n	8000bee <lora_send_packet_blocking+0x5c>
      uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 8000bbe:	2112      	movs	r1, #18
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff fc85 	bl	80004d0 <read_register>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	74bb      	strb	r3, [r7, #18]
      if (state & IRQ_FLAGS_TX_DONE) {
 8000bca:	7cbb      	ldrb	r3, [r7, #18]
 8000bcc:	f003 0308 	and.w	r3, r3, #8
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <lora_send_packet_blocking+0x50>
        // Packet sent
        write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8000bd4:	2208      	movs	r2, #8
 8000bd6:	2112      	movs	r1, #18
 8000bd8:	68f8      	ldr	r0, [r7, #12]
 8000bda:	f7ff fcd1 	bl	8000580 <write_register>
        return LORA_OK;
 8000bde:	2300      	movs	r3, #0
 8000be0:	e00a      	b.n	8000bf8 <lora_send_packet_blocking+0x66>
      }
      HAL_Delay(1);
 8000be2:	2001      	movs	r0, #1
 8000be4:	f000 fc78 	bl	80014d8 <HAL_Delay>
      elapsed++;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	3301      	adds	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
    while (elapsed < timeout) {
 8000bee:	697a      	ldr	r2, [r7, #20]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d3e3      	bcc.n	8000bbe <lora_send_packet_blocking+0x2c>
    }
  }

  return LORA_TIMEOUT;
 8000bf6:	2302      	movs	r3, #2
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8000c08:	2208      	movs	r2, #8
 8000c0a:	2112      	movs	r1, #18
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff fcb7 	bl	8000580 <write_register>
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
 8000c28:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	68ba      	ldr	r2, [r7, #8]
 8000c2e:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	887a      	ldrh	r2, [r7, #2]
 8000c3a:	811a      	strh	r2, [r3, #8]
  lora->frequency = freq;
 8000c3c:	6a3a      	ldr	r2, [r7, #32]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	621a      	str	r2, [r3, #32]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	2201      	movs	r2, #1
 8000c46:	625a      	str	r2, [r3, #36]	@ 0x24
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	2200      	movs	r2, #0
 8000c54:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c5e:	61da      	str	r2, [r3, #28]
//  lora->reset_port = RESET_GPIO_Port;
//  lora->reset_pin = RESET_Pin;
  lora->DIO0_port = DIO0_GPIO_Port;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4a25      	ldr	r2, [pc, #148]	@ (8000cf8 <lora_init+0xdc>)
 8000c64:	615a      	str	r2, [r3, #20]
  lora->DIO0_pin = DIO0_Pin;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	2201      	movs	r2, #1
 8000c6a:	831a      	strh	r2, [r3, #24]
//  }
//  else
//	  return LORA_OK;

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8000c6c:	68f8      	ldr	r0, [r7, #12]
 8000c6e:	f7ff fd8d 	bl	800078c <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f7ff fd8a 	bl	800078c <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 8000c78:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000c7c:	68f8      	ldr	r0, [r7, #12]
 8000c7e:	f7ff fe01 	bl	8000884 <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8000c82:	2107      	movs	r1, #7
 8000c84:	68f8      	ldr	r0, [r7, #12]
 8000c86:	f7ff fe65 	bl	8000954 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 8000c8a:	210a      	movs	r1, #10
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f7ff feea 	bl	8000a66 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8000c92:	68f8      	ldr	r0, [r7, #12]
 8000c94:	f7ff fd92 	bl	80007bc <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8000c98:	210c      	movs	r1, #12
 8000c9a:	68f8      	ldr	r0, [r7, #12]
 8000c9c:	f7ff fc18 	bl	80004d0 <read_register>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8000ca4:	7dfb      	ldrb	r3, [r7, #23]
 8000ca6:	f043 0303 	orr.w	r3, r3, #3
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	461a      	mov	r2, r3
 8000cae:	210c      	movs	r1, #12
 8000cb0:	68f8      	ldr	r0, [r7, #12]
 8000cb2:	f7ff fc65 	bl	8000580 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	2126      	movs	r1, #38	@ 0x26
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f7ff fc60 	bl	8000580 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8000cc0:	2111      	movs	r1, #17
 8000cc2:	68f8      	ldr	r0, [r7, #12]
 8000cc4:	f7ff fd92 	bl	80007ec <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8000cc8:	68f8      	ldr	r0, [r7, #12]
 8000cca:	f7ff fd6b 	bl	80007a4 <lora_mode_standby>

  uint8_t ver = lora_version(lora);
 8000cce:	68f8      	ldr	r0, [r7, #12]
 8000cd0:	f7ff fee6 	bl	8000aa0 <lora_version>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	75bb      	strb	r3, [r7, #22]
  if (ver != LORA_COMPATIBLE_VERSION) {
 8000cd8:	7dbb      	ldrb	r3, [r7, #22]
 8000cda:	2b12      	cmp	r3, #18
 8000cdc:	d006      	beq.n	8000cec <lora_init+0xd0>
	  printf("Got wrong radio version 0x%x, expected 0x12\r\n", ver);
 8000cde:	7dbb      	ldrb	r3, [r7, #22]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4806      	ldr	r0, [pc, #24]	@ (8000cfc <lora_init+0xe0>)
 8000ce4:	f002 fd10 	bl	8003708 <iprintf>
    return LORA_ERROR;
 8000ce8:	2304      	movs	r3, #4
 8000cea:	e000      	b.n	8000cee <lora_init+0xd2>
  }
  else
	  return LORA_OK;
 8000cec:	2300      	movs	r3, #0
  //return LORA_OK;
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3718      	adds	r7, #24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40010c00 	.word	0x40010c00
 8000cfc:	08004854 	.word	0x08004854

08000d00 <uart_print>:
char buff[50];
uint8_t tx_buf[32];
uint8_t rx_buf[32];
uint8_t err;
uint32_t seq = 0;
void uart_print(const char *s) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), 100);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fa21 	bl	8000150 <strlen>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	2364      	movs	r3, #100	@ 0x64
 8000d14:	6879      	ldr	r1, [r7, #4]
 8000d16:	4803      	ldr	r0, [pc, #12]	@ (8000d24 <uart_print+0x24>)
 8000d18:	f002 fa5f 	bl	80031da <HAL_UART_Transmit>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200000dc 	.word	0x200000dc

08000d28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b092      	sub	sp, #72	@ 0x48
 8000d2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d2e:	f000 fb71 	bl	8001414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d32:	f000 f87f 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d36:	f000 f919 	bl	8000f6c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000d3a:	f000 f8b7 	bl	8000eac <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000d3e:	f000 f8eb 	bl	8000f18 <MX_USART1_UART_Init>
//	myLoRa.preamble				       = 5;
//
//	LoRa_reset(&myLoRa);
//	check_lora = LoRa_init(&myLoRa);

	myLoRa.reset_port = RESET_GPIO_Port;
 8000d42:	4b33      	ldr	r3, [pc, #204]	@ (8000e10 <main+0xe8>)
 8000d44:	4a33      	ldr	r2, [pc, #204]	@ (8000e14 <main+0xec>)
 8000d46:	60da      	str	r2, [r3, #12]
	myLoRa.reset_pin = RESET_Pin;
 8000d48:	4b31      	ldr	r3, [pc, #196]	@ (8000e10 <main+0xe8>)
 8000d4a:	2202      	movs	r2, #2
 8000d4c:	821a      	strh	r2, [r3, #16]
  lora_reset(&myLoRa);
 8000d4e:	4830      	ldr	r0, [pc, #192]	@ (8000e10 <main+0xe8>)
 8000d50:	f7ff fba0 	bl	8000494 <lora_reset>
  check_lora = lora_init(&myLoRa, &hspi1, NSS_GPIO_Port, NSS_Pin, LORA_BASE_FREQUENCY_VN);
 8000d54:	a32c      	add	r3, pc, #176	@ (adr r3, 8000e08 <main+0xe0>)
 8000d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d5a:	e9cd 2300 	strd	r2, r3, [sp]
 8000d5e:	2310      	movs	r3, #16
 8000d60:	4a2d      	ldr	r2, [pc, #180]	@ (8000e18 <main+0xf0>)
 8000d62:	492e      	ldr	r1, [pc, #184]	@ (8000e1c <main+0xf4>)
 8000d64:	482a      	ldr	r0, [pc, #168]	@ (8000e10 <main+0xe8>)
 8000d66:	f7ff ff59 	bl	8000c1c <lora_init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e20 <main+0xf8>)
 8000d70:	801a      	strh	r2, [r3, #0]

  lora_set_spreading_factor(&myLoRa, 7);                 // SF7
 8000d72:	2107      	movs	r1, #7
 8000d74:	4826      	ldr	r0, [pc, #152]	@ (8000e10 <main+0xe8>)
 8000d76:	f7ff fded 	bl	8000954 <lora_set_spreading_factor>
  lora_set_signal_bandwidth(&myLoRa, LORA_BANDWIDTH_125_KHZ); // BW 125kHz
 8000d7a:	f04f 0207 	mov.w	r2, #7
 8000d7e:	f04f 0300 	mov.w	r3, #0
 8000d82:	4823      	ldr	r0, [pc, #140]	@ (8000e10 <main+0xe8>)
 8000d84:	f7ff fdc4 	bl	8000910 <lora_set_signal_bandwidth>
  lora_set_coding_rate(&myLoRa, LORA_CODING_RATE_4_5);   // CR 4/5
 8000d88:	2108      	movs	r1, #8
 8000d8a:	4821      	ldr	r0, [pc, #132]	@ (8000e10 <main+0xe8>)
 8000d8c:	f7ff fe4c 	bl	8000a28 <lora_set_coding_rate>
  lora_set_tx_power(&myLoRa, 17);                        // 17 dBm
 8000d90:	2111      	movs	r1, #17
 8000d92:	481f      	ldr	r0, [pc, #124]	@ (8000e10 <main+0xe8>)
 8000d94:	f7ff fd2a 	bl	80007ec <lora_set_tx_power>
  lora_set_preamble_length(&myLoRa, 8);                  // Preamble = 8
 8000d98:	2108      	movs	r1, #8
 8000d9a:	481d      	ldr	r0, [pc, #116]	@ (8000e10 <main+0xe8>)
 8000d9c:	f7ff fe63 	bl	8000a66 <lora_set_preamble_length>
  lora_set_crc(&myLoRa, 1);                              // Enable CRC
 8000da0:	2101      	movs	r1, #1
 8000da2:	481b      	ldr	r0, [pc, #108]	@ (8000e10 <main+0xe8>)
 8000da4:	f7ff fe1e 	bl	80009e4 <lora_set_crc>
  lora_set_explicit_header_mode(&myLoRa);                // Explicit header
 8000da8:	4819      	ldr	r0, [pc, #100]	@ (8000e10 <main+0xe8>)
 8000daa:	f7ff fd07 	bl	80007bc <lora_set_explicit_header_mode>
//	HAL_Delay(1500);
//	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);


      // Chun b payload vi s th t
      sprintf((char*)tx_buf, "HELLO_TX0_%lu", seq++);
 8000dae:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <main+0xfc>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	1c5a      	adds	r2, r3, #1
 8000db4:	491b      	ldr	r1, [pc, #108]	@ (8000e24 <main+0xfc>)
 8000db6:	600a      	str	r2, [r1, #0]
 8000db8:	461a      	mov	r2, r3
 8000dba:	491b      	ldr	r1, [pc, #108]	@ (8000e28 <main+0x100>)
 8000dbc:	481b      	ldr	r0, [pc, #108]	@ (8000e2c <main+0x104>)
 8000dbe:	f002 fcb5 	bl	800372c <siprintf>

      // Gi gi
      if (lora_send_packet_blocking(&myLoRa, tx_buf, strlen((char*)tx_buf), 2000) == LORA_OK) {
 8000dc2:	481a      	ldr	r0, [pc, #104]	@ (8000e2c <main+0x104>)
 8000dc4:	f7ff f9c4 	bl	8000150 <strlen>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dd0:	4916      	ldr	r1, [pc, #88]	@ (8000e2c <main+0x104>)
 8000dd2:	480f      	ldr	r0, [pc, #60]	@ (8000e10 <main+0xe8>)
 8000dd4:	f7ff fedd 	bl	8000b92 <lora_send_packet_blocking>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10d      	bne.n	8000dfa <main+0xd2>
          char buf[64];
          sprintf(buf, "TX: %s\r\n", tx_buf);
 8000dde:	463b      	mov	r3, r7
 8000de0:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <main+0x104>)
 8000de2:	4913      	ldr	r1, [pc, #76]	@ (8000e30 <main+0x108>)
 8000de4:	4618      	mov	r0, r3
 8000de6:	f002 fca1 	bl	800372c <siprintf>
          uart_print(buf);
 8000dea:	463b      	mov	r3, r7
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff87 	bl	8000d00 <uart_print>
          HAL_Delay(3000);
 8000df2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000df6:	f000 fb6f 	bl	80014d8 <HAL_Delay>
//          sprintf(buf, "No ACK received for seq=%lu (err=%d)\r\n", seq, err);
//          uart_print(buf);
//      }

      //seq++;
      HAL_Delay(1000); // 1 giy gia cc gi
 8000dfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dfe:	f000 fb6b 	bl	80014d8 <HAL_Delay>
      sprintf((char*)tx_buf, "HELLO_TX0_%lu", seq++);
 8000e02:	e7d4      	b.n	8000dae <main+0x86>
 8000e04:	f3af 8000 	nop.w
 8000e08:	36d61600 	.word	0x36d61600
 8000e0c:	00000000 	.word	0x00000000
 8000e10:	20000124 	.word	0x20000124
 8000e14:	40010c00 	.word	0x40010c00
 8000e18:	40010800 	.word	0x40010800
 8000e1c:	20000084 	.word	0x20000084
 8000e20:	20000150 	.word	0x20000150
 8000e24:	20000174 	.word	0x20000174
 8000e28:	08004884 	.word	0x08004884
 8000e2c:	20000154 	.word	0x20000154
 8000e30:	08004894 	.word	0x08004894

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b090      	sub	sp, #64	@ 0x40
 8000e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0318 	add.w	r3, r7, #24
 8000e3e:	2228      	movs	r2, #40	@ 0x28
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f002 fcd7 	bl	80037f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5e:	2310      	movs	r3, #16
 8000e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e66:	f107 0318 	add.w	r3, r7, #24
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fe64 	bl	8001b38 <HAL_RCC_OscConfig>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000e76:	f000 f907 	bl	8001088 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 f8d2 	bl	800203c <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e9e:	f000 f8f3 	bl	8001088 <Error_Handler>
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	3740      	adds	r7, #64	@ 0x40
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000eb0:	4b17      	ldr	r3, [pc, #92]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000eb2:	4a18      	ldr	r2, [pc, #96]	@ (8000f14 <MX_SPI1_Init+0x68>)
 8000eb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eb6:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000eb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ebc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ebe:	4b14      	ldr	r3, [pc, #80]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ec4:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000edc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ede:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000eea:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ef0:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ef6:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000ef8:	220a      	movs	r2, #10
 8000efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000efc:	4804      	ldr	r0, [pc, #16]	@ (8000f10 <MX_SPI1_Init+0x64>)
 8000efe:	f001 fa2b 	bl	8002358 <HAL_SPI_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f08:	f000 f8be 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000084 	.word	0x20000084
 8000f14:	40013000 	.word	0x40013000

08000f18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f1e:	4a12      	ldr	r2, [pc, #72]	@ (8000f68 <MX_USART1_UART_Init+0x50>)
 8000f20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f22:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f36:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f3e:	220c      	movs	r2, #12
 8000f40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f4e:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <MX_USART1_UART_Init+0x4c>)
 8000f50:	f002 f8f3 	bl	800313a <HAL_UART_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f5a:	f000 f895 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200000dc 	.word	0x200000dc
 8000f68:	40013800 	.word	0x40013800

08000f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f80:	4b3d      	ldr	r3, [pc, #244]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	4a3c      	ldr	r2, [pc, #240]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000f86:	f043 0310 	orr.w	r3, r3, #16
 8000f8a:	6193      	str	r3, [r2, #24]
 8000f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	f003 0310 	and.w	r3, r3, #16
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f98:	4b37      	ldr	r3, [pc, #220]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	4a36      	ldr	r2, [pc, #216]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000f9e:	f043 0320 	orr.w	r3, r3, #32
 8000fa2:	6193      	str	r3, [r2, #24]
 8000fa4:	4b34      	ldr	r3, [pc, #208]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f003 0320 	and.w	r3, r3, #32
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	4b31      	ldr	r3, [pc, #196]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a30      	ldr	r2, [pc, #192]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fb6:	f043 0304 	orr.w	r3, r3, #4
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b2e      	ldr	r3, [pc, #184]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0304 	and.w	r3, r3, #4
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	4a2a      	ldr	r2, [pc, #168]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fce:	f043 0308 	orr.w	r3, r3, #8
 8000fd2:	6193      	str	r3, [r2, #24]
 8000fd4:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <MX_GPIO_Init+0x10c>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	f003 0308 	and.w	r3, r3, #8
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fe6:	4825      	ldr	r0, [pc, #148]	@ (800107c <MX_GPIO_Init+0x110>)
 8000fe8:	f000 fd8e 	bl	8001b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2110      	movs	r1, #16
 8000ff0:	4823      	ldr	r0, [pc, #140]	@ (8001080 <MX_GPIO_Init+0x114>)
 8000ff2:	f000 fd89 	bl	8001b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	4822      	ldr	r0, [pc, #136]	@ (8001084 <MX_GPIO_Init+0x118>)
 8000ffc:	f000 fd84 	bl	8001b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001000:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2302      	movs	r3, #2
 8001010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4619      	mov	r1, r3
 8001018:	4818      	ldr	r0, [pc, #96]	@ (800107c <MX_GPIO_Init+0x110>)
 800101a:	f000 fbf1 	bl	8001800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800101e:	2310      	movs	r3, #16
 8001020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
 8001024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2302      	movs	r3, #2
 800102c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	4619      	mov	r1, r3
 8001034:	4812      	ldr	r0, [pc, #72]	@ (8001080 <MX_GPIO_Init+0x114>)
 8001036:	f000 fbe3 	bl	8001800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800103a:	2301      	movs	r3, #1
 800103c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001046:	f107 0310 	add.w	r3, r7, #16
 800104a:	4619      	mov	r1, r3
 800104c:	480d      	ldr	r0, [pc, #52]	@ (8001084 <MX_GPIO_Init+0x118>)
 800104e:	f000 fbd7 	bl	8001800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001052:	2302      	movs	r3, #2
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001056:	2301      	movs	r3, #1
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2302      	movs	r3, #2
 8001060:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	4619      	mov	r1, r3
 8001068:	4806      	ldr	r0, [pc, #24]	@ (8001084 <MX_GPIO_Init+0x118>)
 800106a:	f000 fbc9 	bl	8001800 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800106e:	bf00      	nop
 8001070:	3720      	adds	r7, #32
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000
 800107c:	40011000 	.word	0x40011000
 8001080:	40010800 	.word	0x40010800
 8001084:	40010c00 	.word	0x40010c00

08001088 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800108c:	b672      	cpsid	i
}
 800108e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <Error_Handler+0x8>

08001094 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <HAL_MspInit+0x5c>)
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	4a14      	ldr	r2, [pc, #80]	@ (80010f0 <HAL_MspInit+0x5c>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6193      	str	r3, [r2, #24]
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <HAL_MspInit+0x5c>)
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b2:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <HAL_MspInit+0x5c>)
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	4a0e      	ldr	r2, [pc, #56]	@ (80010f0 <HAL_MspInit+0x5c>)
 80010b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010bc:	61d3      	str	r3, [r2, #28]
 80010be:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <HAL_MspInit+0x5c>)
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_MspInit+0x60>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <HAL_MspInit+0x60>)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e6:	bf00      	nop
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40010000 	.word	0x40010000

080010f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a1b      	ldr	r2, [pc, #108]	@ (8001180 <HAL_SPI_MspInit+0x88>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d12f      	bne.n	8001178 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	4a19      	ldr	r2, [pc, #100]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 800111e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001122:	6193      	str	r3, [r2, #24]
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a13      	ldr	r2, [pc, #76]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <HAL_SPI_MspInit+0x8c>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001148:	23a0      	movs	r3, #160	@ 0xa0
 800114a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114c:	2302      	movs	r3, #2
 800114e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001150:	2303      	movs	r3, #3
 8001152:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	4619      	mov	r1, r3
 800115a:	480b      	ldr	r0, [pc, #44]	@ (8001188 <HAL_SPI_MspInit+0x90>)
 800115c:	f000 fb50 	bl	8001800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001160:	2340      	movs	r3, #64	@ 0x40
 8001162:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116c:	f107 0310 	add.w	r3, r7, #16
 8001170:	4619      	mov	r1, r3
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <HAL_SPI_MspInit+0x90>)
 8001174:	f000 fb44 	bl	8001800 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001178:	bf00      	nop
 800117a:	3720      	adds	r7, #32
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40013000 	.word	0x40013000
 8001184:	40021000 	.word	0x40021000
 8001188:	40010800 	.word	0x40010800

0800118c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <HAL_UART_MspInit+0x8c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d131      	bne.n	8001210 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a1a      	ldr	r2, [pc, #104]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a14      	ldr	r2, [pc, #80]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_UART_MspInit+0x90>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0310 	add.w	r3, r7, #16
 80011ee:	4619      	mov	r1, r3
 80011f0:	480b      	ldr	r0, [pc, #44]	@ (8001220 <HAL_UART_MspInit+0x94>)
 80011f2:	f000 fb05 	bl	8001800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	4619      	mov	r1, r3
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <HAL_UART_MspInit+0x94>)
 800120c:	f000 faf8 	bl	8001800 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001210:	bf00      	nop
 8001212:	3720      	adds	r7, #32
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40013800 	.word	0x40013800
 800121c:	40021000 	.word	0x40021000
 8001220:	40010800 	.word	0x40010800

08001224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <NMI_Handler+0x4>

0800122c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <HardFault_Handler+0x4>

08001234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <MemManage_Handler+0x4>

0800123c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <BusFault_Handler+0x4>

08001244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <UsageFault_Handler+0x4>

0800124c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001274:	f000 f914 	bl	80014a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}

0800127c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	e00a      	b.n	80012a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800128e:	f3af 8000 	nop.w
 8001292:	4601      	mov	r1, r0
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	60ba      	str	r2, [r7, #8]
 800129a:	b2ca      	uxtb	r2, r1
 800129c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	3301      	adds	r3, #1
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	697a      	ldr	r2, [r7, #20]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	dbf0      	blt.n	800128e <_read+0x12>
  }

  return len;
 80012ac:	687b      	ldr	r3, [r7, #4]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b086      	sub	sp, #24
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	e009      	b.n	80012dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	60ba      	str	r2, [r7, #8]
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3301      	adds	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	dbf1      	blt.n	80012c8 <_write+0x12>
  }
  return len;
 80012e4:	687b      	ldr	r3, [r7, #4]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <_close>:

int _close(int file)
{
 80012ee:	b480      	push	{r7}
 80012f0:	b083      	sub	sp, #12
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001314:	605a      	str	r2, [r3, #4]
  return 0;
 8001316:	2300      	movs	r3, #0
}
 8001318:	4618      	mov	r0, r3
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <_isatty>:

int _isatty(int file)
{
 8001322:	b480      	push	{r7}
 8001324:	b083      	sub	sp, #12
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800132a:	2301      	movs	r3, #1
}
 800132c:	4618      	mov	r0, r3
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	bc80      	pop	{r7}
 8001334:	4770      	bx	lr

08001336 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001336:	b480      	push	{r7}
 8001338:	b085      	sub	sp, #20
 800133a:	af00      	add	r7, sp, #0
 800133c:	60f8      	str	r0, [r7, #12]
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
	...

08001350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001358:	4a14      	ldr	r2, [pc, #80]	@ (80013ac <_sbrk+0x5c>)
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <_sbrk+0x60>)
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <_sbrk+0x64>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d102      	bne.n	8001372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800136c:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <_sbrk+0x64>)
 800136e:	4a12      	ldr	r2, [pc, #72]	@ (80013b8 <_sbrk+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	429a      	cmp	r2, r3
 800137e:	d207      	bcs.n	8001390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001380:	f002 fa88 	bl	8003894 <__errno>
 8001384:	4603      	mov	r3, r0
 8001386:	220c      	movs	r2, #12
 8001388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138a:	f04f 33ff 	mov.w	r3, #4294967295
 800138e:	e009      	b.n	80013a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <_sbrk+0x64>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001396:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	4a05      	ldr	r2, [pc, #20]	@ (80013b4 <_sbrk+0x64>)
 80013a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013a2:	68fb      	ldr	r3, [r7, #12]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20005000 	.word	0x20005000
 80013b0:	00000400 	.word	0x00000400
 80013b4:	20000178 	.word	0x20000178
 80013b8:	200002d0 	.word	0x200002d0

080013bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013c8:	f7ff fff8 	bl	80013bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013ce:	490c      	ldr	r1, [pc, #48]	@ (8001400 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001404 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d4:	e002      	b.n	80013dc <LoopCopyDataInit>

080013d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013da:	3304      	adds	r3, #4

080013dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e0:	d3f9      	bcc.n	80013d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013e2:	4a09      	ldr	r2, [pc, #36]	@ (8001408 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013e4:	4c09      	ldr	r4, [pc, #36]	@ (800140c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e8:	e001      	b.n	80013ee <LoopFillZerobss>

080013ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013ec:	3204      	adds	r2, #4

080013ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f0:	d3fb      	bcc.n	80013ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013f2:	f002 fa55 	bl	80038a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013f6:	f7ff fc97 	bl	8000d28 <main>
  bx lr
 80013fa:	4770      	bx	lr
  ldr r0, =_sdata
 80013fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001400:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001404:	08004910 	.word	0x08004910
  ldr r2, =_sbss
 8001408:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800140c:	200002cc 	.word	0x200002cc

08001410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001410:	e7fe      	b.n	8001410 <ADC1_2_IRQHandler>
	...

08001414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_Init+0x28>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a07      	ldr	r2, [pc, #28]	@ (800143c <HAL_Init+0x28>)
 800141e:	f043 0310 	orr.w	r3, r3, #16
 8001422:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001424:	2003      	movs	r0, #3
 8001426:	f000 f92b 	bl	8001680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800142a:	200f      	movs	r0, #15
 800142c:	f000 f808 	bl	8001440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001430:	f7ff fe30 	bl	8001094 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40022000 	.word	0x40022000

08001440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <HAL_InitTick+0x54>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_InitTick+0x58>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001456:	fbb3 f3f1 	udiv	r3, r3, r1
 800145a:	fbb2 f3f3 	udiv	r3, r2, r3
 800145e:	4618      	mov	r0, r3
 8001460:	f000 f935 	bl	80016ce <HAL_SYSTICK_Config>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e00e      	b.n	800148c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b0f      	cmp	r3, #15
 8001472:	d80a      	bhi.n	800148a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001474:	2200      	movs	r2, #0
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f000 f90b 	bl	8001696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001480:	4a06      	ldr	r2, [pc, #24]	@ (800149c <HAL_InitTick+0x5c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	e000      	b.n	800148c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000000 	.word	0x20000000
 8001498:	20000008 	.word	0x20000008
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <HAL_IncTick+0x1c>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <HAL_IncTick+0x20>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	4a03      	ldr	r2, [pc, #12]	@ (80014c0 <HAL_IncTick+0x20>)
 80014b2:	6013      	str	r3, [r2, #0]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	20000008 	.word	0x20000008
 80014c0:	2000017c 	.word	0x2000017c

080014c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return uwTick;
 80014c8:	4b02      	ldr	r3, [pc, #8]	@ (80014d4 <HAL_GetTick+0x10>)
 80014ca:	681b      	ldr	r3, [r3, #0]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	2000017c 	.word	0x2000017c

080014d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014e0:	f7ff fff0 	bl	80014c4 <HAL_GetTick>
 80014e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f0:	d005      	beq.n	80014fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014f2:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <HAL_Delay+0x44>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4413      	add	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014fe:	bf00      	nop
 8001500:	f7ff ffe0 	bl	80014c4 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	429a      	cmp	r2, r3
 800150e:	d8f7      	bhi.n	8001500 <HAL_Delay+0x28>
  {
  }
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000008 	.word	0x20000008

08001520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001530:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <__NVIC_SetPriorityGrouping+0x44>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800153c:	4013      	ands	r3, r2
 800153e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001548:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800154c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001552:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <__NVIC_SetPriorityGrouping+0x44>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	60d3      	str	r3, [r2, #12]
}
 8001558:	bf00      	nop
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800156c:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <__NVIC_GetPriorityGrouping+0x18>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	f003 0307 	and.w	r3, r3, #7
}
 8001576:	4618      	mov	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	6039      	str	r1, [r7, #0]
 800158e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	2b00      	cmp	r3, #0
 8001596:	db0a      	blt.n	80015ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	b2da      	uxtb	r2, r3
 800159c:	490c      	ldr	r1, [pc, #48]	@ (80015d0 <__NVIC_SetPriority+0x4c>)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	0112      	lsls	r2, r2, #4
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	440b      	add	r3, r1
 80015a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015ac:	e00a      	b.n	80015c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	4908      	ldr	r1, [pc, #32]	@ (80015d4 <__NVIC_SetPriority+0x50>)
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	f003 030f 	and.w	r3, r3, #15
 80015ba:	3b04      	subs	r3, #4
 80015bc:	0112      	lsls	r2, r2, #4
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	440b      	add	r3, r1
 80015c2:	761a      	strb	r2, [r3, #24]
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000e100 	.word	0xe000e100
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d8:	b480      	push	{r7}
 80015da:	b089      	sub	sp, #36	@ 0x24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f1c3 0307 	rsb	r3, r3, #7
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	bf28      	it	cs
 80015f6:	2304      	movcs	r3, #4
 80015f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	3304      	adds	r3, #4
 80015fe:	2b06      	cmp	r3, #6
 8001600:	d902      	bls.n	8001608 <NVIC_EncodePriority+0x30>
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3b03      	subs	r3, #3
 8001606:	e000      	b.n	800160a <NVIC_EncodePriority+0x32>
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800160c:	f04f 32ff 	mov.w	r2, #4294967295
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43da      	mvns	r2, r3
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	401a      	ands	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001620:	f04f 31ff 	mov.w	r1, #4294967295
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	fa01 f303 	lsl.w	r3, r1, r3
 800162a:	43d9      	mvns	r1, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001630:	4313      	orrs	r3, r2
         );
}
 8001632:	4618      	mov	r0, r3
 8001634:	3724      	adds	r7, #36	@ 0x24
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3b01      	subs	r3, #1
 8001648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800164c:	d301      	bcc.n	8001652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800164e:	2301      	movs	r3, #1
 8001650:	e00f      	b.n	8001672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <SysTick_Config+0x40>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800165a:	210f      	movs	r1, #15
 800165c:	f04f 30ff 	mov.w	r0, #4294967295
 8001660:	f7ff ff90 	bl	8001584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001664:	4b05      	ldr	r3, [pc, #20]	@ (800167c <SysTick_Config+0x40>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800166a:	4b04      	ldr	r3, [pc, #16]	@ (800167c <SysTick_Config+0x40>)
 800166c:	2207      	movs	r2, #7
 800166e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	e000e010 	.word	0xe000e010

08001680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff49 	bl	8001520 <__NVIC_SetPriorityGrouping>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a8:	f7ff ff5e 	bl	8001568 <__NVIC_GetPriorityGrouping>
 80016ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff ff90 	bl	80015d8 <NVIC_EncodePriority>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff5f 	bl	8001584 <__NVIC_SetPriority>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ffb0 	bl	800163c <SysTick_Config>
 80016dc:	4603      	mov	r3, r0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016f4:	2300      	movs	r3, #0
 80016f6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d101      	bne.n	8001706 <HAL_DMA_Start_IT+0x20>
 8001702:	2302      	movs	r3, #2
 8001704:	e04b      	b.n	800179e <HAL_DMA_Start_IT+0xb8>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b01      	cmp	r3, #1
 8001718:	d13a      	bne.n	8001790 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2202      	movs	r2, #2
 800171e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2200      	movs	r2, #0
 8001726:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 0201 	bic.w	r2, r2, #1
 8001736:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f000 f831 	bl	80017a6 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001748:	2b00      	cmp	r3, #0
 800174a:	d008      	beq.n	800175e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 020e 	orr.w	r2, r2, #14
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	e00f      	b.n	800177e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 0204 	bic.w	r2, r2, #4
 800176c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f042 020a 	orr.w	r2, r2, #10
 800177c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f042 0201 	orr.w	r2, r2, #1
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	e005      	b.n	800179c <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001798:	2302      	movs	r3, #2
 800179a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800179c:	7dfb      	ldrb	r3, [r7, #23]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b085      	sub	sp, #20
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b10      	cmp	r3, #16
 80017d2:	d108      	bne.n	80017e6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68ba      	ldr	r2, [r7, #8]
 80017e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80017e4:	e007      	b.n	80017f6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	60da      	str	r2, [r3, #12]
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001800:	b480      	push	{r7}
 8001802:	b08b      	sub	sp, #44	@ 0x2c
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800180a:	2300      	movs	r3, #0
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800180e:	2300      	movs	r3, #0
 8001810:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001812:	e169      	b.n	8001ae8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001814:	2201      	movs	r2, #1
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	429a      	cmp	r2, r3
 800182e:	f040 8158 	bne.w	8001ae2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	4a9a      	ldr	r2, [pc, #616]	@ (8001aa0 <HAL_GPIO_Init+0x2a0>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d05e      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
 800183c:	4a98      	ldr	r2, [pc, #608]	@ (8001aa0 <HAL_GPIO_Init+0x2a0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d875      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 8001842:	4a98      	ldr	r2, [pc, #608]	@ (8001aa4 <HAL_GPIO_Init+0x2a4>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d058      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
 8001848:	4a96      	ldr	r2, [pc, #600]	@ (8001aa4 <HAL_GPIO_Init+0x2a4>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d86f      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 800184e:	4a96      	ldr	r2, [pc, #600]	@ (8001aa8 <HAL_GPIO_Init+0x2a8>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d052      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
 8001854:	4a94      	ldr	r2, [pc, #592]	@ (8001aa8 <HAL_GPIO_Init+0x2a8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d869      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 800185a:	4a94      	ldr	r2, [pc, #592]	@ (8001aac <HAL_GPIO_Init+0x2ac>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d04c      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
 8001860:	4a92      	ldr	r2, [pc, #584]	@ (8001aac <HAL_GPIO_Init+0x2ac>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d863      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 8001866:	4a92      	ldr	r2, [pc, #584]	@ (8001ab0 <HAL_GPIO_Init+0x2b0>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d046      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
 800186c:	4a90      	ldr	r2, [pc, #576]	@ (8001ab0 <HAL_GPIO_Init+0x2b0>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d85d      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 8001872:	2b12      	cmp	r3, #18
 8001874:	d82a      	bhi.n	80018cc <HAL_GPIO_Init+0xcc>
 8001876:	2b12      	cmp	r3, #18
 8001878:	d859      	bhi.n	800192e <HAL_GPIO_Init+0x12e>
 800187a:	a201      	add	r2, pc, #4	@ (adr r2, 8001880 <HAL_GPIO_Init+0x80>)
 800187c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001880:	080018fb 	.word	0x080018fb
 8001884:	080018d5 	.word	0x080018d5
 8001888:	080018e7 	.word	0x080018e7
 800188c:	08001929 	.word	0x08001929
 8001890:	0800192f 	.word	0x0800192f
 8001894:	0800192f 	.word	0x0800192f
 8001898:	0800192f 	.word	0x0800192f
 800189c:	0800192f 	.word	0x0800192f
 80018a0:	0800192f 	.word	0x0800192f
 80018a4:	0800192f 	.word	0x0800192f
 80018a8:	0800192f 	.word	0x0800192f
 80018ac:	0800192f 	.word	0x0800192f
 80018b0:	0800192f 	.word	0x0800192f
 80018b4:	0800192f 	.word	0x0800192f
 80018b8:	0800192f 	.word	0x0800192f
 80018bc:	0800192f 	.word	0x0800192f
 80018c0:	0800192f 	.word	0x0800192f
 80018c4:	080018dd 	.word	0x080018dd
 80018c8:	080018f1 	.word	0x080018f1
 80018cc:	4a79      	ldr	r2, [pc, #484]	@ (8001ab4 <HAL_GPIO_Init+0x2b4>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d013      	beq.n	80018fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018d2:	e02c      	b.n	800192e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	623b      	str	r3, [r7, #32]
          break;
 80018da:	e029      	b.n	8001930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	3304      	adds	r3, #4
 80018e2:	623b      	str	r3, [r7, #32]
          break;
 80018e4:	e024      	b.n	8001930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	3308      	adds	r3, #8
 80018ec:	623b      	str	r3, [r7, #32]
          break;
 80018ee:	e01f      	b.n	8001930 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	330c      	adds	r3, #12
 80018f6:	623b      	str	r3, [r7, #32]
          break;
 80018f8:	e01a      	b.n	8001930 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d102      	bne.n	8001908 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001902:	2304      	movs	r3, #4
 8001904:	623b      	str	r3, [r7, #32]
          break;
 8001906:	e013      	b.n	8001930 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	2b01      	cmp	r3, #1
 800190e:	d105      	bne.n	800191c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001910:	2308      	movs	r3, #8
 8001912:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	69fa      	ldr	r2, [r7, #28]
 8001918:	611a      	str	r2, [r3, #16]
          break;
 800191a:	e009      	b.n	8001930 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800191c:	2308      	movs	r3, #8
 800191e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69fa      	ldr	r2, [r7, #28]
 8001924:	615a      	str	r2, [r3, #20]
          break;
 8001926:	e003      	b.n	8001930 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001928:	2300      	movs	r3, #0
 800192a:	623b      	str	r3, [r7, #32]
          break;
 800192c:	e000      	b.n	8001930 <HAL_GPIO_Init+0x130>
          break;
 800192e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	2bff      	cmp	r3, #255	@ 0xff
 8001934:	d801      	bhi.n	800193a <HAL_GPIO_Init+0x13a>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	e001      	b.n	800193e <HAL_GPIO_Init+0x13e>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3304      	adds	r3, #4
 800193e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	2bff      	cmp	r3, #255	@ 0xff
 8001944:	d802      	bhi.n	800194c <HAL_GPIO_Init+0x14c>
 8001946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	e002      	b.n	8001952 <HAL_GPIO_Init+0x152>
 800194c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194e:	3b08      	subs	r3, #8
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	210f      	movs	r1, #15
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	401a      	ands	r2, r3
 8001964:	6a39      	ldr	r1, [r7, #32]
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	fa01 f303 	lsl.w	r3, r1, r3
 800196c:	431a      	orrs	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 80b1 	beq.w	8001ae2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001980:	4b4d      	ldr	r3, [pc, #308]	@ (8001ab8 <HAL_GPIO_Init+0x2b8>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4a4c      	ldr	r2, [pc, #304]	@ (8001ab8 <HAL_GPIO_Init+0x2b8>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	6193      	str	r3, [r2, #24]
 800198c:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab8 <HAL_GPIO_Init+0x2b8>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001998:	4a48      	ldr	r2, [pc, #288]	@ (8001abc <HAL_GPIO_Init+0x2bc>)
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	089b      	lsrs	r3, r3, #2
 800199e:	3302      	adds	r3, #2
 80019a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4013      	ands	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a40      	ldr	r2, [pc, #256]	@ (8001ac0 <HAL_GPIO_Init+0x2c0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d013      	beq.n	80019ec <HAL_GPIO_Init+0x1ec>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac4 <HAL_GPIO_Init+0x2c4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d00d      	beq.n	80019e8 <HAL_GPIO_Init+0x1e8>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a3e      	ldr	r2, [pc, #248]	@ (8001ac8 <HAL_GPIO_Init+0x2c8>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d007      	beq.n	80019e4 <HAL_GPIO_Init+0x1e4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4a3d      	ldr	r2, [pc, #244]	@ (8001acc <HAL_GPIO_Init+0x2cc>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d101      	bne.n	80019e0 <HAL_GPIO_Init+0x1e0>
 80019dc:	2303      	movs	r3, #3
 80019de:	e006      	b.n	80019ee <HAL_GPIO_Init+0x1ee>
 80019e0:	2304      	movs	r3, #4
 80019e2:	e004      	b.n	80019ee <HAL_GPIO_Init+0x1ee>
 80019e4:	2302      	movs	r3, #2
 80019e6:	e002      	b.n	80019ee <HAL_GPIO_Init+0x1ee>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <HAL_GPIO_Init+0x1ee>
 80019ec:	2300      	movs	r3, #0
 80019ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019f0:	f002 0203 	and.w	r2, r2, #3
 80019f4:	0092      	lsls	r2, r2, #2
 80019f6:	4093      	lsls	r3, r2
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019fe:	492f      	ldr	r1, [pc, #188]	@ (8001abc <HAL_GPIO_Init+0x2bc>)
 8001a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a02:	089b      	lsrs	r3, r3, #2
 8001a04:	3302      	adds	r3, #2
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d006      	beq.n	8001a26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a18:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	492c      	ldr	r1, [pc, #176]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
 8001a24:	e006      	b.n	8001a34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a26:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	4928      	ldr	r1, [pc, #160]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a30:	4013      	ands	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d006      	beq.n	8001a4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a40:	4b23      	ldr	r3, [pc, #140]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	4922      	ldr	r1, [pc, #136]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
 8001a4c:	e006      	b.n	8001a5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	43db      	mvns	r3, r3
 8001a56:	491e      	ldr	r1, [pc, #120]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d006      	beq.n	8001a76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a68:	4b19      	ldr	r3, [pc, #100]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	4918      	ldr	r1, [pc, #96]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
 8001a74:	e006      	b.n	8001a84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a76:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	4914      	ldr	r1, [pc, #80]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a80:	4013      	ands	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d021      	beq.n	8001ad4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	490e      	ldr	r1, [pc, #56]	@ (8001ad0 <HAL_GPIO_Init+0x2d0>)
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	600b      	str	r3, [r1, #0]
 8001a9c:	e021      	b.n	8001ae2 <HAL_GPIO_Init+0x2e2>
 8001a9e:	bf00      	nop
 8001aa0:	10320000 	.word	0x10320000
 8001aa4:	10310000 	.word	0x10310000
 8001aa8:	10220000 	.word	0x10220000
 8001aac:	10210000 	.word	0x10210000
 8001ab0:	10120000 	.word	0x10120000
 8001ab4:	10110000 	.word	0x10110000
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	40010800 	.word	0x40010800
 8001ac4:	40010c00 	.word	0x40010c00
 8001ac8:	40011000 	.word	0x40011000
 8001acc:	40011400 	.word	0x40011400
 8001ad0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b04 <HAL_GPIO_Init+0x304>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	4909      	ldr	r1, [pc, #36]	@ (8001b04 <HAL_GPIO_Init+0x304>)
 8001ade:	4013      	ands	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aee:	fa22 f303 	lsr.w	r3, r2, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f47f ae8e 	bne.w	8001814 <HAL_GPIO_Init+0x14>
  }
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	372c      	adds	r7, #44	@ 0x2c
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	40010400 	.word	0x40010400

08001b08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	807b      	strh	r3, [r7, #2]
 8001b14:	4613      	mov	r3, r2
 8001b16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b18:	787b      	ldrb	r3, [r7, #1]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d003      	beq.n	8001b26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b1e:	887a      	ldrh	r2, [r7, #2]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b24:	e003      	b.n	8001b2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	041a      	lsls	r2, r3, #16
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	611a      	str	r2, [r3, #16]
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e272      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 8087 	beq.w	8001c66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b58:	4b92      	ldr	r3, [pc, #584]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	d00c      	beq.n	8001b7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b64:	4b8f      	ldr	r3, [pc, #572]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d112      	bne.n	8001b96 <HAL_RCC_OscConfig+0x5e>
 8001b70:	4b8c      	ldr	r3, [pc, #560]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b7c:	d10b      	bne.n	8001b96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7e:	4b89      	ldr	r3, [pc, #548]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d06c      	beq.n	8001c64 <HAL_RCC_OscConfig+0x12c>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d168      	bne.n	8001c64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e24c      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b9e:	d106      	bne.n	8001bae <HAL_RCC_OscConfig+0x76>
 8001ba0:	4b80      	ldr	r3, [pc, #512]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a7f      	ldr	r2, [pc, #508]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	e02e      	b.n	8001c0c <HAL_RCC_OscConfig+0xd4>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x98>
 8001bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a7a      	ldr	r2, [pc, #488]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	4b78      	ldr	r3, [pc, #480]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a77      	ldr	r2, [pc, #476]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e01d      	b.n	8001c0c <HAL_RCC_OscConfig+0xd4>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_RCC_OscConfig+0xbc>
 8001bda:	4b72      	ldr	r3, [pc, #456]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a71      	ldr	r2, [pc, #452]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	4b6f      	ldr	r3, [pc, #444]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a6e      	ldr	r2, [pc, #440]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e00b      	b.n	8001c0c <HAL_RCC_OscConfig+0xd4>
 8001bf4:	4b6b      	ldr	r3, [pc, #428]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a6a      	ldr	r2, [pc, #424]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4b68      	ldr	r3, [pc, #416]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a67      	ldr	r2, [pc, #412]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d013      	beq.n	8001c3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff fc56 	bl	80014c4 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff fc52 	bl	80014c4 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	@ 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e200      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0xe4>
 8001c3a:	e014      	b.n	8001c66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3c:	f7ff fc42 	bl	80014c4 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c44:	f7ff fc3e 	bl	80014c4 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b64      	cmp	r3, #100	@ 0x64
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e1ec      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c56:	4b53      	ldr	r3, [pc, #332]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x10c>
 8001c62:	e000      	b.n	8001c66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d063      	beq.n	8001d3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c72:	4b4c      	ldr	r3, [pc, #304]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 030c 	and.w	r3, r3, #12
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c7e:	4b49      	ldr	r3, [pc, #292]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d11c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x18c>
 8001c8a:	4b46      	ldr	r3, [pc, #280]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d116      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	4b43      	ldr	r3, [pc, #268]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <HAL_RCC_OscConfig+0x176>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d001      	beq.n	8001cae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e1c0      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cae:	4b3d      	ldr	r3, [pc, #244]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	4939      	ldr	r1, [pc, #228]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc2:	e03a      	b.n	8001d3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d020      	beq.n	8001d0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ccc:	4b36      	ldr	r3, [pc, #216]	@ (8001da8 <HAL_RCC_OscConfig+0x270>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd2:	f7ff fbf7 	bl	80014c4 <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cda:	f7ff fbf3 	bl	80014c4 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e1a1      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cec:	4b2d      	ldr	r3, [pc, #180]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4927      	ldr	r1, [pc, #156]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	600b      	str	r3, [r1, #0]
 8001d0c:	e015      	b.n	8001d3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d0e:	4b26      	ldr	r3, [pc, #152]	@ (8001da8 <HAL_RCC_OscConfig+0x270>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fbd6 	bl	80014c4 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d1c:	f7ff fbd2 	bl	80014c4 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e180      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0308 	and.w	r3, r3, #8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d03a      	beq.n	8001dbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d019      	beq.n	8001d82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_RCC_OscConfig+0x274>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d54:	f7ff fbb6 	bl	80014c4 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5c:	f7ff fbb2 	bl	80014c4 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e160      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001da4 <HAL_RCC_OscConfig+0x26c>)
 8001d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f000 face 	bl	800231c <RCC_Delay>
 8001d80:	e01c      	b.n	8001dbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_RCC_OscConfig+0x274>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d88:	f7ff fb9c 	bl	80014c4 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d8e:	e00f      	b.n	8001db0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d90:	f7ff fb98 	bl	80014c4 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d908      	bls.n	8001db0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e146      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	42420000 	.word	0x42420000
 8001dac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db0:	4b92      	ldr	r3, [pc, #584]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1e9      	bne.n	8001d90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 80a6 	beq.w	8001f16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dce:	4b8b      	ldr	r3, [pc, #556]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10d      	bne.n	8001df6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dda:	4b88      	ldr	r3, [pc, #544]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	4a87      	ldr	r2, [pc, #540]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de4:	61d3      	str	r3, [r2, #28]
 8001de6:	4b85      	ldr	r3, [pc, #532]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df2:	2301      	movs	r3, #1
 8001df4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df6:	4b82      	ldr	r3, [pc, #520]	@ (8002000 <HAL_RCC_OscConfig+0x4c8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d118      	bne.n	8001e34 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e02:	4b7f      	ldr	r3, [pc, #508]	@ (8002000 <HAL_RCC_OscConfig+0x4c8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a7e      	ldr	r2, [pc, #504]	@ (8002000 <HAL_RCC_OscConfig+0x4c8>)
 8001e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e0e:	f7ff fb59 	bl	80014c4 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	e008      	b.n	8001e28 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e16:	f7ff fb55 	bl	80014c4 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b64      	cmp	r3, #100	@ 0x64
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e103      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e28:	4b75      	ldr	r3, [pc, #468]	@ (8002000 <HAL_RCC_OscConfig+0x4c8>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f0      	beq.n	8001e16 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d106      	bne.n	8001e4a <HAL_RCC_OscConfig+0x312>
 8001e3c:	4b6f      	ldr	r3, [pc, #444]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	4a6e      	ldr	r2, [pc, #440]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	6213      	str	r3, [r2, #32]
 8001e48:	e02d      	b.n	8001ea6 <HAL_RCC_OscConfig+0x36e>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10c      	bne.n	8001e6c <HAL_RCC_OscConfig+0x334>
 8001e52:	4b6a      	ldr	r3, [pc, #424]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a69      	ldr	r2, [pc, #420]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	6213      	str	r3, [r2, #32]
 8001e5e:	4b67      	ldr	r3, [pc, #412]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	4a66      	ldr	r2, [pc, #408]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	f023 0304 	bic.w	r3, r3, #4
 8001e68:	6213      	str	r3, [r2, #32]
 8001e6a:	e01c      	b.n	8001ea6 <HAL_RCC_OscConfig+0x36e>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	2b05      	cmp	r3, #5
 8001e72:	d10c      	bne.n	8001e8e <HAL_RCC_OscConfig+0x356>
 8001e74:	4b61      	ldr	r3, [pc, #388]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	4a60      	ldr	r2, [pc, #384]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	f043 0304 	orr.w	r3, r3, #4
 8001e7e:	6213      	str	r3, [r2, #32]
 8001e80:	4b5e      	ldr	r3, [pc, #376]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	4a5d      	ldr	r2, [pc, #372]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	6213      	str	r3, [r2, #32]
 8001e8c:	e00b      	b.n	8001ea6 <HAL_RCC_OscConfig+0x36e>
 8001e8e:	4b5b      	ldr	r3, [pc, #364]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	4a5a      	ldr	r2, [pc, #360]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	f023 0301 	bic.w	r3, r3, #1
 8001e98:	6213      	str	r3, [r2, #32]
 8001e9a:	4b58      	ldr	r3, [pc, #352]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	4a57      	ldr	r2, [pc, #348]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	f023 0304 	bic.w	r3, r3, #4
 8001ea4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d015      	beq.n	8001eda <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eae:	f7ff fb09 	bl	80014c4 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7ff fb05 	bl	80014c4 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e0b1      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001ece:	6a1b      	ldr	r3, [r3, #32]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ee      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x37e>
 8001ed8:	e014      	b.n	8001f04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eda:	f7ff faf3 	bl	80014c4 <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee0:	e00a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee2:	f7ff faef 	bl	80014c4 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e09b      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	4b40      	ldr	r3, [pc, #256]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1ee      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d105      	bne.n	8001f16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0a:	4b3c      	ldr	r3, [pc, #240]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	4a3b      	ldr	r2, [pc, #236]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f14:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 8087 	beq.w	800202e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f20:	4b36      	ldr	r3, [pc, #216]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d061      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	69db      	ldr	r3, [r3, #28]
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d146      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f34:	4b33      	ldr	r3, [pc, #204]	@ (8002004 <HAL_RCC_OscConfig+0x4cc>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fac3 	bl	80014c4 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f42:	f7ff fabf 	bl	80014c4 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e06d      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f54:	4b29      	ldr	r3, [pc, #164]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f68:	d108      	bne.n	8001f7c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f6a:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	4921      	ldr	r1, [pc, #132]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a19      	ldr	r1, [r3, #32]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	430b      	orrs	r3, r1
 8001f8e:	491b      	ldr	r1, [pc, #108]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f94:	4b1b      	ldr	r3, [pc, #108]	@ (8002004 <HAL_RCC_OscConfig+0x4cc>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9a:	f7ff fa93 	bl	80014c4 <HAL_GetTick>
 8001f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa2:	f7ff fa8f 	bl	80014c4 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e03d      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x46a>
 8001fc0:	e035      	b.n	800202e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <HAL_RCC_OscConfig+0x4cc>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fa7c 	bl	80014c4 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd0:	f7ff fa78 	bl	80014c4 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e026      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_RCC_OscConfig+0x4c4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x498>
 8001fee:	e01e      	b.n	800202e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d107      	bne.n	8002008 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e019      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40007000 	.word	0x40007000
 8002004:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002008:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <HAL_RCC_OscConfig+0x500>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	429a      	cmp	r2, r3
 800201a:	d106      	bne.n	800202a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002026:	429a      	cmp	r2, r3
 8002028:	d001      	beq.n	800202e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40021000 	.word	0x40021000

0800203c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0d0      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002050:	4b6a      	ldr	r3, [pc, #424]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d910      	bls.n	8002080 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205e:	4b67      	ldr	r3, [pc, #412]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 0207 	bic.w	r2, r3, #7
 8002066:	4965      	ldr	r1, [pc, #404]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	4313      	orrs	r3, r2
 800206c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206e:	4b63      	ldr	r3, [pc, #396]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0b8      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d020      	beq.n	80020ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002098:	4b59      	ldr	r3, [pc, #356]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a58      	ldr	r2, [pc, #352]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0308 	and.w	r3, r3, #8
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020b0:	4b53      	ldr	r3, [pc, #332]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a52      	ldr	r2, [pc, #328]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020bc:	4b50      	ldr	r3, [pc, #320]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	494d      	ldr	r1, [pc, #308]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d040      	beq.n	800215c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b47      	ldr	r3, [pc, #284]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d115      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e07f      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fa:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e073      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800210a:	4b3d      	ldr	r3, [pc, #244]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e06b      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800211a:	4b39      	ldr	r3, [pc, #228]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f023 0203 	bic.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4936      	ldr	r1, [pc, #216]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800212c:	f7ff f9ca 	bl	80014c4 <HAL_GetTick>
 8002130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	e00a      	b.n	800214a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002134:	f7ff f9c6 	bl	80014c4 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e053      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b2d      	ldr	r3, [pc, #180]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 020c 	and.w	r2, r3, #12
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	429a      	cmp	r2, r3
 800215a:	d1eb      	bne.n	8002134 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800215c:	4b27      	ldr	r3, [pc, #156]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d210      	bcs.n	800218c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216a:	4b24      	ldr	r3, [pc, #144]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 0207 	bic.w	r2, r3, #7
 8002172:	4922      	ldr	r1, [pc, #136]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	4313      	orrs	r3, r2
 8002178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217a:	4b20      	ldr	r3, [pc, #128]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e032      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d008      	beq.n	80021aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4916      	ldr	r1, [pc, #88]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d009      	beq.n	80021ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	490e      	ldr	r1, [pc, #56]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ca:	f000 f821 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021ce:	4602      	mov	r2, r0
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	490a      	ldr	r1, [pc, #40]	@ (8002204 <HAL_RCC_ClockConfig+0x1c8>)
 80021dc:	5ccb      	ldrb	r3, [r1, r3]
 80021de:	fa22 f303 	lsr.w	r3, r2, r3
 80021e2:	4a09      	ldr	r2, [pc, #36]	@ (8002208 <HAL_RCC_ClockConfig+0x1cc>)
 80021e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RCC_ClockConfig+0x1d0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f928 	bl	8001440 <HAL_InitTick>

  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40022000 	.word	0x40022000
 8002200:	40021000 	.word	0x40021000
 8002204:	080048a0 	.word	0x080048a0
 8002208:	20000000 	.word	0x20000000
 800220c:	20000004 	.word	0x20000004

08002210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800222a:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 030c 	and.w	r3, r3, #12
 8002236:	2b04      	cmp	r3, #4
 8002238:	d002      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x30>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d003      	beq.n	8002246 <HAL_RCC_GetSysClockFreq+0x36>
 800223e:	e027      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002242:	613b      	str	r3, [r7, #16]
      break;
 8002244:	e027      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0c9b      	lsrs	r3, r3, #18
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	4a17      	ldr	r2, [pc, #92]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002250:	5cd3      	ldrb	r3, [r2, r3]
 8002252:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d010      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800225e:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	0c5b      	lsrs	r3, r3, #17
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	4a11      	ldr	r2, [pc, #68]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800226a:	5cd3      	ldrb	r3, [r2, r3]
 800226c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a0d      	ldr	r2, [pc, #52]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002272:	fb03 f202 	mul.w	r2, r3, r2
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	fbb2 f3f3 	udiv	r3, r2, r3
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	e004      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a0c      	ldr	r2, [pc, #48]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	613b      	str	r3, [r7, #16]
      break;
 800228e:	e002      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002290:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002292:	613b      	str	r3, [r7, #16]
      break;
 8002294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002296:	693b      	ldr	r3, [r7, #16]
}
 8002298:	4618      	mov	r0, r3
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000
 80022a8:	007a1200 	.word	0x007a1200
 80022ac:	080048b8 	.word	0x080048b8
 80022b0:	080048c8 	.word	0x080048c8
 80022b4:	003d0900 	.word	0x003d0900

080022b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022bc:	4b02      	ldr	r3, [pc, #8]	@ (80022c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80022be:	681b      	ldr	r3, [r3, #0]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr
 80022c8:	20000000 	.word	0x20000000

080022cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022d0:	f7ff fff2 	bl	80022b8 <HAL_RCC_GetHCLKFreq>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	0a1b      	lsrs	r3, r3, #8
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	4903      	ldr	r1, [pc, #12]	@ (80022f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022e2:	5ccb      	ldrb	r3, [r1, r3]
 80022e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40021000 	.word	0x40021000
 80022f0:	080048b0 	.word	0x080048b0

080022f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022f8:	f7ff ffde 	bl	80022b8 <HAL_RCC_GetHCLKFreq>
 80022fc:	4602      	mov	r2, r0
 80022fe:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	0adb      	lsrs	r3, r3, #11
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	4903      	ldr	r1, [pc, #12]	@ (8002318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800230a:	5ccb      	ldrb	r3, [r1, r3]
 800230c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002310:	4618      	mov	r0, r3
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40021000 	.word	0x40021000
 8002318:	080048b0 	.word	0x080048b0

0800231c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002324:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <RCC_Delay+0x34>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a0a      	ldr	r2, [pc, #40]	@ (8002354 <RCC_Delay+0x38>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	0a5b      	lsrs	r3, r3, #9
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	fb02 f303 	mul.w	r3, r2, r3
 8002336:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002338:	bf00      	nop
  }
  while (Delay --);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	1e5a      	subs	r2, r3, #1
 800233e:	60fa      	str	r2, [r7, #12]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1f9      	bne.n	8002338 <RCC_Delay+0x1c>
}
 8002344:	bf00      	nop
 8002346:	bf00      	nop
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr
 8002350:	20000000 	.word	0x20000000
 8002354:	10624dd3 	.word	0x10624dd3

08002358 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e076      	b.n	8002458 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236e:	2b00      	cmp	r3, #0
 8002370:	d108      	bne.n	8002384 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800237a:	d009      	beq.n	8002390 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
 8002382:	e005      	b.n	8002390 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d106      	bne.n	80023b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe fea4 	bl	80010f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	431a      	orrs	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002414:	ea42 0103 	orr.w	r1, r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	0c1a      	lsrs	r2, r3, #16
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f002 0204 	and.w	r2, r2, #4
 8002436:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	69da      	ldr	r2, [r3, #28]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002446:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	4613      	mov	r3, r2
 800246e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002470:	f7ff f828 	bl	80014c4 <HAL_GetTick>
 8002474:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002476:	88fb      	ldrh	r3, [r7, #6]
 8002478:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d001      	beq.n	800248a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002486:	2302      	movs	r3, #2
 8002488:	e12a      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d002      	beq.n	8002496 <HAL_SPI_Transmit+0x36>
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e122      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <HAL_SPI_Transmit+0x48>
 80024a4:	2302      	movs	r3, #2
 80024a6:	e11b      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2203      	movs	r2, #3
 80024b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	88fa      	ldrh	r2, [r7, #6]
 80024c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024f6:	d10f      	bne.n	8002518 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002506:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002516:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002522:	2b40      	cmp	r3, #64	@ 0x40
 8002524:	d007      	beq.n	8002536 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002534:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800253e:	d152      	bne.n	80025e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d002      	beq.n	800254e <HAL_SPI_Transmit+0xee>
 8002548:	8b7b      	ldrh	r3, [r7, #26]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d145      	bne.n	80025da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	1c9a      	adds	r2, r3, #2
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002568:	b29b      	uxth	r3, r3
 800256a:	3b01      	subs	r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002572:	e032      	b.n	80025da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b02      	cmp	r3, #2
 8002580:	d112      	bne.n	80025a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002586:	881a      	ldrh	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	1c9a      	adds	r2, r3, #2
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800259c:	b29b      	uxth	r3, r3
 800259e:	3b01      	subs	r3, #1
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025a6:	e018      	b.n	80025da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025a8:	f7fe ff8c 	bl	80014c4 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d803      	bhi.n	80025c0 <HAL_SPI_Transmit+0x160>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025be:	d102      	bne.n	80025c6 <HAL_SPI_Transmit+0x166>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d109      	bne.n	80025da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e082      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025de:	b29b      	uxth	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1c7      	bne.n	8002574 <HAL_SPI_Transmit+0x114>
 80025e4:	e053      	b.n	800268e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <HAL_SPI_Transmit+0x194>
 80025ee:	8b7b      	ldrh	r3, [r7, #26]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d147      	bne.n	8002684 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	330c      	adds	r3, #12
 80025fe:	7812      	ldrb	r2, [r2, #0]
 8002600:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002610:	b29b      	uxth	r3, r3
 8002612:	3b01      	subs	r3, #1
 8002614:	b29a      	uxth	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800261a:	e033      	b.n	8002684 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b02      	cmp	r3, #2
 8002628:	d113      	bne.n	8002652 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	330c      	adds	r3, #12
 8002634:	7812      	ldrb	r2, [r2, #0]
 8002636:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002650:	e018      	b.n	8002684 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002652:	f7fe ff37 	bl	80014c4 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	683a      	ldr	r2, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d803      	bhi.n	800266a <HAL_SPI_Transmit+0x20a>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002668:	d102      	bne.n	8002670 <HAL_SPI_Transmit+0x210>
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d109      	bne.n	8002684 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e02d      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002688:	b29b      	uxth	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1c6      	bne.n	800261c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800268e:	69fa      	ldr	r2, [r7, #28]
 8002690:	6839      	ldr	r1, [r7, #0]
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 fd20 	bl	80030d8 <SPI_EndRxTxTransaction>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10a      	bne.n	80026c2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e000      	b.n	80026e0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80026de:	2300      	movs	r3, #0
  }
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3720      	adds	r7, #32
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	4613      	mov	r3, r2
 80026f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b01      	cmp	r3, #1
 8002702:	d001      	beq.n	8002708 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002704:	2302      	movs	r3, #2
 8002706:	e104      	b.n	8002912 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002710:	d112      	bne.n	8002738 <HAL_SPI_Receive+0x50>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10e      	bne.n	8002738 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2204      	movs	r2, #4
 800271e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002722:	88fa      	ldrh	r2, [r7, #6]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 f8f3 	bl	800291a <HAL_SPI_TransmitReceive>
 8002734:	4603      	mov	r3, r0
 8002736:	e0ec      	b.n	8002912 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002738:	f7fe fec4 	bl	80014c4 <HAL_GetTick>
 800273c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d002      	beq.n	800274a <HAL_SPI_Receive+0x62>
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e0e1      	b.n	8002912 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_SPI_Receive+0x74>
 8002758:	2302      	movs	r3, #2
 800275a:	e0da      	b.n	8002912 <HAL_SPI_Receive+0x22a>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2204      	movs	r2, #4
 8002768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	88fa      	ldrh	r2, [r7, #6]
 800277c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	88fa      	ldrh	r2, [r7, #6]
 8002782:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027aa:	d10f      	bne.n	80027cc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80027ca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027d6:	2b40      	cmp	r3, #64	@ 0x40
 80027d8:	d007      	beq.n	80027ea <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027e8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d170      	bne.n	80028d4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80027f2:	e035      	b.n	8002860 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d115      	bne.n	800282e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f103 020c 	add.w	r2, r3, #12
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280e:	7812      	ldrb	r2, [r2, #0]
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002822:	b29b      	uxth	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800282c:	e018      	b.n	8002860 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800282e:	f7fe fe49 	bl	80014c4 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d803      	bhi.n	8002846 <HAL_SPI_Receive+0x15e>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d102      	bne.n	800284c <HAL_SPI_Receive+0x164>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d109      	bne.n	8002860 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e058      	b.n	8002912 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002864:	b29b      	uxth	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1c4      	bne.n	80027f4 <HAL_SPI_Receive+0x10c>
 800286a:	e038      	b.n	80028de <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d113      	bne.n	80028a2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002884:	b292      	uxth	r2, r2
 8002886:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800288c:	1c9a      	adds	r2, r3, #2
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80028a0:	e018      	b.n	80028d4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028a2:	f7fe fe0f 	bl	80014c4 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d803      	bhi.n	80028ba <HAL_SPI_Receive+0x1d2>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b8:	d102      	bne.n	80028c0 <HAL_SPI_Receive+0x1d8>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d109      	bne.n	80028d4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e01e      	b.n	8002912 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028d8:	b29b      	uxth	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1c6      	bne.n	800286c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	6839      	ldr	r1, [r7, #0]
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 fba6 	bl	8003034 <SPI_EndRxTransaction>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002910:	2300      	movs	r3, #0
  }
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b08a      	sub	sp, #40	@ 0x28
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
 8002926:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002928:	2301      	movs	r3, #1
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800292c:	f7fe fdca 	bl	80014c4 <HAL_GetTick>
 8002930:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002938:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002944:	7ffb      	ldrb	r3, [r7, #31]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d00c      	beq.n	8002964 <HAL_SPI_TransmitReceive+0x4a>
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002950:	d106      	bne.n	8002960 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d102      	bne.n	8002960 <HAL_SPI_TransmitReceive+0x46>
 800295a:	7ffb      	ldrb	r3, [r7, #31]
 800295c:	2b04      	cmp	r3, #4
 800295e:	d001      	beq.n	8002964 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002960:	2302      	movs	r3, #2
 8002962:	e17f      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d005      	beq.n	8002976 <HAL_SPI_TransmitReceive+0x5c>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_SPI_TransmitReceive+0x5c>
 8002970:	887b      	ldrh	r3, [r7, #2]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e174      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_SPI_TransmitReceive+0x6e>
 8002984:	2302      	movs	r3, #2
 8002986:	e16d      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b04      	cmp	r3, #4
 800299a:	d003      	beq.n	80029a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2205      	movs	r2, #5
 80029a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	887a      	ldrh	r2, [r7, #2]
 80029ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	887a      	ldrh	r2, [r7, #2]
 80029c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	887a      	ldrh	r2, [r7, #2]
 80029cc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e4:	2b40      	cmp	r3, #64	@ 0x40
 80029e6:	d007      	beq.n	80029f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a00:	d17e      	bne.n	8002b00 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <HAL_SPI_TransmitReceive+0xf6>
 8002a0a:	8afb      	ldrh	r3, [r7, #22]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d16c      	bne.n	8002aea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a14:	881a      	ldrh	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a20:	1c9a      	adds	r2, r3, #2
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a34:	e059      	b.n	8002aea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d11b      	bne.n	8002a7c <HAL_SPI_TransmitReceive+0x162>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d016      	beq.n	8002a7c <HAL_SPI_TransmitReceive+0x162>
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d113      	bne.n	8002a7c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a58:	881a      	ldrh	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	1c9a      	adds	r2, r3, #2
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d119      	bne.n	8002abe <HAL_SPI_TransmitReceive+0x1a4>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d014      	beq.n	8002abe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9e:	b292      	uxth	r2, r2
 8002aa0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa6:	1c9a      	adds	r2, r3, #2
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002aba:	2301      	movs	r3, #1
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002abe:	f7fe fd01 	bl	80014c4 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d80d      	bhi.n	8002aea <HAL_SPI_TransmitReceive+0x1d0>
 8002ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d009      	beq.n	8002aea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e0bc      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1a0      	bne.n	8002a36 <HAL_SPI_TransmitReceive+0x11c>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d19b      	bne.n	8002a36 <HAL_SPI_TransmitReceive+0x11c>
 8002afe:	e082      	b.n	8002c06 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_SPI_TransmitReceive+0x1f4>
 8002b08:	8afb      	ldrh	r3, [r7, #22]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d171      	bne.n	8002bf2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	330c      	adds	r3, #12
 8002b18:	7812      	ldrb	r2, [r2, #0]
 8002b1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b34:	e05d      	b.n	8002bf2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d11c      	bne.n	8002b7e <HAL_SPI_TransmitReceive+0x264>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d017      	beq.n	8002b7e <HAL_SPI_TransmitReceive+0x264>
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d114      	bne.n	8002b7e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	330c      	adds	r3, #12
 8002b5e:	7812      	ldrb	r2, [r2, #0]
 8002b60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	1c5a      	adds	r2, r3, #1
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d119      	bne.n	8002bc0 <HAL_SPI_TransmitReceive+0x2a6>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d014      	beq.n	8002bc0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002bc0:	f7fe fc80 	bl	80014c4 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d803      	bhi.n	8002bd8 <HAL_SPI_TransmitReceive+0x2be>
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd6:	d102      	bne.n	8002bde <HAL_SPI_TransmitReceive+0x2c4>
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d109      	bne.n	8002bf2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e038      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d19c      	bne.n	8002b36 <HAL_SPI_TransmitReceive+0x21c>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d197      	bne.n	8002b36 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c06:	6a3a      	ldr	r2, [r7, #32]
 8002c08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fa64 	bl	80030d8 <SPI_EndRxTxTransaction>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d008      	beq.n	8002c28 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e01d      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10a      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c30:	2300      	movs	r3, #0
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	613b      	str	r3, [r7, #16]
 8002c44:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002c62:	2300      	movs	r3, #0
  }
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3728      	adds	r7, #40	@ 0x28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	4613      	mov	r3, r2
 8002c78:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d001      	beq.n	8002c8a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8002c86:	2302      	movs	r3, #2
 8002c88:	e097      	b.n	8002dba <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_SPI_Transmit_DMA+0x2a>
 8002c90:	88fb      	ldrh	r3, [r7, #6]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e08f      	b.n	8002dba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_SPI_Transmit_DMA+0x3c>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e088      	b.n	8002dba <HAL_SPI_Transmit_DMA+0x14e>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	88fa      	ldrh	r2, [r7, #6]
 8002cc8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cf6:	d10f      	bne.n	8002d18 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d06:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d16:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d1c:	4a29      	ldr	r2, [pc, #164]	@ (8002dc4 <HAL_SPI_Transmit_DMA+0x158>)
 8002d1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d24:	4a28      	ldr	r2, [pc, #160]	@ (8002dc8 <HAL_SPI_Transmit_DMA+0x15c>)
 8002d26:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d2c:	4a27      	ldr	r2, [pc, #156]	@ (8002dcc <HAL_SPI_Transmit_DMA+0x160>)
 8002d2e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d34:	2200      	movs	r2, #0
 8002d36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d40:	4619      	mov	r1, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	330c      	adds	r3, #12
 8002d48:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002d50:	f7fe fcc9 	bl	80016e6 <HAL_DMA_Start_IT>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5e:	f043 0210 	orr.w	r2, r3, #16
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e023      	b.n	8002dba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d7c:	2b40      	cmp	r3, #64	@ 0x40
 8002d7e:	d007      	beq.n	8002d90 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d8e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0220 	orr.w	r2, r2, #32
 8002da6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0202 	orr.w	r2, r2, #2
 8002db6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	08002ec7 	.word	0x08002ec7
 8002dc8:	08002e21 	.word	0x08002e21
 8002dcc:	08002ee3 	.word	0x08002ee3

08002dd0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr

08002de2 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr

08002df4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr

08002e06 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e14:	b2db      	uxtb	r3, r3
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e2e:	f7fe fb49 	bl	80014c4 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0320 	and.w	r3, r3, #32
 8002e3e:	2b20      	cmp	r3, #32
 8002e40:	d03b      	beq.n	8002eba <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0220 	bic.w	r2, r2, #32
 8002e50:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0202 	bic.w	r2, r2, #2
 8002e60:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	2164      	movs	r1, #100	@ 0x64
 8002e66:	6978      	ldr	r0, [r7, #20]
 8002e68:	f000 f936 	bl	80030d8 <SPI_EndRxTxTransaction>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d005      	beq.n	8002e7e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e76:	f043 0220 	orr.w	r2, r3, #32
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10a      	bne.n	8002e9c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002eb2:	6978      	ldr	r0, [r7, #20]
 8002eb4:	f7ff ff9e 	bl	8002df4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002eb8:	e002      	b.n	8002ec0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8002eba:	6978      	ldr	r0, [r7, #20]
 8002ebc:	f7ff ff88 	bl	8002dd0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f7ff ff84 	bl	8002de2 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b084      	sub	sp, #16
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0203 	bic.w	r2, r2, #3
 8002efe:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f04:	f043 0210 	orr.w	r2, r3, #16
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff ff6d 	bl	8002df4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002f1a:	bf00      	nop
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b088      	sub	sp, #32
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	4613      	mov	r3, r2
 8002f32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f34:	f7fe fac6 	bl	80014c4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	4413      	add	r3, r2
 8002f42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f44:	f7fe fabe 	bl	80014c4 <HAL_GetTick>
 8002f48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f4a:	4b39      	ldr	r3, [pc, #228]	@ (8003030 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	015b      	lsls	r3, r3, #5
 8002f50:	0d1b      	lsrs	r3, r3, #20
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	fb02 f303 	mul.w	r3, r2, r3
 8002f58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f5a:	e054      	b.n	8003006 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f62:	d050      	beq.n	8003006 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f64:	f7fe faae 	bl	80014c4 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d902      	bls.n	8002f7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d13d      	bne.n	8002ff6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f92:	d111      	bne.n	8002fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f9c:	d004      	beq.n	8002fa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fa6:	d107      	bne.n	8002fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc0:	d10f      	bne.n	8002fe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e017      	b.n	8003026 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	3b01      	subs	r3, #1
 8003004:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	4013      	ands	r3, r2
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	bf0c      	ite	eq
 8003016:	2301      	moveq	r3, #1
 8003018:	2300      	movne	r3, #0
 800301a:	b2db      	uxtb	r3, r3
 800301c:	461a      	mov	r2, r3
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	429a      	cmp	r2, r3
 8003022:	d19b      	bne.n	8002f5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3720      	adds	r7, #32
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20000000 	.word	0x20000000

08003034 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af02      	add	r7, sp, #8
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003048:	d111      	bne.n	800306e <SPI_EndRxTransaction+0x3a>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003052:	d004      	beq.n	800305e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305c:	d107      	bne.n	800306e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800306c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003076:	d117      	bne.n	80030a8 <SPI_EndRxTransaction+0x74>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003080:	d112      	bne.n	80030a8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2200      	movs	r2, #0
 800308a:	2101      	movs	r1, #1
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f7ff ff49 	bl	8002f24 <SPI_WaitFlagStateUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d01a      	beq.n	80030ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309c:	f043 0220 	orr.w	r2, r3, #32
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e013      	b.n	80030d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2200      	movs	r2, #0
 80030b0:	2180      	movs	r1, #128	@ 0x80
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f7ff ff36 	bl	8002f24 <SPI_WaitFlagStateUntilTimeout>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d007      	beq.n	80030ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c2:	f043 0220 	orr.w	r2, r3, #32
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e000      	b.n	80030d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af02      	add	r7, sp, #8
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2201      	movs	r2, #1
 80030ec:	2102      	movs	r1, #2
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f7ff ff18 	bl	8002f24 <SPI_WaitFlagStateUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fe:	f043 0220 	orr.w	r2, r3, #32
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e013      	b.n	8003132 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2200      	movs	r2, #0
 8003112:	2180      	movs	r1, #128	@ 0x80
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f7ff ff05 	bl	8002f24 <SPI_WaitFlagStateUntilTimeout>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d007      	beq.n	8003130 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003124:	f043 0220 	orr.w	r2, r3, #32
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e000      	b.n	8003132 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e042      	b.n	80031d2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d106      	bne.n	8003166 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7fe f813 	bl	800118c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2224      	movs	r2, #36	@ 0x24
 800316a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800317c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f972 	bl	8003468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	691a      	ldr	r2, [r3, #16]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003192:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2220      	movs	r2, #32
 80031c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b08a      	sub	sp, #40	@ 0x28
 80031de:	af02      	add	r7, sp, #8
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	60b9      	str	r1, [r7, #8]
 80031e4:	603b      	str	r3, [r7, #0]
 80031e6:	4613      	mov	r3, r2
 80031e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d175      	bne.n	80032e6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_UART_Transmit+0x2c>
 8003200:	88fb      	ldrh	r3, [r7, #6]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e06e      	b.n	80032e8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2221      	movs	r2, #33	@ 0x21
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003218:	f7fe f954 	bl	80014c4 <HAL_GetTick>
 800321c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	88fa      	ldrh	r2, [r7, #6]
 8003222:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	88fa      	ldrh	r2, [r7, #6]
 8003228:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003232:	d108      	bne.n	8003246 <HAL_UART_Transmit+0x6c>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d104      	bne.n	8003246 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800323c:	2300      	movs	r3, #0
 800323e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	61bb      	str	r3, [r7, #24]
 8003244:	e003      	b.n	800324e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800324a:	2300      	movs	r3, #0
 800324c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800324e:	e02e      	b.n	80032ae <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2200      	movs	r2, #0
 8003258:	2180      	movs	r1, #128	@ 0x80
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 f848 	bl	80032f0 <UART_WaitOnFlagUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e03a      	b.n	80032e8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10b      	bne.n	8003290 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	461a      	mov	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003286:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	3302      	adds	r3, #2
 800328c:	61bb      	str	r3, [r7, #24]
 800328e:	e007      	b.n	80032a0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3301      	adds	r3, #1
 800329e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1cb      	bne.n	8003250 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	2200      	movs	r2, #0
 80032c0:	2140      	movs	r1, #64	@ 0x40
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f814 	bl	80032f0 <UART_WaitOnFlagUntilTimeout>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d005      	beq.n	80032da <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e006      	b.n	80032e8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2220      	movs	r2, #32
 80032de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032e2:	2300      	movs	r3, #0
 80032e4:	e000      	b.n	80032e8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032e6:	2302      	movs	r3, #2
  }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3720      	adds	r7, #32
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	4613      	mov	r3, r2
 80032fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003300:	e03b      	b.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003302:	6a3b      	ldr	r3, [r7, #32]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d037      	beq.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800330a:	f7fe f8db 	bl	80014c4 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	6a3a      	ldr	r2, [r7, #32]
 8003316:	429a      	cmp	r2, r3
 8003318:	d302      	bcc.n	8003320 <UART_WaitOnFlagUntilTimeout+0x30>
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e03a      	b.n	800339a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b00      	cmp	r3, #0
 8003330:	d023      	beq.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b80      	cmp	r3, #128	@ 0x80
 8003336:	d020      	beq.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b40      	cmp	r3, #64	@ 0x40
 800333c:	d01d      	beq.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0308 	and.w	r3, r3, #8
 8003348:	2b08      	cmp	r3, #8
 800334a:	d116      	bne.n	800337a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 f81d 	bl	80033a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2208      	movs	r2, #8
 800336c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e00f      	b.n	800339a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4013      	ands	r3, r2
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	429a      	cmp	r2, r3
 8003388:	bf0c      	ite	eq
 800338a:	2301      	moveq	r3, #1
 800338c:	2300      	movne	r3, #0
 800338e:	b2db      	uxtb	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	429a      	cmp	r2, r3
 8003396:	d0b4      	beq.n	8003302 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b095      	sub	sp, #84	@ 0x54
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	330c      	adds	r3, #12
 80033b0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b4:	e853 3f00 	ldrex	r3, [r3]
 80033b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	330c      	adds	r3, #12
 80033c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80033cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033d2:	e841 2300 	strex	r3, r2, [r1]
 80033d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1e5      	bne.n	80033aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	3314      	adds	r3, #20
 80033e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	f023 0301 	bic.w	r3, r3, #1
 80033f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3314      	adds	r3, #20
 80033fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003400:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003404:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	2b01      	cmp	r3, #1
 8003418:	d119      	bne.n	800344e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	330c      	adds	r3, #12
 8003420:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	e853 3f00 	ldrex	r3, [r3]
 8003428:	60bb      	str	r3, [r7, #8]
   return(result);
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	f023 0310 	bic.w	r3, r3, #16
 8003430:	647b      	str	r3, [r7, #68]	@ 0x44
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	330c      	adds	r3, #12
 8003438:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800343a:	61ba      	str	r2, [r7, #24]
 800343c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800343e:	6979      	ldr	r1, [r7, #20]
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	e841 2300 	strex	r3, r2, [r1]
 8003446:	613b      	str	r3, [r7, #16]
   return(result);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1e5      	bne.n	800341a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2220      	movs	r2, #32
 8003452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800345c:	bf00      	nop
 800345e:	3754      	adds	r7, #84	@ 0x54
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
	...

08003468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80034a2:	f023 030c 	bic.w	r3, r3, #12
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6812      	ldr	r2, [r2, #0]
 80034aa:	68b9      	ldr	r1, [r7, #8]
 80034ac:	430b      	orrs	r3, r1
 80034ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699a      	ldr	r2, [r3, #24]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a2c      	ldr	r2, [pc, #176]	@ (800357c <UART_SetConfig+0x114>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d103      	bne.n	80034d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034d0:	f7fe ff10 	bl	80022f4 <HAL_RCC_GetPCLK2Freq>
 80034d4:	60f8      	str	r0, [r7, #12]
 80034d6:	e002      	b.n	80034de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034d8:	f7fe fef8 	bl	80022cc <HAL_RCC_GetPCLK1Freq>
 80034dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009a      	lsls	r2, r3, #2
 80034e8:	441a      	add	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f4:	4a22      	ldr	r2, [pc, #136]	@ (8003580 <UART_SetConfig+0x118>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	0119      	lsls	r1, r3, #4
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	4613      	mov	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	009a      	lsls	r2, r3, #2
 8003508:	441a      	add	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	fbb2 f2f3 	udiv	r2, r2, r3
 8003514:	4b1a      	ldr	r3, [pc, #104]	@ (8003580 <UART_SetConfig+0x118>)
 8003516:	fba3 0302 	umull	r0, r3, r3, r2
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	2064      	movs	r0, #100	@ 0x64
 800351e:	fb00 f303 	mul.w	r3, r0, r3
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	3332      	adds	r3, #50	@ 0x32
 8003528:	4a15      	ldr	r2, [pc, #84]	@ (8003580 <UART_SetConfig+0x118>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	095b      	lsrs	r3, r3, #5
 8003530:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003534:	4419      	add	r1, r3
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4613      	mov	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	009a      	lsls	r2, r3, #2
 8003540:	441a      	add	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	fbb2 f2f3 	udiv	r2, r2, r3
 800354c:	4b0c      	ldr	r3, [pc, #48]	@ (8003580 <UART_SetConfig+0x118>)
 800354e:	fba3 0302 	umull	r0, r3, r3, r2
 8003552:	095b      	lsrs	r3, r3, #5
 8003554:	2064      	movs	r0, #100	@ 0x64
 8003556:	fb00 f303 	mul.w	r3, r0, r3
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	3332      	adds	r3, #50	@ 0x32
 8003560:	4a07      	ldr	r2, [pc, #28]	@ (8003580 <UART_SetConfig+0x118>)
 8003562:	fba2 2303 	umull	r2, r3, r2, r3
 8003566:	095b      	lsrs	r3, r3, #5
 8003568:	f003 020f 	and.w	r2, r3, #15
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	440a      	add	r2, r1
 8003572:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003574:	bf00      	nop
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40013800 	.word	0x40013800
 8003580:	51eb851f 	.word	0x51eb851f

08003584 <std>:
 8003584:	2300      	movs	r3, #0
 8003586:	b510      	push	{r4, lr}
 8003588:	4604      	mov	r4, r0
 800358a:	e9c0 3300 	strd	r3, r3, [r0]
 800358e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003592:	6083      	str	r3, [r0, #8]
 8003594:	8181      	strh	r1, [r0, #12]
 8003596:	6643      	str	r3, [r0, #100]	@ 0x64
 8003598:	81c2      	strh	r2, [r0, #14]
 800359a:	6183      	str	r3, [r0, #24]
 800359c:	4619      	mov	r1, r3
 800359e:	2208      	movs	r2, #8
 80035a0:	305c      	adds	r0, #92	@ 0x5c
 80035a2:	f000 f928 	bl	80037f6 <memset>
 80035a6:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <std+0x58>)
 80035a8:	6224      	str	r4, [r4, #32]
 80035aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <std+0x5c>)
 80035ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035b0:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <std+0x60>)
 80035b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <std+0x64>)
 80035b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80035b8:	4b0c      	ldr	r3, [pc, #48]	@ (80035ec <std+0x68>)
 80035ba:	429c      	cmp	r4, r3
 80035bc:	d006      	beq.n	80035cc <std+0x48>
 80035be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035c2:	4294      	cmp	r4, r2
 80035c4:	d002      	beq.n	80035cc <std+0x48>
 80035c6:	33d0      	adds	r3, #208	@ 0xd0
 80035c8:	429c      	cmp	r4, r3
 80035ca:	d105      	bne.n	80035d8 <std+0x54>
 80035cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035d4:	f000 b988 	b.w	80038e8 <__retarget_lock_init_recursive>
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	bf00      	nop
 80035dc:	08003771 	.word	0x08003771
 80035e0:	08003793 	.word	0x08003793
 80035e4:	080037cb 	.word	0x080037cb
 80035e8:	080037ef 	.word	0x080037ef
 80035ec:	20000180 	.word	0x20000180

080035f0 <stdio_exit_handler>:
 80035f0:	4a02      	ldr	r2, [pc, #8]	@ (80035fc <stdio_exit_handler+0xc>)
 80035f2:	4903      	ldr	r1, [pc, #12]	@ (8003600 <stdio_exit_handler+0x10>)
 80035f4:	4803      	ldr	r0, [pc, #12]	@ (8003604 <stdio_exit_handler+0x14>)
 80035f6:	f000 b869 	b.w	80036cc <_fwalk_sglue>
 80035fa:	bf00      	nop
 80035fc:	2000000c 	.word	0x2000000c
 8003600:	08004449 	.word	0x08004449
 8003604:	2000001c 	.word	0x2000001c

08003608 <cleanup_stdio>:
 8003608:	6841      	ldr	r1, [r0, #4]
 800360a:	4b0c      	ldr	r3, [pc, #48]	@ (800363c <cleanup_stdio+0x34>)
 800360c:	b510      	push	{r4, lr}
 800360e:	4299      	cmp	r1, r3
 8003610:	4604      	mov	r4, r0
 8003612:	d001      	beq.n	8003618 <cleanup_stdio+0x10>
 8003614:	f000 ff18 	bl	8004448 <_fflush_r>
 8003618:	68a1      	ldr	r1, [r4, #8]
 800361a:	4b09      	ldr	r3, [pc, #36]	@ (8003640 <cleanup_stdio+0x38>)
 800361c:	4299      	cmp	r1, r3
 800361e:	d002      	beq.n	8003626 <cleanup_stdio+0x1e>
 8003620:	4620      	mov	r0, r4
 8003622:	f000 ff11 	bl	8004448 <_fflush_r>
 8003626:	68e1      	ldr	r1, [r4, #12]
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <cleanup_stdio+0x3c>)
 800362a:	4299      	cmp	r1, r3
 800362c:	d004      	beq.n	8003638 <cleanup_stdio+0x30>
 800362e:	4620      	mov	r0, r4
 8003630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003634:	f000 bf08 	b.w	8004448 <_fflush_r>
 8003638:	bd10      	pop	{r4, pc}
 800363a:	bf00      	nop
 800363c:	20000180 	.word	0x20000180
 8003640:	200001e8 	.word	0x200001e8
 8003644:	20000250 	.word	0x20000250

08003648 <global_stdio_init.part.0>:
 8003648:	b510      	push	{r4, lr}
 800364a:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <global_stdio_init.part.0+0x30>)
 800364c:	4c0b      	ldr	r4, [pc, #44]	@ (800367c <global_stdio_init.part.0+0x34>)
 800364e:	4a0c      	ldr	r2, [pc, #48]	@ (8003680 <global_stdio_init.part.0+0x38>)
 8003650:	4620      	mov	r0, r4
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	2104      	movs	r1, #4
 8003656:	2200      	movs	r2, #0
 8003658:	f7ff ff94 	bl	8003584 <std>
 800365c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003660:	2201      	movs	r2, #1
 8003662:	2109      	movs	r1, #9
 8003664:	f7ff ff8e 	bl	8003584 <std>
 8003668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800366c:	2202      	movs	r2, #2
 800366e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003672:	2112      	movs	r1, #18
 8003674:	f7ff bf86 	b.w	8003584 <std>
 8003678:	200002b8 	.word	0x200002b8
 800367c:	20000180 	.word	0x20000180
 8003680:	080035f1 	.word	0x080035f1

08003684 <__sfp_lock_acquire>:
 8003684:	4801      	ldr	r0, [pc, #4]	@ (800368c <__sfp_lock_acquire+0x8>)
 8003686:	f000 b930 	b.w	80038ea <__retarget_lock_acquire_recursive>
 800368a:	bf00      	nop
 800368c:	200002c1 	.word	0x200002c1

08003690 <__sfp_lock_release>:
 8003690:	4801      	ldr	r0, [pc, #4]	@ (8003698 <__sfp_lock_release+0x8>)
 8003692:	f000 b92b 	b.w	80038ec <__retarget_lock_release_recursive>
 8003696:	bf00      	nop
 8003698:	200002c1 	.word	0x200002c1

0800369c <__sinit>:
 800369c:	b510      	push	{r4, lr}
 800369e:	4604      	mov	r4, r0
 80036a0:	f7ff fff0 	bl	8003684 <__sfp_lock_acquire>
 80036a4:	6a23      	ldr	r3, [r4, #32]
 80036a6:	b11b      	cbz	r3, 80036b0 <__sinit+0x14>
 80036a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ac:	f7ff bff0 	b.w	8003690 <__sfp_lock_release>
 80036b0:	4b04      	ldr	r3, [pc, #16]	@ (80036c4 <__sinit+0x28>)
 80036b2:	6223      	str	r3, [r4, #32]
 80036b4:	4b04      	ldr	r3, [pc, #16]	@ (80036c8 <__sinit+0x2c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f5      	bne.n	80036a8 <__sinit+0xc>
 80036bc:	f7ff ffc4 	bl	8003648 <global_stdio_init.part.0>
 80036c0:	e7f2      	b.n	80036a8 <__sinit+0xc>
 80036c2:	bf00      	nop
 80036c4:	08003609 	.word	0x08003609
 80036c8:	200002b8 	.word	0x200002b8

080036cc <_fwalk_sglue>:
 80036cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036d0:	4607      	mov	r7, r0
 80036d2:	4688      	mov	r8, r1
 80036d4:	4614      	mov	r4, r2
 80036d6:	2600      	movs	r6, #0
 80036d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036dc:	f1b9 0901 	subs.w	r9, r9, #1
 80036e0:	d505      	bpl.n	80036ee <_fwalk_sglue+0x22>
 80036e2:	6824      	ldr	r4, [r4, #0]
 80036e4:	2c00      	cmp	r4, #0
 80036e6:	d1f7      	bne.n	80036d8 <_fwalk_sglue+0xc>
 80036e8:	4630      	mov	r0, r6
 80036ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036ee:	89ab      	ldrh	r3, [r5, #12]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d907      	bls.n	8003704 <_fwalk_sglue+0x38>
 80036f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036f8:	3301      	adds	r3, #1
 80036fa:	d003      	beq.n	8003704 <_fwalk_sglue+0x38>
 80036fc:	4629      	mov	r1, r5
 80036fe:	4638      	mov	r0, r7
 8003700:	47c0      	blx	r8
 8003702:	4306      	orrs	r6, r0
 8003704:	3568      	adds	r5, #104	@ 0x68
 8003706:	e7e9      	b.n	80036dc <_fwalk_sglue+0x10>

08003708 <iprintf>:
 8003708:	b40f      	push	{r0, r1, r2, r3}
 800370a:	b507      	push	{r0, r1, r2, lr}
 800370c:	4906      	ldr	r1, [pc, #24]	@ (8003728 <iprintf+0x20>)
 800370e:	ab04      	add	r3, sp, #16
 8003710:	6808      	ldr	r0, [r1, #0]
 8003712:	f853 2b04 	ldr.w	r2, [r3], #4
 8003716:	6881      	ldr	r1, [r0, #8]
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	f000 fb6d 	bl	8003df8 <_vfiprintf_r>
 800371e:	b003      	add	sp, #12
 8003720:	f85d eb04 	ldr.w	lr, [sp], #4
 8003724:	b004      	add	sp, #16
 8003726:	4770      	bx	lr
 8003728:	20000018 	.word	0x20000018

0800372c <siprintf>:
 800372c:	b40e      	push	{r1, r2, r3}
 800372e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003732:	b510      	push	{r4, lr}
 8003734:	2400      	movs	r4, #0
 8003736:	b09d      	sub	sp, #116	@ 0x74
 8003738:	ab1f      	add	r3, sp, #124	@ 0x7c
 800373a:	9002      	str	r0, [sp, #8]
 800373c:	9006      	str	r0, [sp, #24]
 800373e:	9107      	str	r1, [sp, #28]
 8003740:	9104      	str	r1, [sp, #16]
 8003742:	4809      	ldr	r0, [pc, #36]	@ (8003768 <siprintf+0x3c>)
 8003744:	4909      	ldr	r1, [pc, #36]	@ (800376c <siprintf+0x40>)
 8003746:	f853 2b04 	ldr.w	r2, [r3], #4
 800374a:	9105      	str	r1, [sp, #20]
 800374c:	6800      	ldr	r0, [r0, #0]
 800374e:	a902      	add	r1, sp, #8
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003754:	f000 fa2c 	bl	8003bb0 <_svfiprintf_r>
 8003758:	9b02      	ldr	r3, [sp, #8]
 800375a:	701c      	strb	r4, [r3, #0]
 800375c:	b01d      	add	sp, #116	@ 0x74
 800375e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003762:	b003      	add	sp, #12
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20000018 	.word	0x20000018
 800376c:	ffff0208 	.word	0xffff0208

08003770 <__sread>:
 8003770:	b510      	push	{r4, lr}
 8003772:	460c      	mov	r4, r1
 8003774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003778:	f000 f868 	bl	800384c <_read_r>
 800377c:	2800      	cmp	r0, #0
 800377e:	bfab      	itete	ge
 8003780:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003782:	89a3      	ldrhlt	r3, [r4, #12]
 8003784:	181b      	addge	r3, r3, r0
 8003786:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800378a:	bfac      	ite	ge
 800378c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800378e:	81a3      	strhlt	r3, [r4, #12]
 8003790:	bd10      	pop	{r4, pc}

08003792 <__swrite>:
 8003792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003796:	461f      	mov	r7, r3
 8003798:	898b      	ldrh	r3, [r1, #12]
 800379a:	4605      	mov	r5, r0
 800379c:	05db      	lsls	r3, r3, #23
 800379e:	460c      	mov	r4, r1
 80037a0:	4616      	mov	r6, r2
 80037a2:	d505      	bpl.n	80037b0 <__swrite+0x1e>
 80037a4:	2302      	movs	r3, #2
 80037a6:	2200      	movs	r2, #0
 80037a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ac:	f000 f83c 	bl	8003828 <_lseek_r>
 80037b0:	89a3      	ldrh	r3, [r4, #12]
 80037b2:	4632      	mov	r2, r6
 80037b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037b8:	81a3      	strh	r3, [r4, #12]
 80037ba:	4628      	mov	r0, r5
 80037bc:	463b      	mov	r3, r7
 80037be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037c6:	f000 b853 	b.w	8003870 <_write_r>

080037ca <__sseek>:
 80037ca:	b510      	push	{r4, lr}
 80037cc:	460c      	mov	r4, r1
 80037ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d2:	f000 f829 	bl	8003828 <_lseek_r>
 80037d6:	1c43      	adds	r3, r0, #1
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	bf15      	itete	ne
 80037dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037e6:	81a3      	strheq	r3, [r4, #12]
 80037e8:	bf18      	it	ne
 80037ea:	81a3      	strhne	r3, [r4, #12]
 80037ec:	bd10      	pop	{r4, pc}

080037ee <__sclose>:
 80037ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037f2:	f000 b809 	b.w	8003808 <_close_r>

080037f6 <memset>:
 80037f6:	4603      	mov	r3, r0
 80037f8:	4402      	add	r2, r0
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d100      	bne.n	8003800 <memset+0xa>
 80037fe:	4770      	bx	lr
 8003800:	f803 1b01 	strb.w	r1, [r3], #1
 8003804:	e7f9      	b.n	80037fa <memset+0x4>
	...

08003808 <_close_r>:
 8003808:	b538      	push	{r3, r4, r5, lr}
 800380a:	2300      	movs	r3, #0
 800380c:	4d05      	ldr	r5, [pc, #20]	@ (8003824 <_close_r+0x1c>)
 800380e:	4604      	mov	r4, r0
 8003810:	4608      	mov	r0, r1
 8003812:	602b      	str	r3, [r5, #0]
 8003814:	f7fd fd6b 	bl	80012ee <_close>
 8003818:	1c43      	adds	r3, r0, #1
 800381a:	d102      	bne.n	8003822 <_close_r+0x1a>
 800381c:	682b      	ldr	r3, [r5, #0]
 800381e:	b103      	cbz	r3, 8003822 <_close_r+0x1a>
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	bd38      	pop	{r3, r4, r5, pc}
 8003824:	200002bc 	.word	0x200002bc

08003828 <_lseek_r>:
 8003828:	b538      	push	{r3, r4, r5, lr}
 800382a:	4604      	mov	r4, r0
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	2200      	movs	r2, #0
 8003832:	4d05      	ldr	r5, [pc, #20]	@ (8003848 <_lseek_r+0x20>)
 8003834:	602a      	str	r2, [r5, #0]
 8003836:	461a      	mov	r2, r3
 8003838:	f7fd fd7d 	bl	8001336 <_lseek>
 800383c:	1c43      	adds	r3, r0, #1
 800383e:	d102      	bne.n	8003846 <_lseek_r+0x1e>
 8003840:	682b      	ldr	r3, [r5, #0]
 8003842:	b103      	cbz	r3, 8003846 <_lseek_r+0x1e>
 8003844:	6023      	str	r3, [r4, #0]
 8003846:	bd38      	pop	{r3, r4, r5, pc}
 8003848:	200002bc 	.word	0x200002bc

0800384c <_read_r>:
 800384c:	b538      	push	{r3, r4, r5, lr}
 800384e:	4604      	mov	r4, r0
 8003850:	4608      	mov	r0, r1
 8003852:	4611      	mov	r1, r2
 8003854:	2200      	movs	r2, #0
 8003856:	4d05      	ldr	r5, [pc, #20]	@ (800386c <_read_r+0x20>)
 8003858:	602a      	str	r2, [r5, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	f7fd fd0e 	bl	800127c <_read>
 8003860:	1c43      	adds	r3, r0, #1
 8003862:	d102      	bne.n	800386a <_read_r+0x1e>
 8003864:	682b      	ldr	r3, [r5, #0]
 8003866:	b103      	cbz	r3, 800386a <_read_r+0x1e>
 8003868:	6023      	str	r3, [r4, #0]
 800386a:	bd38      	pop	{r3, r4, r5, pc}
 800386c:	200002bc 	.word	0x200002bc

08003870 <_write_r>:
 8003870:	b538      	push	{r3, r4, r5, lr}
 8003872:	4604      	mov	r4, r0
 8003874:	4608      	mov	r0, r1
 8003876:	4611      	mov	r1, r2
 8003878:	2200      	movs	r2, #0
 800387a:	4d05      	ldr	r5, [pc, #20]	@ (8003890 <_write_r+0x20>)
 800387c:	602a      	str	r2, [r5, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	f7fd fd19 	bl	80012b6 <_write>
 8003884:	1c43      	adds	r3, r0, #1
 8003886:	d102      	bne.n	800388e <_write_r+0x1e>
 8003888:	682b      	ldr	r3, [r5, #0]
 800388a:	b103      	cbz	r3, 800388e <_write_r+0x1e>
 800388c:	6023      	str	r3, [r4, #0]
 800388e:	bd38      	pop	{r3, r4, r5, pc}
 8003890:	200002bc 	.word	0x200002bc

08003894 <__errno>:
 8003894:	4b01      	ldr	r3, [pc, #4]	@ (800389c <__errno+0x8>)
 8003896:	6818      	ldr	r0, [r3, #0]
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	20000018 	.word	0x20000018

080038a0 <__libc_init_array>:
 80038a0:	b570      	push	{r4, r5, r6, lr}
 80038a2:	2600      	movs	r6, #0
 80038a4:	4d0c      	ldr	r5, [pc, #48]	@ (80038d8 <__libc_init_array+0x38>)
 80038a6:	4c0d      	ldr	r4, [pc, #52]	@ (80038dc <__libc_init_array+0x3c>)
 80038a8:	1b64      	subs	r4, r4, r5
 80038aa:	10a4      	asrs	r4, r4, #2
 80038ac:	42a6      	cmp	r6, r4
 80038ae:	d109      	bne.n	80038c4 <__libc_init_array+0x24>
 80038b0:	f000 ff78 	bl	80047a4 <_init>
 80038b4:	2600      	movs	r6, #0
 80038b6:	4d0a      	ldr	r5, [pc, #40]	@ (80038e0 <__libc_init_array+0x40>)
 80038b8:	4c0a      	ldr	r4, [pc, #40]	@ (80038e4 <__libc_init_array+0x44>)
 80038ba:	1b64      	subs	r4, r4, r5
 80038bc:	10a4      	asrs	r4, r4, #2
 80038be:	42a6      	cmp	r6, r4
 80038c0:	d105      	bne.n	80038ce <__libc_init_array+0x2e>
 80038c2:	bd70      	pop	{r4, r5, r6, pc}
 80038c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80038c8:	4798      	blx	r3
 80038ca:	3601      	adds	r6, #1
 80038cc:	e7ee      	b.n	80038ac <__libc_init_array+0xc>
 80038ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80038d2:	4798      	blx	r3
 80038d4:	3601      	adds	r6, #1
 80038d6:	e7f2      	b.n	80038be <__libc_init_array+0x1e>
 80038d8:	08004908 	.word	0x08004908
 80038dc:	08004908 	.word	0x08004908
 80038e0:	08004908 	.word	0x08004908
 80038e4:	0800490c 	.word	0x0800490c

080038e8 <__retarget_lock_init_recursive>:
 80038e8:	4770      	bx	lr

080038ea <__retarget_lock_acquire_recursive>:
 80038ea:	4770      	bx	lr

080038ec <__retarget_lock_release_recursive>:
 80038ec:	4770      	bx	lr

080038ee <memcpy>:
 80038ee:	440a      	add	r2, r1
 80038f0:	4291      	cmp	r1, r2
 80038f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80038f6:	d100      	bne.n	80038fa <memcpy+0xc>
 80038f8:	4770      	bx	lr
 80038fa:	b510      	push	{r4, lr}
 80038fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003900:	4291      	cmp	r1, r2
 8003902:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003906:	d1f9      	bne.n	80038fc <memcpy+0xe>
 8003908:	bd10      	pop	{r4, pc}
	...

0800390c <_free_r>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	4605      	mov	r5, r0
 8003910:	2900      	cmp	r1, #0
 8003912:	d040      	beq.n	8003996 <_free_r+0x8a>
 8003914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003918:	1f0c      	subs	r4, r1, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	bfb8      	it	lt
 800391e:	18e4      	addlt	r4, r4, r3
 8003920:	f000 f8de 	bl	8003ae0 <__malloc_lock>
 8003924:	4a1c      	ldr	r2, [pc, #112]	@ (8003998 <_free_r+0x8c>)
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	b933      	cbnz	r3, 8003938 <_free_r+0x2c>
 800392a:	6063      	str	r3, [r4, #4]
 800392c:	6014      	str	r4, [r2, #0]
 800392e:	4628      	mov	r0, r5
 8003930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003934:	f000 b8da 	b.w	8003aec <__malloc_unlock>
 8003938:	42a3      	cmp	r3, r4
 800393a:	d908      	bls.n	800394e <_free_r+0x42>
 800393c:	6820      	ldr	r0, [r4, #0]
 800393e:	1821      	adds	r1, r4, r0
 8003940:	428b      	cmp	r3, r1
 8003942:	bf01      	itttt	eq
 8003944:	6819      	ldreq	r1, [r3, #0]
 8003946:	685b      	ldreq	r3, [r3, #4]
 8003948:	1809      	addeq	r1, r1, r0
 800394a:	6021      	streq	r1, [r4, #0]
 800394c:	e7ed      	b.n	800392a <_free_r+0x1e>
 800394e:	461a      	mov	r2, r3
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	b10b      	cbz	r3, 8003958 <_free_r+0x4c>
 8003954:	42a3      	cmp	r3, r4
 8003956:	d9fa      	bls.n	800394e <_free_r+0x42>
 8003958:	6811      	ldr	r1, [r2, #0]
 800395a:	1850      	adds	r0, r2, r1
 800395c:	42a0      	cmp	r0, r4
 800395e:	d10b      	bne.n	8003978 <_free_r+0x6c>
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	4401      	add	r1, r0
 8003964:	1850      	adds	r0, r2, r1
 8003966:	4283      	cmp	r3, r0
 8003968:	6011      	str	r1, [r2, #0]
 800396a:	d1e0      	bne.n	800392e <_free_r+0x22>
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	4408      	add	r0, r1
 8003972:	6010      	str	r0, [r2, #0]
 8003974:	6053      	str	r3, [r2, #4]
 8003976:	e7da      	b.n	800392e <_free_r+0x22>
 8003978:	d902      	bls.n	8003980 <_free_r+0x74>
 800397a:	230c      	movs	r3, #12
 800397c:	602b      	str	r3, [r5, #0]
 800397e:	e7d6      	b.n	800392e <_free_r+0x22>
 8003980:	6820      	ldr	r0, [r4, #0]
 8003982:	1821      	adds	r1, r4, r0
 8003984:	428b      	cmp	r3, r1
 8003986:	bf01      	itttt	eq
 8003988:	6819      	ldreq	r1, [r3, #0]
 800398a:	685b      	ldreq	r3, [r3, #4]
 800398c:	1809      	addeq	r1, r1, r0
 800398e:	6021      	streq	r1, [r4, #0]
 8003990:	6063      	str	r3, [r4, #4]
 8003992:	6054      	str	r4, [r2, #4]
 8003994:	e7cb      	b.n	800392e <_free_r+0x22>
 8003996:	bd38      	pop	{r3, r4, r5, pc}
 8003998:	200002c8 	.word	0x200002c8

0800399c <sbrk_aligned>:
 800399c:	b570      	push	{r4, r5, r6, lr}
 800399e:	4e0f      	ldr	r6, [pc, #60]	@ (80039dc <sbrk_aligned+0x40>)
 80039a0:	460c      	mov	r4, r1
 80039a2:	6831      	ldr	r1, [r6, #0]
 80039a4:	4605      	mov	r5, r0
 80039a6:	b911      	cbnz	r1, 80039ae <sbrk_aligned+0x12>
 80039a8:	f000 fe24 	bl	80045f4 <_sbrk_r>
 80039ac:	6030      	str	r0, [r6, #0]
 80039ae:	4621      	mov	r1, r4
 80039b0:	4628      	mov	r0, r5
 80039b2:	f000 fe1f 	bl	80045f4 <_sbrk_r>
 80039b6:	1c43      	adds	r3, r0, #1
 80039b8:	d103      	bne.n	80039c2 <sbrk_aligned+0x26>
 80039ba:	f04f 34ff 	mov.w	r4, #4294967295
 80039be:	4620      	mov	r0, r4
 80039c0:	bd70      	pop	{r4, r5, r6, pc}
 80039c2:	1cc4      	adds	r4, r0, #3
 80039c4:	f024 0403 	bic.w	r4, r4, #3
 80039c8:	42a0      	cmp	r0, r4
 80039ca:	d0f8      	beq.n	80039be <sbrk_aligned+0x22>
 80039cc:	1a21      	subs	r1, r4, r0
 80039ce:	4628      	mov	r0, r5
 80039d0:	f000 fe10 	bl	80045f4 <_sbrk_r>
 80039d4:	3001      	adds	r0, #1
 80039d6:	d1f2      	bne.n	80039be <sbrk_aligned+0x22>
 80039d8:	e7ef      	b.n	80039ba <sbrk_aligned+0x1e>
 80039da:	bf00      	nop
 80039dc:	200002c4 	.word	0x200002c4

080039e0 <_malloc_r>:
 80039e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039e4:	1ccd      	adds	r5, r1, #3
 80039e6:	f025 0503 	bic.w	r5, r5, #3
 80039ea:	3508      	adds	r5, #8
 80039ec:	2d0c      	cmp	r5, #12
 80039ee:	bf38      	it	cc
 80039f0:	250c      	movcc	r5, #12
 80039f2:	2d00      	cmp	r5, #0
 80039f4:	4606      	mov	r6, r0
 80039f6:	db01      	blt.n	80039fc <_malloc_r+0x1c>
 80039f8:	42a9      	cmp	r1, r5
 80039fa:	d904      	bls.n	8003a06 <_malloc_r+0x26>
 80039fc:	230c      	movs	r3, #12
 80039fe:	6033      	str	r3, [r6, #0]
 8003a00:	2000      	movs	r0, #0
 8003a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003adc <_malloc_r+0xfc>
 8003a0a:	f000 f869 	bl	8003ae0 <__malloc_lock>
 8003a0e:	f8d8 3000 	ldr.w	r3, [r8]
 8003a12:	461c      	mov	r4, r3
 8003a14:	bb44      	cbnz	r4, 8003a68 <_malloc_r+0x88>
 8003a16:	4629      	mov	r1, r5
 8003a18:	4630      	mov	r0, r6
 8003a1a:	f7ff ffbf 	bl	800399c <sbrk_aligned>
 8003a1e:	1c43      	adds	r3, r0, #1
 8003a20:	4604      	mov	r4, r0
 8003a22:	d158      	bne.n	8003ad6 <_malloc_r+0xf6>
 8003a24:	f8d8 4000 	ldr.w	r4, [r8]
 8003a28:	4627      	mov	r7, r4
 8003a2a:	2f00      	cmp	r7, #0
 8003a2c:	d143      	bne.n	8003ab6 <_malloc_r+0xd6>
 8003a2e:	2c00      	cmp	r4, #0
 8003a30:	d04b      	beq.n	8003aca <_malloc_r+0xea>
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	4639      	mov	r1, r7
 8003a36:	4630      	mov	r0, r6
 8003a38:	eb04 0903 	add.w	r9, r4, r3
 8003a3c:	f000 fdda 	bl	80045f4 <_sbrk_r>
 8003a40:	4581      	cmp	r9, r0
 8003a42:	d142      	bne.n	8003aca <_malloc_r+0xea>
 8003a44:	6821      	ldr	r1, [r4, #0]
 8003a46:	4630      	mov	r0, r6
 8003a48:	1a6d      	subs	r5, r5, r1
 8003a4a:	4629      	mov	r1, r5
 8003a4c:	f7ff ffa6 	bl	800399c <sbrk_aligned>
 8003a50:	3001      	adds	r0, #1
 8003a52:	d03a      	beq.n	8003aca <_malloc_r+0xea>
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	442b      	add	r3, r5
 8003a58:	6023      	str	r3, [r4, #0]
 8003a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a5e:	685a      	ldr	r2, [r3, #4]
 8003a60:	bb62      	cbnz	r2, 8003abc <_malloc_r+0xdc>
 8003a62:	f8c8 7000 	str.w	r7, [r8]
 8003a66:	e00f      	b.n	8003a88 <_malloc_r+0xa8>
 8003a68:	6822      	ldr	r2, [r4, #0]
 8003a6a:	1b52      	subs	r2, r2, r5
 8003a6c:	d420      	bmi.n	8003ab0 <_malloc_r+0xd0>
 8003a6e:	2a0b      	cmp	r2, #11
 8003a70:	d917      	bls.n	8003aa2 <_malloc_r+0xc2>
 8003a72:	1961      	adds	r1, r4, r5
 8003a74:	42a3      	cmp	r3, r4
 8003a76:	6025      	str	r5, [r4, #0]
 8003a78:	bf18      	it	ne
 8003a7a:	6059      	strne	r1, [r3, #4]
 8003a7c:	6863      	ldr	r3, [r4, #4]
 8003a7e:	bf08      	it	eq
 8003a80:	f8c8 1000 	streq.w	r1, [r8]
 8003a84:	5162      	str	r2, [r4, r5]
 8003a86:	604b      	str	r3, [r1, #4]
 8003a88:	4630      	mov	r0, r6
 8003a8a:	f000 f82f 	bl	8003aec <__malloc_unlock>
 8003a8e:	f104 000b 	add.w	r0, r4, #11
 8003a92:	1d23      	adds	r3, r4, #4
 8003a94:	f020 0007 	bic.w	r0, r0, #7
 8003a98:	1ac2      	subs	r2, r0, r3
 8003a9a:	bf1c      	itt	ne
 8003a9c:	1a1b      	subne	r3, r3, r0
 8003a9e:	50a3      	strne	r3, [r4, r2]
 8003aa0:	e7af      	b.n	8003a02 <_malloc_r+0x22>
 8003aa2:	6862      	ldr	r2, [r4, #4]
 8003aa4:	42a3      	cmp	r3, r4
 8003aa6:	bf0c      	ite	eq
 8003aa8:	f8c8 2000 	streq.w	r2, [r8]
 8003aac:	605a      	strne	r2, [r3, #4]
 8003aae:	e7eb      	b.n	8003a88 <_malloc_r+0xa8>
 8003ab0:	4623      	mov	r3, r4
 8003ab2:	6864      	ldr	r4, [r4, #4]
 8003ab4:	e7ae      	b.n	8003a14 <_malloc_r+0x34>
 8003ab6:	463c      	mov	r4, r7
 8003ab8:	687f      	ldr	r7, [r7, #4]
 8003aba:	e7b6      	b.n	8003a2a <_malloc_r+0x4a>
 8003abc:	461a      	mov	r2, r3
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	42a3      	cmp	r3, r4
 8003ac2:	d1fb      	bne.n	8003abc <_malloc_r+0xdc>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	6053      	str	r3, [r2, #4]
 8003ac8:	e7de      	b.n	8003a88 <_malloc_r+0xa8>
 8003aca:	230c      	movs	r3, #12
 8003acc:	4630      	mov	r0, r6
 8003ace:	6033      	str	r3, [r6, #0]
 8003ad0:	f000 f80c 	bl	8003aec <__malloc_unlock>
 8003ad4:	e794      	b.n	8003a00 <_malloc_r+0x20>
 8003ad6:	6005      	str	r5, [r0, #0]
 8003ad8:	e7d6      	b.n	8003a88 <_malloc_r+0xa8>
 8003ada:	bf00      	nop
 8003adc:	200002c8 	.word	0x200002c8

08003ae0 <__malloc_lock>:
 8003ae0:	4801      	ldr	r0, [pc, #4]	@ (8003ae8 <__malloc_lock+0x8>)
 8003ae2:	f7ff bf02 	b.w	80038ea <__retarget_lock_acquire_recursive>
 8003ae6:	bf00      	nop
 8003ae8:	200002c0 	.word	0x200002c0

08003aec <__malloc_unlock>:
 8003aec:	4801      	ldr	r0, [pc, #4]	@ (8003af4 <__malloc_unlock+0x8>)
 8003aee:	f7ff befd 	b.w	80038ec <__retarget_lock_release_recursive>
 8003af2:	bf00      	nop
 8003af4:	200002c0 	.word	0x200002c0

08003af8 <__ssputs_r>:
 8003af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003afc:	461f      	mov	r7, r3
 8003afe:	688e      	ldr	r6, [r1, #8]
 8003b00:	4682      	mov	sl, r0
 8003b02:	42be      	cmp	r6, r7
 8003b04:	460c      	mov	r4, r1
 8003b06:	4690      	mov	r8, r2
 8003b08:	680b      	ldr	r3, [r1, #0]
 8003b0a:	d82d      	bhi.n	8003b68 <__ssputs_r+0x70>
 8003b0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003b14:	d026      	beq.n	8003b64 <__ssputs_r+0x6c>
 8003b16:	6965      	ldr	r5, [r4, #20]
 8003b18:	6909      	ldr	r1, [r1, #16]
 8003b1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b1e:	eba3 0901 	sub.w	r9, r3, r1
 8003b22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b26:	1c7b      	adds	r3, r7, #1
 8003b28:	444b      	add	r3, r9
 8003b2a:	106d      	asrs	r5, r5, #1
 8003b2c:	429d      	cmp	r5, r3
 8003b2e:	bf38      	it	cc
 8003b30:	461d      	movcc	r5, r3
 8003b32:	0553      	lsls	r3, r2, #21
 8003b34:	d527      	bpl.n	8003b86 <__ssputs_r+0x8e>
 8003b36:	4629      	mov	r1, r5
 8003b38:	f7ff ff52 	bl	80039e0 <_malloc_r>
 8003b3c:	4606      	mov	r6, r0
 8003b3e:	b360      	cbz	r0, 8003b9a <__ssputs_r+0xa2>
 8003b40:	464a      	mov	r2, r9
 8003b42:	6921      	ldr	r1, [r4, #16]
 8003b44:	f7ff fed3 	bl	80038ee <memcpy>
 8003b48:	89a3      	ldrh	r3, [r4, #12]
 8003b4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b52:	81a3      	strh	r3, [r4, #12]
 8003b54:	6126      	str	r6, [r4, #16]
 8003b56:	444e      	add	r6, r9
 8003b58:	6026      	str	r6, [r4, #0]
 8003b5a:	463e      	mov	r6, r7
 8003b5c:	6165      	str	r5, [r4, #20]
 8003b5e:	eba5 0509 	sub.w	r5, r5, r9
 8003b62:	60a5      	str	r5, [r4, #8]
 8003b64:	42be      	cmp	r6, r7
 8003b66:	d900      	bls.n	8003b6a <__ssputs_r+0x72>
 8003b68:	463e      	mov	r6, r7
 8003b6a:	4632      	mov	r2, r6
 8003b6c:	4641      	mov	r1, r8
 8003b6e:	6820      	ldr	r0, [r4, #0]
 8003b70:	f000 fd26 	bl	80045c0 <memmove>
 8003b74:	2000      	movs	r0, #0
 8003b76:	68a3      	ldr	r3, [r4, #8]
 8003b78:	1b9b      	subs	r3, r3, r6
 8003b7a:	60a3      	str	r3, [r4, #8]
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	4433      	add	r3, r6
 8003b80:	6023      	str	r3, [r4, #0]
 8003b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b86:	462a      	mov	r2, r5
 8003b88:	f000 fd52 	bl	8004630 <_realloc_r>
 8003b8c:	4606      	mov	r6, r0
 8003b8e:	2800      	cmp	r0, #0
 8003b90:	d1e0      	bne.n	8003b54 <__ssputs_r+0x5c>
 8003b92:	4650      	mov	r0, sl
 8003b94:	6921      	ldr	r1, [r4, #16]
 8003b96:	f7ff feb9 	bl	800390c <_free_r>
 8003b9a:	230c      	movs	r3, #12
 8003b9c:	f8ca 3000 	str.w	r3, [sl]
 8003ba0:	89a3      	ldrh	r3, [r4, #12]
 8003ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003baa:	81a3      	strh	r3, [r4, #12]
 8003bac:	e7e9      	b.n	8003b82 <__ssputs_r+0x8a>
	...

08003bb0 <_svfiprintf_r>:
 8003bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb4:	4698      	mov	r8, r3
 8003bb6:	898b      	ldrh	r3, [r1, #12]
 8003bb8:	4607      	mov	r7, r0
 8003bba:	061b      	lsls	r3, r3, #24
 8003bbc:	460d      	mov	r5, r1
 8003bbe:	4614      	mov	r4, r2
 8003bc0:	b09d      	sub	sp, #116	@ 0x74
 8003bc2:	d510      	bpl.n	8003be6 <_svfiprintf_r+0x36>
 8003bc4:	690b      	ldr	r3, [r1, #16]
 8003bc6:	b973      	cbnz	r3, 8003be6 <_svfiprintf_r+0x36>
 8003bc8:	2140      	movs	r1, #64	@ 0x40
 8003bca:	f7ff ff09 	bl	80039e0 <_malloc_r>
 8003bce:	6028      	str	r0, [r5, #0]
 8003bd0:	6128      	str	r0, [r5, #16]
 8003bd2:	b930      	cbnz	r0, 8003be2 <_svfiprintf_r+0x32>
 8003bd4:	230c      	movs	r3, #12
 8003bd6:	603b      	str	r3, [r7, #0]
 8003bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bdc:	b01d      	add	sp, #116	@ 0x74
 8003bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003be2:	2340      	movs	r3, #64	@ 0x40
 8003be4:	616b      	str	r3, [r5, #20]
 8003be6:	2300      	movs	r3, #0
 8003be8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bea:	2320      	movs	r3, #32
 8003bec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bf0:	2330      	movs	r3, #48	@ 0x30
 8003bf2:	f04f 0901 	mov.w	r9, #1
 8003bf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bfa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003d94 <_svfiprintf_r+0x1e4>
 8003bfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c02:	4623      	mov	r3, r4
 8003c04:	469a      	mov	sl, r3
 8003c06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c0a:	b10a      	cbz	r2, 8003c10 <_svfiprintf_r+0x60>
 8003c0c:	2a25      	cmp	r2, #37	@ 0x25
 8003c0e:	d1f9      	bne.n	8003c04 <_svfiprintf_r+0x54>
 8003c10:	ebba 0b04 	subs.w	fp, sl, r4
 8003c14:	d00b      	beq.n	8003c2e <_svfiprintf_r+0x7e>
 8003c16:	465b      	mov	r3, fp
 8003c18:	4622      	mov	r2, r4
 8003c1a:	4629      	mov	r1, r5
 8003c1c:	4638      	mov	r0, r7
 8003c1e:	f7ff ff6b 	bl	8003af8 <__ssputs_r>
 8003c22:	3001      	adds	r0, #1
 8003c24:	f000 80a7 	beq.w	8003d76 <_svfiprintf_r+0x1c6>
 8003c28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c2a:	445a      	add	r2, fp
 8003c2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c2e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 809f 	beq.w	8003d76 <_svfiprintf_r+0x1c6>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c42:	f10a 0a01 	add.w	sl, sl, #1
 8003c46:	9304      	str	r3, [sp, #16]
 8003c48:	9307      	str	r3, [sp, #28]
 8003c4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c50:	4654      	mov	r4, sl
 8003c52:	2205      	movs	r2, #5
 8003c54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c58:	484e      	ldr	r0, [pc, #312]	@ (8003d94 <_svfiprintf_r+0x1e4>)
 8003c5a:	f000 fcdb 	bl	8004614 <memchr>
 8003c5e:	9a04      	ldr	r2, [sp, #16]
 8003c60:	b9d8      	cbnz	r0, 8003c9a <_svfiprintf_r+0xea>
 8003c62:	06d0      	lsls	r0, r2, #27
 8003c64:	bf44      	itt	mi
 8003c66:	2320      	movmi	r3, #32
 8003c68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c6c:	0711      	lsls	r1, r2, #28
 8003c6e:	bf44      	itt	mi
 8003c70:	232b      	movmi	r3, #43	@ 0x2b
 8003c72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c76:	f89a 3000 	ldrb.w	r3, [sl]
 8003c7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c7c:	d015      	beq.n	8003caa <_svfiprintf_r+0xfa>
 8003c7e:	4654      	mov	r4, sl
 8003c80:	2000      	movs	r0, #0
 8003c82:	f04f 0c0a 	mov.w	ip, #10
 8003c86:	9a07      	ldr	r2, [sp, #28]
 8003c88:	4621      	mov	r1, r4
 8003c8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c8e:	3b30      	subs	r3, #48	@ 0x30
 8003c90:	2b09      	cmp	r3, #9
 8003c92:	d94b      	bls.n	8003d2c <_svfiprintf_r+0x17c>
 8003c94:	b1b0      	cbz	r0, 8003cc4 <_svfiprintf_r+0x114>
 8003c96:	9207      	str	r2, [sp, #28]
 8003c98:	e014      	b.n	8003cc4 <_svfiprintf_r+0x114>
 8003c9a:	eba0 0308 	sub.w	r3, r0, r8
 8003c9e:	fa09 f303 	lsl.w	r3, r9, r3
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	46a2      	mov	sl, r4
 8003ca6:	9304      	str	r3, [sp, #16]
 8003ca8:	e7d2      	b.n	8003c50 <_svfiprintf_r+0xa0>
 8003caa:	9b03      	ldr	r3, [sp, #12]
 8003cac:	1d19      	adds	r1, r3, #4
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	9103      	str	r1, [sp, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	bfbb      	ittet	lt
 8003cb6:	425b      	neglt	r3, r3
 8003cb8:	f042 0202 	orrlt.w	r2, r2, #2
 8003cbc:	9307      	strge	r3, [sp, #28]
 8003cbe:	9307      	strlt	r3, [sp, #28]
 8003cc0:	bfb8      	it	lt
 8003cc2:	9204      	strlt	r2, [sp, #16]
 8003cc4:	7823      	ldrb	r3, [r4, #0]
 8003cc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cc8:	d10a      	bne.n	8003ce0 <_svfiprintf_r+0x130>
 8003cca:	7863      	ldrb	r3, [r4, #1]
 8003ccc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cce:	d132      	bne.n	8003d36 <_svfiprintf_r+0x186>
 8003cd0:	9b03      	ldr	r3, [sp, #12]
 8003cd2:	3402      	adds	r4, #2
 8003cd4:	1d1a      	adds	r2, r3, #4
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	9203      	str	r2, [sp, #12]
 8003cda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cde:	9305      	str	r3, [sp, #20]
 8003ce0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003d98 <_svfiprintf_r+0x1e8>
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	4650      	mov	r0, sl
 8003ce8:	7821      	ldrb	r1, [r4, #0]
 8003cea:	f000 fc93 	bl	8004614 <memchr>
 8003cee:	b138      	cbz	r0, 8003d00 <_svfiprintf_r+0x150>
 8003cf0:	2240      	movs	r2, #64	@ 0x40
 8003cf2:	9b04      	ldr	r3, [sp, #16]
 8003cf4:	eba0 000a 	sub.w	r0, r0, sl
 8003cf8:	4082      	lsls	r2, r0
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	3401      	adds	r4, #1
 8003cfe:	9304      	str	r3, [sp, #16]
 8003d00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d04:	2206      	movs	r2, #6
 8003d06:	4825      	ldr	r0, [pc, #148]	@ (8003d9c <_svfiprintf_r+0x1ec>)
 8003d08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d0c:	f000 fc82 	bl	8004614 <memchr>
 8003d10:	2800      	cmp	r0, #0
 8003d12:	d036      	beq.n	8003d82 <_svfiprintf_r+0x1d2>
 8003d14:	4b22      	ldr	r3, [pc, #136]	@ (8003da0 <_svfiprintf_r+0x1f0>)
 8003d16:	bb1b      	cbnz	r3, 8003d60 <_svfiprintf_r+0x1b0>
 8003d18:	9b03      	ldr	r3, [sp, #12]
 8003d1a:	3307      	adds	r3, #7
 8003d1c:	f023 0307 	bic.w	r3, r3, #7
 8003d20:	3308      	adds	r3, #8
 8003d22:	9303      	str	r3, [sp, #12]
 8003d24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d26:	4433      	add	r3, r6
 8003d28:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d2a:	e76a      	b.n	8003c02 <_svfiprintf_r+0x52>
 8003d2c:	460c      	mov	r4, r1
 8003d2e:	2001      	movs	r0, #1
 8003d30:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d34:	e7a8      	b.n	8003c88 <_svfiprintf_r+0xd8>
 8003d36:	2300      	movs	r3, #0
 8003d38:	f04f 0c0a 	mov.w	ip, #10
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	3401      	adds	r4, #1
 8003d40:	9305      	str	r3, [sp, #20]
 8003d42:	4620      	mov	r0, r4
 8003d44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d48:	3a30      	subs	r2, #48	@ 0x30
 8003d4a:	2a09      	cmp	r2, #9
 8003d4c:	d903      	bls.n	8003d56 <_svfiprintf_r+0x1a6>
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0c6      	beq.n	8003ce0 <_svfiprintf_r+0x130>
 8003d52:	9105      	str	r1, [sp, #20]
 8003d54:	e7c4      	b.n	8003ce0 <_svfiprintf_r+0x130>
 8003d56:	4604      	mov	r4, r0
 8003d58:	2301      	movs	r3, #1
 8003d5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d5e:	e7f0      	b.n	8003d42 <_svfiprintf_r+0x192>
 8003d60:	ab03      	add	r3, sp, #12
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	462a      	mov	r2, r5
 8003d66:	4638      	mov	r0, r7
 8003d68:	4b0e      	ldr	r3, [pc, #56]	@ (8003da4 <_svfiprintf_r+0x1f4>)
 8003d6a:	a904      	add	r1, sp, #16
 8003d6c:	f3af 8000 	nop.w
 8003d70:	1c42      	adds	r2, r0, #1
 8003d72:	4606      	mov	r6, r0
 8003d74:	d1d6      	bne.n	8003d24 <_svfiprintf_r+0x174>
 8003d76:	89ab      	ldrh	r3, [r5, #12]
 8003d78:	065b      	lsls	r3, r3, #25
 8003d7a:	f53f af2d 	bmi.w	8003bd8 <_svfiprintf_r+0x28>
 8003d7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d80:	e72c      	b.n	8003bdc <_svfiprintf_r+0x2c>
 8003d82:	ab03      	add	r3, sp, #12
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	462a      	mov	r2, r5
 8003d88:	4638      	mov	r0, r7
 8003d8a:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <_svfiprintf_r+0x1f4>)
 8003d8c:	a904      	add	r1, sp, #16
 8003d8e:	f000 f9bd 	bl	800410c <_printf_i>
 8003d92:	e7ed      	b.n	8003d70 <_svfiprintf_r+0x1c0>
 8003d94:	080048ca 	.word	0x080048ca
 8003d98:	080048d0 	.word	0x080048d0
 8003d9c:	080048d4 	.word	0x080048d4
 8003da0:	00000000 	.word	0x00000000
 8003da4:	08003af9 	.word	0x08003af9

08003da8 <__sfputc_r>:
 8003da8:	6893      	ldr	r3, [r2, #8]
 8003daa:	b410      	push	{r4}
 8003dac:	3b01      	subs	r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	6093      	str	r3, [r2, #8]
 8003db2:	da07      	bge.n	8003dc4 <__sfputc_r+0x1c>
 8003db4:	6994      	ldr	r4, [r2, #24]
 8003db6:	42a3      	cmp	r3, r4
 8003db8:	db01      	blt.n	8003dbe <__sfputc_r+0x16>
 8003dba:	290a      	cmp	r1, #10
 8003dbc:	d102      	bne.n	8003dc4 <__sfputc_r+0x1c>
 8003dbe:	bc10      	pop	{r4}
 8003dc0:	f000 bb6a 	b.w	8004498 <__swbuf_r>
 8003dc4:	6813      	ldr	r3, [r2, #0]
 8003dc6:	1c58      	adds	r0, r3, #1
 8003dc8:	6010      	str	r0, [r2, #0]
 8003dca:	7019      	strb	r1, [r3, #0]
 8003dcc:	4608      	mov	r0, r1
 8003dce:	bc10      	pop	{r4}
 8003dd0:	4770      	bx	lr

08003dd2 <__sfputs_r>:
 8003dd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dd4:	4606      	mov	r6, r0
 8003dd6:	460f      	mov	r7, r1
 8003dd8:	4614      	mov	r4, r2
 8003dda:	18d5      	adds	r5, r2, r3
 8003ddc:	42ac      	cmp	r4, r5
 8003dde:	d101      	bne.n	8003de4 <__sfputs_r+0x12>
 8003de0:	2000      	movs	r0, #0
 8003de2:	e007      	b.n	8003df4 <__sfputs_r+0x22>
 8003de4:	463a      	mov	r2, r7
 8003de6:	4630      	mov	r0, r6
 8003de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dec:	f7ff ffdc 	bl	8003da8 <__sfputc_r>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d1f3      	bne.n	8003ddc <__sfputs_r+0xa>
 8003df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003df8 <_vfiprintf_r>:
 8003df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dfc:	460d      	mov	r5, r1
 8003dfe:	4614      	mov	r4, r2
 8003e00:	4698      	mov	r8, r3
 8003e02:	4606      	mov	r6, r0
 8003e04:	b09d      	sub	sp, #116	@ 0x74
 8003e06:	b118      	cbz	r0, 8003e10 <_vfiprintf_r+0x18>
 8003e08:	6a03      	ldr	r3, [r0, #32]
 8003e0a:	b90b      	cbnz	r3, 8003e10 <_vfiprintf_r+0x18>
 8003e0c:	f7ff fc46 	bl	800369c <__sinit>
 8003e10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e12:	07d9      	lsls	r1, r3, #31
 8003e14:	d405      	bmi.n	8003e22 <_vfiprintf_r+0x2a>
 8003e16:	89ab      	ldrh	r3, [r5, #12]
 8003e18:	059a      	lsls	r2, r3, #22
 8003e1a:	d402      	bmi.n	8003e22 <_vfiprintf_r+0x2a>
 8003e1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e1e:	f7ff fd64 	bl	80038ea <__retarget_lock_acquire_recursive>
 8003e22:	89ab      	ldrh	r3, [r5, #12]
 8003e24:	071b      	lsls	r3, r3, #28
 8003e26:	d501      	bpl.n	8003e2c <_vfiprintf_r+0x34>
 8003e28:	692b      	ldr	r3, [r5, #16]
 8003e2a:	b99b      	cbnz	r3, 8003e54 <_vfiprintf_r+0x5c>
 8003e2c:	4629      	mov	r1, r5
 8003e2e:	4630      	mov	r0, r6
 8003e30:	f000 fb70 	bl	8004514 <__swsetup_r>
 8003e34:	b170      	cbz	r0, 8003e54 <_vfiprintf_r+0x5c>
 8003e36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e38:	07dc      	lsls	r4, r3, #31
 8003e3a:	d504      	bpl.n	8003e46 <_vfiprintf_r+0x4e>
 8003e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e40:	b01d      	add	sp, #116	@ 0x74
 8003e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e46:	89ab      	ldrh	r3, [r5, #12]
 8003e48:	0598      	lsls	r0, r3, #22
 8003e4a:	d4f7      	bmi.n	8003e3c <_vfiprintf_r+0x44>
 8003e4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e4e:	f7ff fd4d 	bl	80038ec <__retarget_lock_release_recursive>
 8003e52:	e7f3      	b.n	8003e3c <_vfiprintf_r+0x44>
 8003e54:	2300      	movs	r3, #0
 8003e56:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e58:	2320      	movs	r3, #32
 8003e5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e5e:	2330      	movs	r3, #48	@ 0x30
 8003e60:	f04f 0901 	mov.w	r9, #1
 8003e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e68:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004014 <_vfiprintf_r+0x21c>
 8003e6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e70:	4623      	mov	r3, r4
 8003e72:	469a      	mov	sl, r3
 8003e74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e78:	b10a      	cbz	r2, 8003e7e <_vfiprintf_r+0x86>
 8003e7a:	2a25      	cmp	r2, #37	@ 0x25
 8003e7c:	d1f9      	bne.n	8003e72 <_vfiprintf_r+0x7a>
 8003e7e:	ebba 0b04 	subs.w	fp, sl, r4
 8003e82:	d00b      	beq.n	8003e9c <_vfiprintf_r+0xa4>
 8003e84:	465b      	mov	r3, fp
 8003e86:	4622      	mov	r2, r4
 8003e88:	4629      	mov	r1, r5
 8003e8a:	4630      	mov	r0, r6
 8003e8c:	f7ff ffa1 	bl	8003dd2 <__sfputs_r>
 8003e90:	3001      	adds	r0, #1
 8003e92:	f000 80a7 	beq.w	8003fe4 <_vfiprintf_r+0x1ec>
 8003e96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e98:	445a      	add	r2, fp
 8003e9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e9c:	f89a 3000 	ldrb.w	r3, [sl]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 809f 	beq.w	8003fe4 <_vfiprintf_r+0x1ec>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8003eac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003eb0:	f10a 0a01 	add.w	sl, sl, #1
 8003eb4:	9304      	str	r3, [sp, #16]
 8003eb6:	9307      	str	r3, [sp, #28]
 8003eb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ebc:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ebe:	4654      	mov	r4, sl
 8003ec0:	2205      	movs	r2, #5
 8003ec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ec6:	4853      	ldr	r0, [pc, #332]	@ (8004014 <_vfiprintf_r+0x21c>)
 8003ec8:	f000 fba4 	bl	8004614 <memchr>
 8003ecc:	9a04      	ldr	r2, [sp, #16]
 8003ece:	b9d8      	cbnz	r0, 8003f08 <_vfiprintf_r+0x110>
 8003ed0:	06d1      	lsls	r1, r2, #27
 8003ed2:	bf44      	itt	mi
 8003ed4:	2320      	movmi	r3, #32
 8003ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003eda:	0713      	lsls	r3, r2, #28
 8003edc:	bf44      	itt	mi
 8003ede:	232b      	movmi	r3, #43	@ 0x2b
 8003ee0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8003ee8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003eea:	d015      	beq.n	8003f18 <_vfiprintf_r+0x120>
 8003eec:	4654      	mov	r4, sl
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f04f 0c0a 	mov.w	ip, #10
 8003ef4:	9a07      	ldr	r2, [sp, #28]
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003efc:	3b30      	subs	r3, #48	@ 0x30
 8003efe:	2b09      	cmp	r3, #9
 8003f00:	d94b      	bls.n	8003f9a <_vfiprintf_r+0x1a2>
 8003f02:	b1b0      	cbz	r0, 8003f32 <_vfiprintf_r+0x13a>
 8003f04:	9207      	str	r2, [sp, #28]
 8003f06:	e014      	b.n	8003f32 <_vfiprintf_r+0x13a>
 8003f08:	eba0 0308 	sub.w	r3, r0, r8
 8003f0c:	fa09 f303 	lsl.w	r3, r9, r3
 8003f10:	4313      	orrs	r3, r2
 8003f12:	46a2      	mov	sl, r4
 8003f14:	9304      	str	r3, [sp, #16]
 8003f16:	e7d2      	b.n	8003ebe <_vfiprintf_r+0xc6>
 8003f18:	9b03      	ldr	r3, [sp, #12]
 8003f1a:	1d19      	adds	r1, r3, #4
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	9103      	str	r1, [sp, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	bfbb      	ittet	lt
 8003f24:	425b      	neglt	r3, r3
 8003f26:	f042 0202 	orrlt.w	r2, r2, #2
 8003f2a:	9307      	strge	r3, [sp, #28]
 8003f2c:	9307      	strlt	r3, [sp, #28]
 8003f2e:	bfb8      	it	lt
 8003f30:	9204      	strlt	r2, [sp, #16]
 8003f32:	7823      	ldrb	r3, [r4, #0]
 8003f34:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f36:	d10a      	bne.n	8003f4e <_vfiprintf_r+0x156>
 8003f38:	7863      	ldrb	r3, [r4, #1]
 8003f3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f3c:	d132      	bne.n	8003fa4 <_vfiprintf_r+0x1ac>
 8003f3e:	9b03      	ldr	r3, [sp, #12]
 8003f40:	3402      	adds	r4, #2
 8003f42:	1d1a      	adds	r2, r3, #4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	9203      	str	r2, [sp, #12]
 8003f48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f4c:	9305      	str	r3, [sp, #20]
 8003f4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004018 <_vfiprintf_r+0x220>
 8003f52:	2203      	movs	r2, #3
 8003f54:	4650      	mov	r0, sl
 8003f56:	7821      	ldrb	r1, [r4, #0]
 8003f58:	f000 fb5c 	bl	8004614 <memchr>
 8003f5c:	b138      	cbz	r0, 8003f6e <_vfiprintf_r+0x176>
 8003f5e:	2240      	movs	r2, #64	@ 0x40
 8003f60:	9b04      	ldr	r3, [sp, #16]
 8003f62:	eba0 000a 	sub.w	r0, r0, sl
 8003f66:	4082      	lsls	r2, r0
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	3401      	adds	r4, #1
 8003f6c:	9304      	str	r3, [sp, #16]
 8003f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f72:	2206      	movs	r2, #6
 8003f74:	4829      	ldr	r0, [pc, #164]	@ (800401c <_vfiprintf_r+0x224>)
 8003f76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f7a:	f000 fb4b 	bl	8004614 <memchr>
 8003f7e:	2800      	cmp	r0, #0
 8003f80:	d03f      	beq.n	8004002 <_vfiprintf_r+0x20a>
 8003f82:	4b27      	ldr	r3, [pc, #156]	@ (8004020 <_vfiprintf_r+0x228>)
 8003f84:	bb1b      	cbnz	r3, 8003fce <_vfiprintf_r+0x1d6>
 8003f86:	9b03      	ldr	r3, [sp, #12]
 8003f88:	3307      	adds	r3, #7
 8003f8a:	f023 0307 	bic.w	r3, r3, #7
 8003f8e:	3308      	adds	r3, #8
 8003f90:	9303      	str	r3, [sp, #12]
 8003f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f94:	443b      	add	r3, r7
 8003f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f98:	e76a      	b.n	8003e70 <_vfiprintf_r+0x78>
 8003f9a:	460c      	mov	r4, r1
 8003f9c:	2001      	movs	r0, #1
 8003f9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fa2:	e7a8      	b.n	8003ef6 <_vfiprintf_r+0xfe>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f04f 0c0a 	mov.w	ip, #10
 8003faa:	4619      	mov	r1, r3
 8003fac:	3401      	adds	r4, #1
 8003fae:	9305      	str	r3, [sp, #20]
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fb6:	3a30      	subs	r2, #48	@ 0x30
 8003fb8:	2a09      	cmp	r2, #9
 8003fba:	d903      	bls.n	8003fc4 <_vfiprintf_r+0x1cc>
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0c6      	beq.n	8003f4e <_vfiprintf_r+0x156>
 8003fc0:	9105      	str	r1, [sp, #20]
 8003fc2:	e7c4      	b.n	8003f4e <_vfiprintf_r+0x156>
 8003fc4:	4604      	mov	r4, r0
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003fcc:	e7f0      	b.n	8003fb0 <_vfiprintf_r+0x1b8>
 8003fce:	ab03      	add	r3, sp, #12
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	462a      	mov	r2, r5
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	4b13      	ldr	r3, [pc, #76]	@ (8004024 <_vfiprintf_r+0x22c>)
 8003fd8:	a904      	add	r1, sp, #16
 8003fda:	f3af 8000 	nop.w
 8003fde:	4607      	mov	r7, r0
 8003fe0:	1c78      	adds	r0, r7, #1
 8003fe2:	d1d6      	bne.n	8003f92 <_vfiprintf_r+0x19a>
 8003fe4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fe6:	07d9      	lsls	r1, r3, #31
 8003fe8:	d405      	bmi.n	8003ff6 <_vfiprintf_r+0x1fe>
 8003fea:	89ab      	ldrh	r3, [r5, #12]
 8003fec:	059a      	lsls	r2, r3, #22
 8003fee:	d402      	bmi.n	8003ff6 <_vfiprintf_r+0x1fe>
 8003ff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ff2:	f7ff fc7b 	bl	80038ec <__retarget_lock_release_recursive>
 8003ff6:	89ab      	ldrh	r3, [r5, #12]
 8003ff8:	065b      	lsls	r3, r3, #25
 8003ffa:	f53f af1f 	bmi.w	8003e3c <_vfiprintf_r+0x44>
 8003ffe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004000:	e71e      	b.n	8003e40 <_vfiprintf_r+0x48>
 8004002:	ab03      	add	r3, sp, #12
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	462a      	mov	r2, r5
 8004008:	4630      	mov	r0, r6
 800400a:	4b06      	ldr	r3, [pc, #24]	@ (8004024 <_vfiprintf_r+0x22c>)
 800400c:	a904      	add	r1, sp, #16
 800400e:	f000 f87d 	bl	800410c <_printf_i>
 8004012:	e7e4      	b.n	8003fde <_vfiprintf_r+0x1e6>
 8004014:	080048ca 	.word	0x080048ca
 8004018:	080048d0 	.word	0x080048d0
 800401c:	080048d4 	.word	0x080048d4
 8004020:	00000000 	.word	0x00000000
 8004024:	08003dd3 	.word	0x08003dd3

08004028 <_printf_common>:
 8004028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800402c:	4616      	mov	r6, r2
 800402e:	4698      	mov	r8, r3
 8004030:	688a      	ldr	r2, [r1, #8]
 8004032:	690b      	ldr	r3, [r1, #16]
 8004034:	4607      	mov	r7, r0
 8004036:	4293      	cmp	r3, r2
 8004038:	bfb8      	it	lt
 800403a:	4613      	movlt	r3, r2
 800403c:	6033      	str	r3, [r6, #0]
 800403e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004042:	460c      	mov	r4, r1
 8004044:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004048:	b10a      	cbz	r2, 800404e <_printf_common+0x26>
 800404a:	3301      	adds	r3, #1
 800404c:	6033      	str	r3, [r6, #0]
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	0699      	lsls	r1, r3, #26
 8004052:	bf42      	ittt	mi
 8004054:	6833      	ldrmi	r3, [r6, #0]
 8004056:	3302      	addmi	r3, #2
 8004058:	6033      	strmi	r3, [r6, #0]
 800405a:	6825      	ldr	r5, [r4, #0]
 800405c:	f015 0506 	ands.w	r5, r5, #6
 8004060:	d106      	bne.n	8004070 <_printf_common+0x48>
 8004062:	f104 0a19 	add.w	sl, r4, #25
 8004066:	68e3      	ldr	r3, [r4, #12]
 8004068:	6832      	ldr	r2, [r6, #0]
 800406a:	1a9b      	subs	r3, r3, r2
 800406c:	42ab      	cmp	r3, r5
 800406e:	dc2b      	bgt.n	80040c8 <_printf_common+0xa0>
 8004070:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004074:	6822      	ldr	r2, [r4, #0]
 8004076:	3b00      	subs	r3, #0
 8004078:	bf18      	it	ne
 800407a:	2301      	movne	r3, #1
 800407c:	0692      	lsls	r2, r2, #26
 800407e:	d430      	bmi.n	80040e2 <_printf_common+0xba>
 8004080:	4641      	mov	r1, r8
 8004082:	4638      	mov	r0, r7
 8004084:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004088:	47c8      	blx	r9
 800408a:	3001      	adds	r0, #1
 800408c:	d023      	beq.n	80040d6 <_printf_common+0xae>
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	6922      	ldr	r2, [r4, #16]
 8004092:	f003 0306 	and.w	r3, r3, #6
 8004096:	2b04      	cmp	r3, #4
 8004098:	bf14      	ite	ne
 800409a:	2500      	movne	r5, #0
 800409c:	6833      	ldreq	r3, [r6, #0]
 800409e:	f04f 0600 	mov.w	r6, #0
 80040a2:	bf08      	it	eq
 80040a4:	68e5      	ldreq	r5, [r4, #12]
 80040a6:	f104 041a 	add.w	r4, r4, #26
 80040aa:	bf08      	it	eq
 80040ac:	1aed      	subeq	r5, r5, r3
 80040ae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040b2:	bf08      	it	eq
 80040b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040b8:	4293      	cmp	r3, r2
 80040ba:	bfc4      	itt	gt
 80040bc:	1a9b      	subgt	r3, r3, r2
 80040be:	18ed      	addgt	r5, r5, r3
 80040c0:	42b5      	cmp	r5, r6
 80040c2:	d11a      	bne.n	80040fa <_printf_common+0xd2>
 80040c4:	2000      	movs	r0, #0
 80040c6:	e008      	b.n	80040da <_printf_common+0xb2>
 80040c8:	2301      	movs	r3, #1
 80040ca:	4652      	mov	r2, sl
 80040cc:	4641      	mov	r1, r8
 80040ce:	4638      	mov	r0, r7
 80040d0:	47c8      	blx	r9
 80040d2:	3001      	adds	r0, #1
 80040d4:	d103      	bne.n	80040de <_printf_common+0xb6>
 80040d6:	f04f 30ff 	mov.w	r0, #4294967295
 80040da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040de:	3501      	adds	r5, #1
 80040e0:	e7c1      	b.n	8004066 <_printf_common+0x3e>
 80040e2:	2030      	movs	r0, #48	@ 0x30
 80040e4:	18e1      	adds	r1, r4, r3
 80040e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80040ea:	1c5a      	adds	r2, r3, #1
 80040ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80040f0:	4422      	add	r2, r4
 80040f2:	3302      	adds	r3, #2
 80040f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80040f8:	e7c2      	b.n	8004080 <_printf_common+0x58>
 80040fa:	2301      	movs	r3, #1
 80040fc:	4622      	mov	r2, r4
 80040fe:	4641      	mov	r1, r8
 8004100:	4638      	mov	r0, r7
 8004102:	47c8      	blx	r9
 8004104:	3001      	adds	r0, #1
 8004106:	d0e6      	beq.n	80040d6 <_printf_common+0xae>
 8004108:	3601      	adds	r6, #1
 800410a:	e7d9      	b.n	80040c0 <_printf_common+0x98>

0800410c <_printf_i>:
 800410c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004110:	7e0f      	ldrb	r7, [r1, #24]
 8004112:	4691      	mov	r9, r2
 8004114:	2f78      	cmp	r7, #120	@ 0x78
 8004116:	4680      	mov	r8, r0
 8004118:	460c      	mov	r4, r1
 800411a:	469a      	mov	sl, r3
 800411c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800411e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004122:	d807      	bhi.n	8004134 <_printf_i+0x28>
 8004124:	2f62      	cmp	r7, #98	@ 0x62
 8004126:	d80a      	bhi.n	800413e <_printf_i+0x32>
 8004128:	2f00      	cmp	r7, #0
 800412a:	f000 80d1 	beq.w	80042d0 <_printf_i+0x1c4>
 800412e:	2f58      	cmp	r7, #88	@ 0x58
 8004130:	f000 80b8 	beq.w	80042a4 <_printf_i+0x198>
 8004134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004138:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800413c:	e03a      	b.n	80041b4 <_printf_i+0xa8>
 800413e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004142:	2b15      	cmp	r3, #21
 8004144:	d8f6      	bhi.n	8004134 <_printf_i+0x28>
 8004146:	a101      	add	r1, pc, #4	@ (adr r1, 800414c <_printf_i+0x40>)
 8004148:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800414c:	080041a5 	.word	0x080041a5
 8004150:	080041b9 	.word	0x080041b9
 8004154:	08004135 	.word	0x08004135
 8004158:	08004135 	.word	0x08004135
 800415c:	08004135 	.word	0x08004135
 8004160:	08004135 	.word	0x08004135
 8004164:	080041b9 	.word	0x080041b9
 8004168:	08004135 	.word	0x08004135
 800416c:	08004135 	.word	0x08004135
 8004170:	08004135 	.word	0x08004135
 8004174:	08004135 	.word	0x08004135
 8004178:	080042b7 	.word	0x080042b7
 800417c:	080041e3 	.word	0x080041e3
 8004180:	08004271 	.word	0x08004271
 8004184:	08004135 	.word	0x08004135
 8004188:	08004135 	.word	0x08004135
 800418c:	080042d9 	.word	0x080042d9
 8004190:	08004135 	.word	0x08004135
 8004194:	080041e3 	.word	0x080041e3
 8004198:	08004135 	.word	0x08004135
 800419c:	08004135 	.word	0x08004135
 80041a0:	08004279 	.word	0x08004279
 80041a4:	6833      	ldr	r3, [r6, #0]
 80041a6:	1d1a      	adds	r2, r3, #4
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6032      	str	r2, [r6, #0]
 80041ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041b4:	2301      	movs	r3, #1
 80041b6:	e09c      	b.n	80042f2 <_printf_i+0x1e6>
 80041b8:	6833      	ldr	r3, [r6, #0]
 80041ba:	6820      	ldr	r0, [r4, #0]
 80041bc:	1d19      	adds	r1, r3, #4
 80041be:	6031      	str	r1, [r6, #0]
 80041c0:	0606      	lsls	r6, r0, #24
 80041c2:	d501      	bpl.n	80041c8 <_printf_i+0xbc>
 80041c4:	681d      	ldr	r5, [r3, #0]
 80041c6:	e003      	b.n	80041d0 <_printf_i+0xc4>
 80041c8:	0645      	lsls	r5, r0, #25
 80041ca:	d5fb      	bpl.n	80041c4 <_printf_i+0xb8>
 80041cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80041d0:	2d00      	cmp	r5, #0
 80041d2:	da03      	bge.n	80041dc <_printf_i+0xd0>
 80041d4:	232d      	movs	r3, #45	@ 0x2d
 80041d6:	426d      	negs	r5, r5
 80041d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041dc:	230a      	movs	r3, #10
 80041de:	4858      	ldr	r0, [pc, #352]	@ (8004340 <_printf_i+0x234>)
 80041e0:	e011      	b.n	8004206 <_printf_i+0xfa>
 80041e2:	6821      	ldr	r1, [r4, #0]
 80041e4:	6833      	ldr	r3, [r6, #0]
 80041e6:	0608      	lsls	r0, r1, #24
 80041e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80041ec:	d402      	bmi.n	80041f4 <_printf_i+0xe8>
 80041ee:	0649      	lsls	r1, r1, #25
 80041f0:	bf48      	it	mi
 80041f2:	b2ad      	uxthmi	r5, r5
 80041f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80041f6:	6033      	str	r3, [r6, #0]
 80041f8:	bf14      	ite	ne
 80041fa:	230a      	movne	r3, #10
 80041fc:	2308      	moveq	r3, #8
 80041fe:	4850      	ldr	r0, [pc, #320]	@ (8004340 <_printf_i+0x234>)
 8004200:	2100      	movs	r1, #0
 8004202:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004206:	6866      	ldr	r6, [r4, #4]
 8004208:	2e00      	cmp	r6, #0
 800420a:	60a6      	str	r6, [r4, #8]
 800420c:	db05      	blt.n	800421a <_printf_i+0x10e>
 800420e:	6821      	ldr	r1, [r4, #0]
 8004210:	432e      	orrs	r6, r5
 8004212:	f021 0104 	bic.w	r1, r1, #4
 8004216:	6021      	str	r1, [r4, #0]
 8004218:	d04b      	beq.n	80042b2 <_printf_i+0x1a6>
 800421a:	4616      	mov	r6, r2
 800421c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004220:	fb03 5711 	mls	r7, r3, r1, r5
 8004224:	5dc7      	ldrb	r7, [r0, r7]
 8004226:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800422a:	462f      	mov	r7, r5
 800422c:	42bb      	cmp	r3, r7
 800422e:	460d      	mov	r5, r1
 8004230:	d9f4      	bls.n	800421c <_printf_i+0x110>
 8004232:	2b08      	cmp	r3, #8
 8004234:	d10b      	bne.n	800424e <_printf_i+0x142>
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	07df      	lsls	r7, r3, #31
 800423a:	d508      	bpl.n	800424e <_printf_i+0x142>
 800423c:	6923      	ldr	r3, [r4, #16]
 800423e:	6861      	ldr	r1, [r4, #4]
 8004240:	4299      	cmp	r1, r3
 8004242:	bfde      	ittt	le
 8004244:	2330      	movle	r3, #48	@ 0x30
 8004246:	f806 3c01 	strble.w	r3, [r6, #-1]
 800424a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800424e:	1b92      	subs	r2, r2, r6
 8004250:	6122      	str	r2, [r4, #16]
 8004252:	464b      	mov	r3, r9
 8004254:	4621      	mov	r1, r4
 8004256:	4640      	mov	r0, r8
 8004258:	f8cd a000 	str.w	sl, [sp]
 800425c:	aa03      	add	r2, sp, #12
 800425e:	f7ff fee3 	bl	8004028 <_printf_common>
 8004262:	3001      	adds	r0, #1
 8004264:	d14a      	bne.n	80042fc <_printf_i+0x1f0>
 8004266:	f04f 30ff 	mov.w	r0, #4294967295
 800426a:	b004      	add	sp, #16
 800426c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	f043 0320 	orr.w	r3, r3, #32
 8004276:	6023      	str	r3, [r4, #0]
 8004278:	2778      	movs	r7, #120	@ 0x78
 800427a:	4832      	ldr	r0, [pc, #200]	@ (8004344 <_printf_i+0x238>)
 800427c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	6831      	ldr	r1, [r6, #0]
 8004284:	061f      	lsls	r7, r3, #24
 8004286:	f851 5b04 	ldr.w	r5, [r1], #4
 800428a:	d402      	bmi.n	8004292 <_printf_i+0x186>
 800428c:	065f      	lsls	r7, r3, #25
 800428e:	bf48      	it	mi
 8004290:	b2ad      	uxthmi	r5, r5
 8004292:	6031      	str	r1, [r6, #0]
 8004294:	07d9      	lsls	r1, r3, #31
 8004296:	bf44      	itt	mi
 8004298:	f043 0320 	orrmi.w	r3, r3, #32
 800429c:	6023      	strmi	r3, [r4, #0]
 800429e:	b11d      	cbz	r5, 80042a8 <_printf_i+0x19c>
 80042a0:	2310      	movs	r3, #16
 80042a2:	e7ad      	b.n	8004200 <_printf_i+0xf4>
 80042a4:	4826      	ldr	r0, [pc, #152]	@ (8004340 <_printf_i+0x234>)
 80042a6:	e7e9      	b.n	800427c <_printf_i+0x170>
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	f023 0320 	bic.w	r3, r3, #32
 80042ae:	6023      	str	r3, [r4, #0]
 80042b0:	e7f6      	b.n	80042a0 <_printf_i+0x194>
 80042b2:	4616      	mov	r6, r2
 80042b4:	e7bd      	b.n	8004232 <_printf_i+0x126>
 80042b6:	6833      	ldr	r3, [r6, #0]
 80042b8:	6825      	ldr	r5, [r4, #0]
 80042ba:	1d18      	adds	r0, r3, #4
 80042bc:	6961      	ldr	r1, [r4, #20]
 80042be:	6030      	str	r0, [r6, #0]
 80042c0:	062e      	lsls	r6, r5, #24
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	d501      	bpl.n	80042ca <_printf_i+0x1be>
 80042c6:	6019      	str	r1, [r3, #0]
 80042c8:	e002      	b.n	80042d0 <_printf_i+0x1c4>
 80042ca:	0668      	lsls	r0, r5, #25
 80042cc:	d5fb      	bpl.n	80042c6 <_printf_i+0x1ba>
 80042ce:	8019      	strh	r1, [r3, #0]
 80042d0:	2300      	movs	r3, #0
 80042d2:	4616      	mov	r6, r2
 80042d4:	6123      	str	r3, [r4, #16]
 80042d6:	e7bc      	b.n	8004252 <_printf_i+0x146>
 80042d8:	6833      	ldr	r3, [r6, #0]
 80042da:	2100      	movs	r1, #0
 80042dc:	1d1a      	adds	r2, r3, #4
 80042de:	6032      	str	r2, [r6, #0]
 80042e0:	681e      	ldr	r6, [r3, #0]
 80042e2:	6862      	ldr	r2, [r4, #4]
 80042e4:	4630      	mov	r0, r6
 80042e6:	f000 f995 	bl	8004614 <memchr>
 80042ea:	b108      	cbz	r0, 80042f0 <_printf_i+0x1e4>
 80042ec:	1b80      	subs	r0, r0, r6
 80042ee:	6060      	str	r0, [r4, #4]
 80042f0:	6863      	ldr	r3, [r4, #4]
 80042f2:	6123      	str	r3, [r4, #16]
 80042f4:	2300      	movs	r3, #0
 80042f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042fa:	e7aa      	b.n	8004252 <_printf_i+0x146>
 80042fc:	4632      	mov	r2, r6
 80042fe:	4649      	mov	r1, r9
 8004300:	4640      	mov	r0, r8
 8004302:	6923      	ldr	r3, [r4, #16]
 8004304:	47d0      	blx	sl
 8004306:	3001      	adds	r0, #1
 8004308:	d0ad      	beq.n	8004266 <_printf_i+0x15a>
 800430a:	6823      	ldr	r3, [r4, #0]
 800430c:	079b      	lsls	r3, r3, #30
 800430e:	d413      	bmi.n	8004338 <_printf_i+0x22c>
 8004310:	68e0      	ldr	r0, [r4, #12]
 8004312:	9b03      	ldr	r3, [sp, #12]
 8004314:	4298      	cmp	r0, r3
 8004316:	bfb8      	it	lt
 8004318:	4618      	movlt	r0, r3
 800431a:	e7a6      	b.n	800426a <_printf_i+0x15e>
 800431c:	2301      	movs	r3, #1
 800431e:	4632      	mov	r2, r6
 8004320:	4649      	mov	r1, r9
 8004322:	4640      	mov	r0, r8
 8004324:	47d0      	blx	sl
 8004326:	3001      	adds	r0, #1
 8004328:	d09d      	beq.n	8004266 <_printf_i+0x15a>
 800432a:	3501      	adds	r5, #1
 800432c:	68e3      	ldr	r3, [r4, #12]
 800432e:	9903      	ldr	r1, [sp, #12]
 8004330:	1a5b      	subs	r3, r3, r1
 8004332:	42ab      	cmp	r3, r5
 8004334:	dcf2      	bgt.n	800431c <_printf_i+0x210>
 8004336:	e7eb      	b.n	8004310 <_printf_i+0x204>
 8004338:	2500      	movs	r5, #0
 800433a:	f104 0619 	add.w	r6, r4, #25
 800433e:	e7f5      	b.n	800432c <_printf_i+0x220>
 8004340:	080048db 	.word	0x080048db
 8004344:	080048ec 	.word	0x080048ec

08004348 <__sflush_r>:
 8004348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434e:	0716      	lsls	r6, r2, #28
 8004350:	4605      	mov	r5, r0
 8004352:	460c      	mov	r4, r1
 8004354:	d454      	bmi.n	8004400 <__sflush_r+0xb8>
 8004356:	684b      	ldr	r3, [r1, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	dc02      	bgt.n	8004362 <__sflush_r+0x1a>
 800435c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800435e:	2b00      	cmp	r3, #0
 8004360:	dd48      	ble.n	80043f4 <__sflush_r+0xac>
 8004362:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004364:	2e00      	cmp	r6, #0
 8004366:	d045      	beq.n	80043f4 <__sflush_r+0xac>
 8004368:	2300      	movs	r3, #0
 800436a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800436e:	682f      	ldr	r7, [r5, #0]
 8004370:	6a21      	ldr	r1, [r4, #32]
 8004372:	602b      	str	r3, [r5, #0]
 8004374:	d030      	beq.n	80043d8 <__sflush_r+0x90>
 8004376:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004378:	89a3      	ldrh	r3, [r4, #12]
 800437a:	0759      	lsls	r1, r3, #29
 800437c:	d505      	bpl.n	800438a <__sflush_r+0x42>
 800437e:	6863      	ldr	r3, [r4, #4]
 8004380:	1ad2      	subs	r2, r2, r3
 8004382:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004384:	b10b      	cbz	r3, 800438a <__sflush_r+0x42>
 8004386:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004388:	1ad2      	subs	r2, r2, r3
 800438a:	2300      	movs	r3, #0
 800438c:	4628      	mov	r0, r5
 800438e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004390:	6a21      	ldr	r1, [r4, #32]
 8004392:	47b0      	blx	r6
 8004394:	1c43      	adds	r3, r0, #1
 8004396:	89a3      	ldrh	r3, [r4, #12]
 8004398:	d106      	bne.n	80043a8 <__sflush_r+0x60>
 800439a:	6829      	ldr	r1, [r5, #0]
 800439c:	291d      	cmp	r1, #29
 800439e:	d82b      	bhi.n	80043f8 <__sflush_r+0xb0>
 80043a0:	4a28      	ldr	r2, [pc, #160]	@ (8004444 <__sflush_r+0xfc>)
 80043a2:	40ca      	lsrs	r2, r1
 80043a4:	07d6      	lsls	r6, r2, #31
 80043a6:	d527      	bpl.n	80043f8 <__sflush_r+0xb0>
 80043a8:	2200      	movs	r2, #0
 80043aa:	6062      	str	r2, [r4, #4]
 80043ac:	6922      	ldr	r2, [r4, #16]
 80043ae:	04d9      	lsls	r1, r3, #19
 80043b0:	6022      	str	r2, [r4, #0]
 80043b2:	d504      	bpl.n	80043be <__sflush_r+0x76>
 80043b4:	1c42      	adds	r2, r0, #1
 80043b6:	d101      	bne.n	80043bc <__sflush_r+0x74>
 80043b8:	682b      	ldr	r3, [r5, #0]
 80043ba:	b903      	cbnz	r3, 80043be <__sflush_r+0x76>
 80043bc:	6560      	str	r0, [r4, #84]	@ 0x54
 80043be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80043c0:	602f      	str	r7, [r5, #0]
 80043c2:	b1b9      	cbz	r1, 80043f4 <__sflush_r+0xac>
 80043c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80043c8:	4299      	cmp	r1, r3
 80043ca:	d002      	beq.n	80043d2 <__sflush_r+0x8a>
 80043cc:	4628      	mov	r0, r5
 80043ce:	f7ff fa9d 	bl	800390c <_free_r>
 80043d2:	2300      	movs	r3, #0
 80043d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80043d6:	e00d      	b.n	80043f4 <__sflush_r+0xac>
 80043d8:	2301      	movs	r3, #1
 80043da:	4628      	mov	r0, r5
 80043dc:	47b0      	blx	r6
 80043de:	4602      	mov	r2, r0
 80043e0:	1c50      	adds	r0, r2, #1
 80043e2:	d1c9      	bne.n	8004378 <__sflush_r+0x30>
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0c6      	beq.n	8004378 <__sflush_r+0x30>
 80043ea:	2b1d      	cmp	r3, #29
 80043ec:	d001      	beq.n	80043f2 <__sflush_r+0xaa>
 80043ee:	2b16      	cmp	r3, #22
 80043f0:	d11d      	bne.n	800442e <__sflush_r+0xe6>
 80043f2:	602f      	str	r7, [r5, #0]
 80043f4:	2000      	movs	r0, #0
 80043f6:	e021      	b.n	800443c <__sflush_r+0xf4>
 80043f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043fc:	b21b      	sxth	r3, r3
 80043fe:	e01a      	b.n	8004436 <__sflush_r+0xee>
 8004400:	690f      	ldr	r7, [r1, #16]
 8004402:	2f00      	cmp	r7, #0
 8004404:	d0f6      	beq.n	80043f4 <__sflush_r+0xac>
 8004406:	0793      	lsls	r3, r2, #30
 8004408:	bf18      	it	ne
 800440a:	2300      	movne	r3, #0
 800440c:	680e      	ldr	r6, [r1, #0]
 800440e:	bf08      	it	eq
 8004410:	694b      	ldreq	r3, [r1, #20]
 8004412:	1bf6      	subs	r6, r6, r7
 8004414:	600f      	str	r7, [r1, #0]
 8004416:	608b      	str	r3, [r1, #8]
 8004418:	2e00      	cmp	r6, #0
 800441a:	ddeb      	ble.n	80043f4 <__sflush_r+0xac>
 800441c:	4633      	mov	r3, r6
 800441e:	463a      	mov	r2, r7
 8004420:	4628      	mov	r0, r5
 8004422:	6a21      	ldr	r1, [r4, #32]
 8004424:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004428:	47e0      	blx	ip
 800442a:	2800      	cmp	r0, #0
 800442c:	dc07      	bgt.n	800443e <__sflush_r+0xf6>
 800442e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004436:	f04f 30ff 	mov.w	r0, #4294967295
 800443a:	81a3      	strh	r3, [r4, #12]
 800443c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800443e:	4407      	add	r7, r0
 8004440:	1a36      	subs	r6, r6, r0
 8004442:	e7e9      	b.n	8004418 <__sflush_r+0xd0>
 8004444:	20400001 	.word	0x20400001

08004448 <_fflush_r>:
 8004448:	b538      	push	{r3, r4, r5, lr}
 800444a:	690b      	ldr	r3, [r1, #16]
 800444c:	4605      	mov	r5, r0
 800444e:	460c      	mov	r4, r1
 8004450:	b913      	cbnz	r3, 8004458 <_fflush_r+0x10>
 8004452:	2500      	movs	r5, #0
 8004454:	4628      	mov	r0, r5
 8004456:	bd38      	pop	{r3, r4, r5, pc}
 8004458:	b118      	cbz	r0, 8004462 <_fflush_r+0x1a>
 800445a:	6a03      	ldr	r3, [r0, #32]
 800445c:	b90b      	cbnz	r3, 8004462 <_fflush_r+0x1a>
 800445e:	f7ff f91d 	bl	800369c <__sinit>
 8004462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d0f3      	beq.n	8004452 <_fflush_r+0xa>
 800446a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800446c:	07d0      	lsls	r0, r2, #31
 800446e:	d404      	bmi.n	800447a <_fflush_r+0x32>
 8004470:	0599      	lsls	r1, r3, #22
 8004472:	d402      	bmi.n	800447a <_fflush_r+0x32>
 8004474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004476:	f7ff fa38 	bl	80038ea <__retarget_lock_acquire_recursive>
 800447a:	4628      	mov	r0, r5
 800447c:	4621      	mov	r1, r4
 800447e:	f7ff ff63 	bl	8004348 <__sflush_r>
 8004482:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004484:	4605      	mov	r5, r0
 8004486:	07da      	lsls	r2, r3, #31
 8004488:	d4e4      	bmi.n	8004454 <_fflush_r+0xc>
 800448a:	89a3      	ldrh	r3, [r4, #12]
 800448c:	059b      	lsls	r3, r3, #22
 800448e:	d4e1      	bmi.n	8004454 <_fflush_r+0xc>
 8004490:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004492:	f7ff fa2b 	bl	80038ec <__retarget_lock_release_recursive>
 8004496:	e7dd      	b.n	8004454 <_fflush_r+0xc>

08004498 <__swbuf_r>:
 8004498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800449a:	460e      	mov	r6, r1
 800449c:	4614      	mov	r4, r2
 800449e:	4605      	mov	r5, r0
 80044a0:	b118      	cbz	r0, 80044aa <__swbuf_r+0x12>
 80044a2:	6a03      	ldr	r3, [r0, #32]
 80044a4:	b90b      	cbnz	r3, 80044aa <__swbuf_r+0x12>
 80044a6:	f7ff f8f9 	bl	800369c <__sinit>
 80044aa:	69a3      	ldr	r3, [r4, #24]
 80044ac:	60a3      	str	r3, [r4, #8]
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	071a      	lsls	r2, r3, #28
 80044b2:	d501      	bpl.n	80044b8 <__swbuf_r+0x20>
 80044b4:	6923      	ldr	r3, [r4, #16]
 80044b6:	b943      	cbnz	r3, 80044ca <__swbuf_r+0x32>
 80044b8:	4621      	mov	r1, r4
 80044ba:	4628      	mov	r0, r5
 80044bc:	f000 f82a 	bl	8004514 <__swsetup_r>
 80044c0:	b118      	cbz	r0, 80044ca <__swbuf_r+0x32>
 80044c2:	f04f 37ff 	mov.w	r7, #4294967295
 80044c6:	4638      	mov	r0, r7
 80044c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	6922      	ldr	r2, [r4, #16]
 80044ce:	b2f6      	uxtb	r6, r6
 80044d0:	1a98      	subs	r0, r3, r2
 80044d2:	6963      	ldr	r3, [r4, #20]
 80044d4:	4637      	mov	r7, r6
 80044d6:	4283      	cmp	r3, r0
 80044d8:	dc05      	bgt.n	80044e6 <__swbuf_r+0x4e>
 80044da:	4621      	mov	r1, r4
 80044dc:	4628      	mov	r0, r5
 80044de:	f7ff ffb3 	bl	8004448 <_fflush_r>
 80044e2:	2800      	cmp	r0, #0
 80044e4:	d1ed      	bne.n	80044c2 <__swbuf_r+0x2a>
 80044e6:	68a3      	ldr	r3, [r4, #8]
 80044e8:	3b01      	subs	r3, #1
 80044ea:	60a3      	str	r3, [r4, #8]
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	6022      	str	r2, [r4, #0]
 80044f2:	701e      	strb	r6, [r3, #0]
 80044f4:	6962      	ldr	r2, [r4, #20]
 80044f6:	1c43      	adds	r3, r0, #1
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d004      	beq.n	8004506 <__swbuf_r+0x6e>
 80044fc:	89a3      	ldrh	r3, [r4, #12]
 80044fe:	07db      	lsls	r3, r3, #31
 8004500:	d5e1      	bpl.n	80044c6 <__swbuf_r+0x2e>
 8004502:	2e0a      	cmp	r6, #10
 8004504:	d1df      	bne.n	80044c6 <__swbuf_r+0x2e>
 8004506:	4621      	mov	r1, r4
 8004508:	4628      	mov	r0, r5
 800450a:	f7ff ff9d 	bl	8004448 <_fflush_r>
 800450e:	2800      	cmp	r0, #0
 8004510:	d0d9      	beq.n	80044c6 <__swbuf_r+0x2e>
 8004512:	e7d6      	b.n	80044c2 <__swbuf_r+0x2a>

08004514 <__swsetup_r>:
 8004514:	b538      	push	{r3, r4, r5, lr}
 8004516:	4b29      	ldr	r3, [pc, #164]	@ (80045bc <__swsetup_r+0xa8>)
 8004518:	4605      	mov	r5, r0
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	460c      	mov	r4, r1
 800451e:	b118      	cbz	r0, 8004528 <__swsetup_r+0x14>
 8004520:	6a03      	ldr	r3, [r0, #32]
 8004522:	b90b      	cbnz	r3, 8004528 <__swsetup_r+0x14>
 8004524:	f7ff f8ba 	bl	800369c <__sinit>
 8004528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800452c:	0719      	lsls	r1, r3, #28
 800452e:	d422      	bmi.n	8004576 <__swsetup_r+0x62>
 8004530:	06da      	lsls	r2, r3, #27
 8004532:	d407      	bmi.n	8004544 <__swsetup_r+0x30>
 8004534:	2209      	movs	r2, #9
 8004536:	602a      	str	r2, [r5, #0]
 8004538:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800453c:	f04f 30ff 	mov.w	r0, #4294967295
 8004540:	81a3      	strh	r3, [r4, #12]
 8004542:	e033      	b.n	80045ac <__swsetup_r+0x98>
 8004544:	0758      	lsls	r0, r3, #29
 8004546:	d512      	bpl.n	800456e <__swsetup_r+0x5a>
 8004548:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800454a:	b141      	cbz	r1, 800455e <__swsetup_r+0x4a>
 800454c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004550:	4299      	cmp	r1, r3
 8004552:	d002      	beq.n	800455a <__swsetup_r+0x46>
 8004554:	4628      	mov	r0, r5
 8004556:	f7ff f9d9 	bl	800390c <_free_r>
 800455a:	2300      	movs	r3, #0
 800455c:	6363      	str	r3, [r4, #52]	@ 0x34
 800455e:	89a3      	ldrh	r3, [r4, #12]
 8004560:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004564:	81a3      	strh	r3, [r4, #12]
 8004566:	2300      	movs	r3, #0
 8004568:	6063      	str	r3, [r4, #4]
 800456a:	6923      	ldr	r3, [r4, #16]
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	89a3      	ldrh	r3, [r4, #12]
 8004570:	f043 0308 	orr.w	r3, r3, #8
 8004574:	81a3      	strh	r3, [r4, #12]
 8004576:	6923      	ldr	r3, [r4, #16]
 8004578:	b94b      	cbnz	r3, 800458e <__swsetup_r+0x7a>
 800457a:	89a3      	ldrh	r3, [r4, #12]
 800457c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004584:	d003      	beq.n	800458e <__swsetup_r+0x7a>
 8004586:	4621      	mov	r1, r4
 8004588:	4628      	mov	r0, r5
 800458a:	f000 f8a4 	bl	80046d6 <__smakebuf_r>
 800458e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004592:	f013 0201 	ands.w	r2, r3, #1
 8004596:	d00a      	beq.n	80045ae <__swsetup_r+0x9a>
 8004598:	2200      	movs	r2, #0
 800459a:	60a2      	str	r2, [r4, #8]
 800459c:	6962      	ldr	r2, [r4, #20]
 800459e:	4252      	negs	r2, r2
 80045a0:	61a2      	str	r2, [r4, #24]
 80045a2:	6922      	ldr	r2, [r4, #16]
 80045a4:	b942      	cbnz	r2, 80045b8 <__swsetup_r+0xa4>
 80045a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80045aa:	d1c5      	bne.n	8004538 <__swsetup_r+0x24>
 80045ac:	bd38      	pop	{r3, r4, r5, pc}
 80045ae:	0799      	lsls	r1, r3, #30
 80045b0:	bf58      	it	pl
 80045b2:	6962      	ldrpl	r2, [r4, #20]
 80045b4:	60a2      	str	r2, [r4, #8]
 80045b6:	e7f4      	b.n	80045a2 <__swsetup_r+0x8e>
 80045b8:	2000      	movs	r0, #0
 80045ba:	e7f7      	b.n	80045ac <__swsetup_r+0x98>
 80045bc:	20000018 	.word	0x20000018

080045c0 <memmove>:
 80045c0:	4288      	cmp	r0, r1
 80045c2:	b510      	push	{r4, lr}
 80045c4:	eb01 0402 	add.w	r4, r1, r2
 80045c8:	d902      	bls.n	80045d0 <memmove+0x10>
 80045ca:	4284      	cmp	r4, r0
 80045cc:	4623      	mov	r3, r4
 80045ce:	d807      	bhi.n	80045e0 <memmove+0x20>
 80045d0:	1e43      	subs	r3, r0, #1
 80045d2:	42a1      	cmp	r1, r4
 80045d4:	d008      	beq.n	80045e8 <memmove+0x28>
 80045d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80045da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80045de:	e7f8      	b.n	80045d2 <memmove+0x12>
 80045e0:	4601      	mov	r1, r0
 80045e2:	4402      	add	r2, r0
 80045e4:	428a      	cmp	r2, r1
 80045e6:	d100      	bne.n	80045ea <memmove+0x2a>
 80045e8:	bd10      	pop	{r4, pc}
 80045ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80045f2:	e7f7      	b.n	80045e4 <memmove+0x24>

080045f4 <_sbrk_r>:
 80045f4:	b538      	push	{r3, r4, r5, lr}
 80045f6:	2300      	movs	r3, #0
 80045f8:	4d05      	ldr	r5, [pc, #20]	@ (8004610 <_sbrk_r+0x1c>)
 80045fa:	4604      	mov	r4, r0
 80045fc:	4608      	mov	r0, r1
 80045fe:	602b      	str	r3, [r5, #0]
 8004600:	f7fc fea6 	bl	8001350 <_sbrk>
 8004604:	1c43      	adds	r3, r0, #1
 8004606:	d102      	bne.n	800460e <_sbrk_r+0x1a>
 8004608:	682b      	ldr	r3, [r5, #0]
 800460a:	b103      	cbz	r3, 800460e <_sbrk_r+0x1a>
 800460c:	6023      	str	r3, [r4, #0]
 800460e:	bd38      	pop	{r3, r4, r5, pc}
 8004610:	200002bc 	.word	0x200002bc

08004614 <memchr>:
 8004614:	4603      	mov	r3, r0
 8004616:	b510      	push	{r4, lr}
 8004618:	b2c9      	uxtb	r1, r1
 800461a:	4402      	add	r2, r0
 800461c:	4293      	cmp	r3, r2
 800461e:	4618      	mov	r0, r3
 8004620:	d101      	bne.n	8004626 <memchr+0x12>
 8004622:	2000      	movs	r0, #0
 8004624:	e003      	b.n	800462e <memchr+0x1a>
 8004626:	7804      	ldrb	r4, [r0, #0]
 8004628:	3301      	adds	r3, #1
 800462a:	428c      	cmp	r4, r1
 800462c:	d1f6      	bne.n	800461c <memchr+0x8>
 800462e:	bd10      	pop	{r4, pc}

08004630 <_realloc_r>:
 8004630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004634:	4607      	mov	r7, r0
 8004636:	4614      	mov	r4, r2
 8004638:	460d      	mov	r5, r1
 800463a:	b921      	cbnz	r1, 8004646 <_realloc_r+0x16>
 800463c:	4611      	mov	r1, r2
 800463e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004642:	f7ff b9cd 	b.w	80039e0 <_malloc_r>
 8004646:	b92a      	cbnz	r2, 8004654 <_realloc_r+0x24>
 8004648:	f7ff f960 	bl	800390c <_free_r>
 800464c:	4625      	mov	r5, r4
 800464e:	4628      	mov	r0, r5
 8004650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004654:	f000 f89e 	bl	8004794 <_malloc_usable_size_r>
 8004658:	4284      	cmp	r4, r0
 800465a:	4606      	mov	r6, r0
 800465c:	d802      	bhi.n	8004664 <_realloc_r+0x34>
 800465e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004662:	d8f4      	bhi.n	800464e <_realloc_r+0x1e>
 8004664:	4621      	mov	r1, r4
 8004666:	4638      	mov	r0, r7
 8004668:	f7ff f9ba 	bl	80039e0 <_malloc_r>
 800466c:	4680      	mov	r8, r0
 800466e:	b908      	cbnz	r0, 8004674 <_realloc_r+0x44>
 8004670:	4645      	mov	r5, r8
 8004672:	e7ec      	b.n	800464e <_realloc_r+0x1e>
 8004674:	42b4      	cmp	r4, r6
 8004676:	4622      	mov	r2, r4
 8004678:	4629      	mov	r1, r5
 800467a:	bf28      	it	cs
 800467c:	4632      	movcs	r2, r6
 800467e:	f7ff f936 	bl	80038ee <memcpy>
 8004682:	4629      	mov	r1, r5
 8004684:	4638      	mov	r0, r7
 8004686:	f7ff f941 	bl	800390c <_free_r>
 800468a:	e7f1      	b.n	8004670 <_realloc_r+0x40>

0800468c <__swhatbuf_r>:
 800468c:	b570      	push	{r4, r5, r6, lr}
 800468e:	460c      	mov	r4, r1
 8004690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004694:	4615      	mov	r5, r2
 8004696:	2900      	cmp	r1, #0
 8004698:	461e      	mov	r6, r3
 800469a:	b096      	sub	sp, #88	@ 0x58
 800469c:	da0c      	bge.n	80046b8 <__swhatbuf_r+0x2c>
 800469e:	89a3      	ldrh	r3, [r4, #12]
 80046a0:	2100      	movs	r1, #0
 80046a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80046a6:	bf14      	ite	ne
 80046a8:	2340      	movne	r3, #64	@ 0x40
 80046aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80046ae:	2000      	movs	r0, #0
 80046b0:	6031      	str	r1, [r6, #0]
 80046b2:	602b      	str	r3, [r5, #0]
 80046b4:	b016      	add	sp, #88	@ 0x58
 80046b6:	bd70      	pop	{r4, r5, r6, pc}
 80046b8:	466a      	mov	r2, sp
 80046ba:	f000 f849 	bl	8004750 <_fstat_r>
 80046be:	2800      	cmp	r0, #0
 80046c0:	dbed      	blt.n	800469e <__swhatbuf_r+0x12>
 80046c2:	9901      	ldr	r1, [sp, #4]
 80046c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80046c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80046cc:	4259      	negs	r1, r3
 80046ce:	4159      	adcs	r1, r3
 80046d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046d4:	e7eb      	b.n	80046ae <__swhatbuf_r+0x22>

080046d6 <__smakebuf_r>:
 80046d6:	898b      	ldrh	r3, [r1, #12]
 80046d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046da:	079d      	lsls	r5, r3, #30
 80046dc:	4606      	mov	r6, r0
 80046de:	460c      	mov	r4, r1
 80046e0:	d507      	bpl.n	80046f2 <__smakebuf_r+0x1c>
 80046e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	6123      	str	r3, [r4, #16]
 80046ea:	2301      	movs	r3, #1
 80046ec:	6163      	str	r3, [r4, #20]
 80046ee:	b003      	add	sp, #12
 80046f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046f2:	466a      	mov	r2, sp
 80046f4:	ab01      	add	r3, sp, #4
 80046f6:	f7ff ffc9 	bl	800468c <__swhatbuf_r>
 80046fa:	9f00      	ldr	r7, [sp, #0]
 80046fc:	4605      	mov	r5, r0
 80046fe:	4639      	mov	r1, r7
 8004700:	4630      	mov	r0, r6
 8004702:	f7ff f96d 	bl	80039e0 <_malloc_r>
 8004706:	b948      	cbnz	r0, 800471c <__smakebuf_r+0x46>
 8004708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800470c:	059a      	lsls	r2, r3, #22
 800470e:	d4ee      	bmi.n	80046ee <__smakebuf_r+0x18>
 8004710:	f023 0303 	bic.w	r3, r3, #3
 8004714:	f043 0302 	orr.w	r3, r3, #2
 8004718:	81a3      	strh	r3, [r4, #12]
 800471a:	e7e2      	b.n	80046e2 <__smakebuf_r+0xc>
 800471c:	89a3      	ldrh	r3, [r4, #12]
 800471e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004726:	81a3      	strh	r3, [r4, #12]
 8004728:	9b01      	ldr	r3, [sp, #4]
 800472a:	6020      	str	r0, [r4, #0]
 800472c:	b15b      	cbz	r3, 8004746 <__smakebuf_r+0x70>
 800472e:	4630      	mov	r0, r6
 8004730:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004734:	f000 f81e 	bl	8004774 <_isatty_r>
 8004738:	b128      	cbz	r0, 8004746 <__smakebuf_r+0x70>
 800473a:	89a3      	ldrh	r3, [r4, #12]
 800473c:	f023 0303 	bic.w	r3, r3, #3
 8004740:	f043 0301 	orr.w	r3, r3, #1
 8004744:	81a3      	strh	r3, [r4, #12]
 8004746:	89a3      	ldrh	r3, [r4, #12]
 8004748:	431d      	orrs	r5, r3
 800474a:	81a5      	strh	r5, [r4, #12]
 800474c:	e7cf      	b.n	80046ee <__smakebuf_r+0x18>
	...

08004750 <_fstat_r>:
 8004750:	b538      	push	{r3, r4, r5, lr}
 8004752:	2300      	movs	r3, #0
 8004754:	4d06      	ldr	r5, [pc, #24]	@ (8004770 <_fstat_r+0x20>)
 8004756:	4604      	mov	r4, r0
 8004758:	4608      	mov	r0, r1
 800475a:	4611      	mov	r1, r2
 800475c:	602b      	str	r3, [r5, #0]
 800475e:	f7fc fdd1 	bl	8001304 <_fstat>
 8004762:	1c43      	adds	r3, r0, #1
 8004764:	d102      	bne.n	800476c <_fstat_r+0x1c>
 8004766:	682b      	ldr	r3, [r5, #0]
 8004768:	b103      	cbz	r3, 800476c <_fstat_r+0x1c>
 800476a:	6023      	str	r3, [r4, #0]
 800476c:	bd38      	pop	{r3, r4, r5, pc}
 800476e:	bf00      	nop
 8004770:	200002bc 	.word	0x200002bc

08004774 <_isatty_r>:
 8004774:	b538      	push	{r3, r4, r5, lr}
 8004776:	2300      	movs	r3, #0
 8004778:	4d05      	ldr	r5, [pc, #20]	@ (8004790 <_isatty_r+0x1c>)
 800477a:	4604      	mov	r4, r0
 800477c:	4608      	mov	r0, r1
 800477e:	602b      	str	r3, [r5, #0]
 8004780:	f7fc fdcf 	bl	8001322 <_isatty>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	d102      	bne.n	800478e <_isatty_r+0x1a>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	b103      	cbz	r3, 800478e <_isatty_r+0x1a>
 800478c:	6023      	str	r3, [r4, #0]
 800478e:	bd38      	pop	{r3, r4, r5, pc}
 8004790:	200002bc 	.word	0x200002bc

08004794 <_malloc_usable_size_r>:
 8004794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004798:	1f18      	subs	r0, r3, #4
 800479a:	2b00      	cmp	r3, #0
 800479c:	bfbc      	itt	lt
 800479e:	580b      	ldrlt	r3, [r1, r0]
 80047a0:	18c0      	addlt	r0, r0, r3
 80047a2:	4770      	bx	lr

080047a4 <_init>:
 80047a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a6:	bf00      	nop
 80047a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047aa:	bc08      	pop	{r3}
 80047ac:	469e      	mov	lr, r3
 80047ae:	4770      	bx	lr

080047b0 <_fini>:
 80047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047b2:	bf00      	nop
 80047b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047b6:	bc08      	pop	{r3}
 80047b8:	469e      	mov	lr, r3
 80047ba:	4770      	bx	lr
