Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 02:02:59 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp1a_hardware_wrapper_timing_summary_routed.rpt -rpx mp1a_hardware_wrapper_timing_summary_routed.rpx
| Design       : mp1a_hardware_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 448 register/latch pins with no clock driven by root clock pin: mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.060        0.000                      0                 3253        0.061        0.000                      0                 3253        4.020        0.000                       0                  1812  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
BRAM_CLK    {0.000 5.000}      10.000          100.000         
PL_CLK      {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BRAM_CLK            2.060        0.000                      0                 1251        0.118        0.000                      0                 1251        4.500        0.000                       0                   834  
PL_CLK                                                                                                                                                          7.845        0.000                       0                     1  
clk_fpga_0          2.949        0.000                      0                 2002        0.061        0.000                      0                 2002        4.020        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    BRAM_CLK            2.851        0.000                      0                    3        1.346        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BRAM_CLK
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 1.368ns (17.374%)  route 6.506ns (82.626%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.702     9.445    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[45]_i_1__0/O
                         net (fo=1, routed)           0.000     9.569    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[45]_i_1__0_n_0
    SLICE_X27Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.521    11.521    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X27Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[45]/C
                         clock pessimism              0.114    11.635    
                         clock uncertainty           -0.035    11.600    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)        0.029    11.629    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[45]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.368ns (17.524%)  route 6.439ns (82.476%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.635     9.378    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[73]_i_1/O
                         net (fo=1, routed)           0.000     9.502    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[73]_i_1_n_0
    SLICE_X31Y63         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.523    11.523    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X31Y63         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[73]/C
                         clock pessimism              0.149    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.032    11.669    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[73]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.490ns (20.136%)  route 5.910ns (79.864%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.652     1.652    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y88         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[74]/Q
                         net (fo=45, routed)          1.290     3.460    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[74]
    SLICE_X43Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.610 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_199/O
                         net (fo=2, routed)           1.159     4.768    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_199_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.326     5.094 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_135/O
                         net (fo=1, routed)           0.580     5.674    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_135_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.798 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_42/O
                         net (fo=1, routed)           0.845     6.643    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_42_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_11/O
                         net (fo=57, routed)          1.050     7.816    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_11_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.940 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[62]_i_1/O
                         net (fo=2, routed)           0.465     8.405    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.529 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.522     9.052    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.516    11.516    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.114    11.630    
                         clock uncertainty           -0.035    11.595    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.235    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 1.368ns (17.480%)  route 6.458ns (82.520%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.654     9.397    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.521 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     9.521    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[49]_i_1__0_n_0
    SLICE_X30Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.524    11.524    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]/C
                         clock pessimism              0.149    11.673    
                         clock uncertainty           -0.035    11.638    
    SLICE_X30Y62         FDRE (Setup_fdre_C_D)        0.077    11.715    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 1.368ns (17.498%)  route 6.450ns (82.502%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.646     9.389    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.513 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[59]_i_1/O
                         net (fo=1, routed)           0.000     9.513    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[59]_i_1_n_0
    SLICE_X30Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.524    11.524    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[59]/C
                         clock pessimism              0.149    11.673    
                         clock uncertainty           -0.035    11.638    
    SLICE_X30Y62         FDRE (Setup_fdre_C_D)        0.081    11.719    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[59]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 1.368ns (17.540%)  route 6.431ns (82.460%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.628     9.370    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.494 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[46]_i_1/O
                         net (fo=1, routed)           0.000     9.494    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[46]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.525    11.525    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[46]/C
                         clock pessimism              0.149    11.674    
                         clock uncertainty           -0.035    11.639    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.081    11.720    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[46]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 1.368ns (17.671%)  route 6.373ns (82.329%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.570     9.312    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[58]_i_1/O
                         net (fo=1, routed)           0.000     9.436    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[58]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.523    11.523    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X28Y63         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[58]/C
                         clock pessimism              0.149    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.031    11.668    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.368ns (17.772%)  route 6.330ns (82.228%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.526     9.269    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.393 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_2/O
                         net (fo=1, routed)           0.000     9.393    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_2_n_0
    SLICE_X29Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.525    11.525    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X29Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[84]/C
                         clock pessimism              0.149    11.674    
                         clock uncertainty           -0.035    11.639    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.032    11.671    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[84]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.368ns (17.921%)  route 6.265ns (82.079%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.462     9.204    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.328    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[17]_i_1__0_n_0
    SLICE_X34Y64         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.478    11.478    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X34Y64         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.077    11.634    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 1.368ns (17.844%)  route 6.298ns (82.156%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.695     1.695    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X30Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     2.213 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[34]/Q
                         net (fo=72, routed)          2.214     4.427    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[34]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.577 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189/O
                         net (fo=1, routed)           0.960     5.538    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_189_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.328     5.866 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77/O
                         net (fo=1, routed)           1.022     6.887    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_77_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.011 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30/O
                         net (fo=1, routed)           0.607     7.619    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_30_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.495     9.237    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[43]_i_1__0/O
                         net (fo=1, routed)           0.000     9.361    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[43]_i_1__0_n_0
    SLICE_X29Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.525    11.525    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X29Y61         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[43]/C
                         clock pessimism              0.149    11.674    
                         clock uncertainty           -0.035    11.639    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.029    11.668    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.572     0.572    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X27Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[44]/Q
                         net (fo=2, routed)           0.066     0.779    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg_n_0_[44]
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.824 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[44]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[44]_i_1__0_n_0
    SLICE_X26Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.841     0.841    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X26Y62         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[44]/C
                         clock pessimism             -0.256     0.585    
    SLICE_X26Y62         FDRE (Hold_fdre_C_D)         0.121     0.706    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.569     0.569    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X30Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[5]/Q
                         net (fo=1, routed)           0.050     0.783    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/p_0_in_0[6]
    SLICE_X31Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.828 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.828    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[6]_i_1__0_n_0
    SLICE_X31Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.835     0.835    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X31Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[6]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.092     0.674    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.341%)  route 0.282ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.556     0.556    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X35Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.282     0.979    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.867     0.867    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.816    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.218%)  route 0.283ns (66.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.556     0.556    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X35Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.283     0.980    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.867     0.867    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.816    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.398%)  route 0.269ns (65.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.556     0.556    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X33Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.269     0.966    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.867     0.867    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.251     0.616    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.799    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.569     0.569    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X31Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[2]/Q
                         net (fo=1, routed)           0.116     0.826    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/p_0_in_0[3]
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.871 r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register[3]_i_1__0_n_0
    SLICE_X30Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.835     0.835    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/CLK
    SLICE_X30Y70         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.120     0.702    mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.064%)  route 0.299ns (67.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.554     0.554    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X41Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.299     0.993    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.867     0.867    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.816    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.859%)  route 0.302ns (68.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.554     0.554    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X40Y85         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.302     0.996    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.867     0.867    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.816    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.473%)  route 0.102ns (35.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.574     0.574    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X28Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/Q
                         net (fo=89, routed)          0.102     0.817    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[8]
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.862 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[86]_i_1__0/O
                         net (fo=1, routed)           0.000     0.862    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[86]_i_1__0_n_0
    SLICE_X29Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.840     0.840    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X29Y65         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[86]/C
                         clock pessimism             -0.253     0.587    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.091     0.678    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[86]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.553     0.553    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X32Y81         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data_reg[4]/Q
                         net (fo=1, routed)           0.112     0.829    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/temp_spi_data_reg[5][2]
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.874 r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.874    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register[4]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.817     0.817    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X32Y80         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]/C
                         clock pessimism             -0.251     0.566    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.120     0.686    mp1a_hardware_i/oled_ip_0/inst/Example/SPI_COMP/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BRAM_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y86   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y93   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y91   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y93   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y79   mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][10][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][10][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y93   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][10][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][7][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][8][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[2][9][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PL_CLK_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 2.965ns (44.602%)  route 3.683ns (55.398%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.792 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           0.953     8.745    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.052    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.453 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.453    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.787 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.787    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_6
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.062    12.736    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.944ns (44.427%)  route 3.683ns (55.573%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.792 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           0.953     8.745    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.052    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.453 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.453    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.766 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.766    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_4
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.062    12.736    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.870ns (43.799%)  route 3.683ns (56.201%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.792 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           0.953     8.745    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.052    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.453 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.453    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.692 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.692    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_5
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.062    12.736    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.854ns (43.662%)  route 3.683ns (56.338%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.792 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[3]
                         net (fo=1, routed)           0.953     8.745    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.307     9.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.052    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.453 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.453    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.676 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.676    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_7
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.062    12.736    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.728ns (42.995%)  route 3.617ns (57.005%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.696 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.887     8.583    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.295     8.878 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.878    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.484 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.484    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_4
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.519    12.698    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.062    12.735    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.669ns (42.460%)  route 3.617ns (57.540%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.696 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.887     8.583    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.295     8.878 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.878    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.425 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.425    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_5
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.519    12.698    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.062    12.735    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.221ns (48.938%)  route 3.361ns (51.062%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.624     4.182    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.507 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.072     5.579    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I2_O)        0.328     5.907 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.000     6.907    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X27Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.031 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.031    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.563 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.563    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.562    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     8.865 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.865    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.721 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.721    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.695    12.874    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.109    13.076    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.213ns (48.876%)  route 3.361ns (51.124%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.624     4.182    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.507 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.072     5.579    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I2_O)        0.328     5.907 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.000     6.907    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X27Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.031 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.031    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.563 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.563    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.562    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     8.865 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.865    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.713 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.713    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.695    12.874    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.109    13.076    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.546ns (41.311%)  route 3.617ns (58.689%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.828     4.386    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.329     4.715 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.902     6.617    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y89         LUT6 (Prop_lut6_I3_O)        0.327     6.944 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.944    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.477 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.696 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.887     8.583    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X27Y90         LUT3 (Prop_lut3_I0_O)        0.295     8.878 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.878    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.302 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.302    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_6
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.519    12.698    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.062    12.735    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.137ns (48.278%)  route 3.361ns (51.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.624     4.182    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.325     4.507 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.072     5.579    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I2_O)        0.328     5.907 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.000     6.907    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X27Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.031 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.031    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.563 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.563    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.897 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.562    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     8.865 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.865    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.637 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.637    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.695    12.874    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.109    13.076    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  3.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.116     1.151    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y95         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.230%)  route 0.330ns (66.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.573     0.909    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.330     1.402    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][19]
    SLICE_X28Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.930     1.296    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.075     1.336    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.063%)  route 0.186ns (49.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.659     0.995    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.186     1.322    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X30Y98         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.845     1.211    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y98         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120     1.296    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.925%)  route 0.195ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.639     0.975    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.195     1.311    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[27]
    SLICE_X35Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.826     1.192    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.071     1.228    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.145     1.180    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y96         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.715%)  route 0.221ns (54.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.639     0.975    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/Q
                         net (fo=5, routed)           0.221     1.337    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/GPIO_xferAck_i
    SLICE_X38Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.382 r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.382    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1_n_83
    SLICE_X38Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    mp1a_hardware_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.119     1.141    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y93         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.036    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.113     1.148    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y93         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.215%)  route 0.164ns (53.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.575     0.911    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.164     1.216    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.843     1.209    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.558     0.894    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.166     1.200    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y94         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.825     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y101   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y101   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y101   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y101   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y98    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.952ns (17.926%)  route 4.359ns (82.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=410, routed)         1.671     5.266    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.390 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.286     5.677    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.529     7.330    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.454 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.304     7.758    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     7.882 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.568     8.450    mp1a_hardware_i/oled_ip_0/inst/Init_n_11
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.154    11.317    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)       -0.016    11.301    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.952ns (18.519%)  route 4.189ns (81.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=410, routed)         1.671     5.266    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.390 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.286     5.677    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.529     7.330    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.454 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.702     8.156    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.280    mp1a_hardware_i/oled_ip_0/inst/Init_n_12
    SLICE_X34Y78         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.154    11.317    
    SLICE_X34Y78         FDSE (Setup_fdse_C_D)        0.077    11.394    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 0.952ns (18.555%)  route 4.179ns (81.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.845     3.139    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=410, routed)         1.671     5.266    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.390 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.286     5.677    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.529     7.330    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.454 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.692     8.146    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.270 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.270    mp1a_hardware_i/oled_ip_0/inst/Init_n_10
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.471    11.471    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.154    11.317    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081    11.398    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.299ns (19.356%)  route 1.246ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y96         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=34, routed)          0.455     1.511    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X38Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.556 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.545     2.100    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.145 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.246     2.391    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.045     2.436 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.436    mp1a_hardware_i/oled_ip_0/inst/Init_n_10
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.815     0.815    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.154     0.969    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.121     1.090    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.299ns (19.293%)  route 1.251ns (80.707%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y96         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=34, routed)          0.455     1.511    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X38Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.556 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.545     2.100    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.145 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.251     2.396    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.045     2.441 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.441    mp1a_hardware_i/oled_ip_0/inst/Init_n_12
    SLICE_X34Y78         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.815     0.815    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.154     0.969    
    SLICE_X34Y78         FDSE (Hold_fdse_C_D)         0.120     1.089    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.299ns (18.853%)  route 1.287ns (81.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.556     0.892    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y96         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=34, routed)          0.455     1.511    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X38Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.556 r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.545     2.100    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.145 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.111     2.256    mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.045     2.301 r  mp1a_hardware_i/oled_ip_0/inst/Init/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.176     2.478    mp1a_hardware_i/oled_ip_0/inst/Init_n_11
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.815     0.815    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X34Y78         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.154     0.969    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.060     1.029    mp1a_hardware_i/oled_ip_0/inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  1.448    





