#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 20:23:50 2023
# Process ID: 14416
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.vds
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 378.543 ; gain = 44.082
Command: read_checkpoint -auto_incremental -incremental C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22224
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.785 ; gain = 410.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Top.v:7]
INFO: [Synth 8-6157] synthesizing module 'PDU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU.v:7]
INFO: [Synth 8-6157] synthesizing module 'Receive' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Receive' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:9]
INFO: [Synth 8-6157] synthesizing module 'Send' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:92]
INFO: [Synth 8-6155] done synthesizing module 'Send' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:8]
INFO: [Synth 8-6157] synthesizing module 'Ded' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Ded.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Ded' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Ded.v:8]
INFO: [Synth 8-6157] synthesizing module 'Memory_Map' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Map' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDU_ctrl' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:348]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:383]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:365]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:418]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:444]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:455]
INFO: [Synth 8-6157] synthesizing module 'Uout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:170]
INFO: [Synth 8-6157] synthesizing module 'Hex2ASC' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Hex2ASC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex2ASC' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Hex2ASC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Uout' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDU_ctrl' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'Shift_reg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Shift_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Shift_reg' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Shift_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'Segment' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Segment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Segment' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Segment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'PDU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU.v:7]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'ra_dbg' does not match port width (5) of module 'RF' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:83]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-7071] port 'overflow' of module 'ALU' is unconnected for instance 'alu' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:104]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:104]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC_SEL' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NPC_SEL' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v:1]
INFO: [Synth 8-6157] synthesizing module 'IMM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IMM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AND' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX1' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX1' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v:1]
INFO: [Synth 8-6157] synthesizing module 'CHECK_DATA_SEL' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CHECK_DATA_SEL' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-14416-LAPTOP-R672LTNG/realtime/DM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-14416-LAPTOP-R672LTNG/realtime/DM_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'DM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:25]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-14416-LAPTOP-R672LTNG/realtime/IM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-14416-LAPTOP-R672LTNG/realtime/IM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Top.v:7]
WARNING: [Synth 8-7129] Port im_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[9] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[8] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[31] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[30] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[29] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[28] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[27] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[26] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[25] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[24] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[23] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[22] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[21] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[20] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[19] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[18] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[17] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[16] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[15] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[14] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[13] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[12] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[11] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[10] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[9] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[8] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[6] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[5] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[4] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[3] in module IMM is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1322.402 ; gain = 516.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1322.402 ; gain = 516.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1322.402 ; gain = 516.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1322.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'memory/im'
Finished Parsing XDC File [c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'memory/im'
Parsing XDC File [c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'memory/dm'
Finished Parsing XDC File [c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'memory/dm'
Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
Finished Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1432.574 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for memory/im. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory/dm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'uout_current_state_reg' in module 'Uout'
INFO: [Synth 8-802] inferred FSM for state register 'main_current_state_reg' in module 'PDU_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               UOUT_WAIT |                               00 |                      00000000000
          UOUT_CHECK_SET |                               01 |                      00000000010
             UOUT_BP_SET |                               10 |                      00000000100
              UOUT_PRINT |                               11 |                      00000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uout_current_state_reg' using encoding 'sequential' in module 'Uout'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                           000000 |                      00000000000
                    BP_b |                           000001 |                      00000111100
                    BP_p |                           000010 |                      00000111101
                 BP_done |                           000011 |                      00000111110
                PRINT_BP |                           000100 |                      00001100110
           PRINT_BP_done |                           000101 |                      00001100111
                   ADD_a |                           000110 |                      00000101000
                  ADD_d1 |                           000111 |                      00000101001
                  ADD_d2 |                           001000 |                      00000101010
                ADD_done |                           001001 |                      00000101011
                 CHECK_c |                           001010 |                      00000011110
                 CHECK_k |                           001011 |                      00000011111
                 CHECK_1 |                           001100 |                      00000100001
                 CHECK_2 |                           001101 |                      00000100010
                 CHECK_0 |                           001110 |                      00000100011
             CHECK_input |                           001111 |                      00000100100
              CHECK_done |                           010000 |                      00000100000
               RUN_RST_r |                           010001 |                      00000010100
                   RUN_u |                           010010 |                      00000010101
                   RUN_n |                           010011 |                      00000010110
                   RST_s |                           010100 |                      00001000111
                   RST_t |                           010101 |                      00001001000
                RST_done |                           010110 |                      00001001001
              STEP_SUB_s |                           010111 |                      00000001010
                  STEP_t |                           011000 |                      00000001011
                  STEP_e |                           011001 |                      00000001100
                  STEP_p |                           011010 |                      00000001101
               STEP_done |                           011011 |                      00000001111
               RUN_enter |                           011100 |                      00000010111
                RUN_done |                           011101 |                      00000011000
             SEG_display |                           011110 |                      00000000101
                SEG_done |                           011111 |                      00000000110
                   SUB_u |                           100000 |                      00000110100
                   SUB_b |                           100001 |                      00000110101
                SUB_done |                           100010 |                      00000110110
             PRINT_CHECK |                           100011 |                      00001100100
        PRINT_CHECK_done |                           100100 |                      00001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_current_state_reg' using encoding 'sequential' in module 'PDU_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 43    
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   8 Input   32 Bit        Muxes := 2     
	  17 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 30    
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 16    
	  65 Input    6 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 76    
	   3 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 9     
	  11 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 2     
	  17 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (res_reg[31]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[30]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[29]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[28]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[27]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[26]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[25]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[24]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[23]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[22]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[21]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[20]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[19]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[18]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[17]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[16]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[15]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[14]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[13]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[12]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[11]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[10]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[9]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[8]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[7]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[6]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[5]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[4]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[3]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[2]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[1]) is unused and will be removed from module MUX2.
WARNING: [Synth 8-3332] Sequential element (res_reg[0]) is unused and will be removed from module MUX2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DM            |         1|
|2     |IM            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DM     |     1|
|2     |IM     |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    58|
|5     |LUT1   |     8|
|6     |LUT2   |   167|
|7     |LUT3   |   282|
|8     |LUT4   |   133|
|9     |LUT5   |   404|
|10    |LUT6   |  1494|
|11    |MUXF7  |   434|
|12    |MUXF8  |    89|
|13    |FDCE   |    21|
|14    |FDPE   |    11|
|15    |FDRE   |  1692|
|16    |FDSE   |     6|
|17    |IBUF   |    11|
|18    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1432.574 ; gain = 516.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.574 ; gain = 626.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1432.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 581 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 581d80d1
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1432.574 ; gain = 1022.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 20:25:16 2023...
