

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_77_9'
================================================================
* Date:           Fri May 10 16:26:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.037 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_9  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 6 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_29 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_30 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_31 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_32 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_33 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_34 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_35 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_36 = alloca i32 1"   --->   Operation 14 'alloca' 'arr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_37 = alloca i32 1"   --->   Operation 15 'alloca' 'arr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_38 = alloca i32 1"   --->   Operation 16 'alloca' 'arr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_39 = alloca i32 1"   --->   Operation 17 'alloca' 'arr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_40 = alloca i32 1"   --->   Operation 18 'alloca' 'arr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_41 = alloca i32 1"   --->   Operation 19 'alloca' 'arr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_42 = alloca i32 1"   --->   Operation 20 'alloca' 'arr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 22 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 23 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 24 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 25 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 26 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 27 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 28 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 29 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 30 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 31 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 32 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 33 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 34 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 35 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 36 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 37 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 38 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 39 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 40 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv36"   --->   Operation 41 'read' 'conv36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 42 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 43 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 44 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 45 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 46 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 47 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 48 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 49 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 50 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 51 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 52 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add102490_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102490_reload"   --->   Operation 53 'read' 'add102490_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add102_1491_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_1491_reload"   --->   Operation 54 'read' 'add102_1491_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add102_2492_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_2492_reload"   --->   Operation 55 'read' 'add102_2492_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add102_3493_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_3493_reload"   --->   Operation 56 'read' 'add102_3493_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add102_4494_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_4494_reload"   --->   Operation 57 'read' 'add102_4494_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add102_5495_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_5495_reload"   --->   Operation 58 'read' 'add102_5495_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add102_6496_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add102_6496_reload"   --->   Operation 59 'read' 'add102_6496_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_45_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_45"   --->   Operation 60 'read' 'arr_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_46_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_46"   --->   Operation 61 'read' 'arr_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_47_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_47"   --->   Operation 62 'read' 'arr_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr_48_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_48"   --->   Operation 63 'read' 'arr_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_49_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_49"   --->   Operation 64 'read' 'arr_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arr_50_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_50"   --->   Operation 65 'read' 'arr_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arr_51_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_51"   --->   Operation 66 'read' 'arr_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv36_cast = zext i32 %conv36_read"   --->   Operation 67 'zext' 'conv36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_51_read, i64 %arr_42"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_50_read, i64 %arr_41"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_49_read, i64 %arr_40"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_48_read, i64 %arr_39"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_47_read, i64 %arr_38"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_46_read, i64 %arr_37"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_45_read, i64 %arr_36"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_35"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_6496_reload_read, i64 %arr_34"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_5495_reload_read, i64 %arr_33"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_4494_reload_read, i64 %arr_32"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_3493_reload_read, i64 %arr_31"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_2492_reload_read, i64 %arr_30"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102_1491_reload_read, i64 %arr_29"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add102490_reload_read, i64 %arr"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167.4.4"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d5.cpp:91]   --->   Operation 85 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln77 = icmp_eq  i4 %i_1, i4 0" [d5.cpp:77]   --->   Operation 86 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc167.4.4.split, void %for.inc213.6.preheader.exitStub" [d5.cpp:77]   --->   Operation 87 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arr_load_2 = load i64 %arr" [d5.cpp:90]   --->   Operation 88 'load' 'arr_load_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [d5.cpp:77]   --->   Operation 89 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln77, i5 1" [d5.cpp:77]   --->   Operation 90 'add' 'empty' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.48ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 91 'mux' 'tmp_7' <Predicate = (!icmp_ln77)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %tmp_7" [d5.cpp:90]   --->   Operation 92 'zext' 'zext_ln90' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d5.cpp:90]   --->   Operation 93 'bitselect' 'tmp' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 94 '%mul_ln90 = mul i64 %zext_ln90, i64 %conv36_cast'
ST_2 : Operation 94 [1/1] (2.10ns)   --->   "%mul_ln90 = mul i64 %zext_ln90, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 94 'mul' 'mul_ln90' <Predicate = (!icmp_ln77)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node arr_43)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d5.cpp:90]   --->   Operation 95 'bitselect' 'tmp_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node arr_43)   --->   "%select_ln90_5 = select i1 %tmp_2, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 96 'select' 'select_ln90_5' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node arr_43)   --->   "%and_ln90 = and i64 %mul_ln90, i64 %select_ln90_5" [d5.cpp:90]   --->   Operation 97 'and' 'and_ln90' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_43 = add i64 %and_ln90, i64 %arr_load_2" [d5.cpp:90]   --->   Operation 98 'add' 'arr_43' <Predicate = (!icmp_ln77)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty, i32 3, i32 4" [d5.cpp:90]   --->   Operation 99 'partselect' 'tmp_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.54ns)   --->   "%icmp_ln90_7 = icmp_ne  i2 %tmp_3, i2 0" [d5.cpp:90]   --->   Operation 100 'icmp' 'icmp_ln90_7' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%empty_37 = add i4 %i_1, i4 15" [d5.cpp:91]   --->   Operation 101 'add' 'empty_37' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %empty_37, i32 3" [d5.cpp:91]   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.79ns)   --->   "%empty_38 = add i5 %zext_ln77, i5 30" [d5.cpp:77]   --->   Operation 103 'add' 'empty_38' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_38, i32 3, i32 4" [d5.cpp:90]   --->   Operation 104 'partselect' 'tmp_6' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "%icmp_ln90_32 = icmp_eq  i2 %tmp_6, i2 1" [d5.cpp:90]   --->   Operation 105 'icmp' 'icmp_ln90_32' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty_38, i32 2, i32 4" [d5.cpp:90]   --->   Operation 106 'partselect' 'tmp_65' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.67ns)   --->   "%icmp_ln90_36 = icmp_sgt  i3 %tmp_65, i3 0" [d5.cpp:90]   --->   Operation 107 'icmp' 'icmp_ln90_36' <Predicate = (!icmp_ln77)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.79ns)   --->   "%empty_39 = add i5 %zext_ln77, i5 29" [d5.cpp:77]   --->   Operation 108 'add' 'empty_39' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_39, i32 3, i32 4" [d5.cpp:90]   --->   Operation 109 'partselect' 'tmp_66' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.54ns)   --->   "%icmp_ln90_41 = icmp_eq  i2 %tmp_66, i2 1" [d5.cpp:90]   --->   Operation 110 'icmp' 'icmp_ln90_41' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty_39, i32 2, i32 4" [d5.cpp:90]   --->   Operation 111 'partselect' 'tmp_67' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.67ns)   --->   "%icmp_ln90_45 = icmp_sgt  i3 %tmp_67, i3 0" [d5.cpp:90]   --->   Operation 112 'icmp' 'icmp_ln90_45' <Predicate = (!icmp_ln77)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %i_1, i4 11" [d5.cpp:77]   --->   Operation 113 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %add_ln77, i4 %i" [d5.cpp:77]   --->   Operation 114 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_43, i64 %arr" [d5.cpp:77]   --->   Operation 115 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35)   --->   "%select_ln90_6 = select i1 %tmp, i3 6, i3 7" [d5.cpp:90]   --->   Operation 116 'select' 'select_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_ugt  i5 %empty, i5 14" [d5.cpp:90]   --->   Operation 117 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35)   --->   "%zext_ln35 = zext i1 %icmp_ln90" [d5.cpp:35]   --->   Operation 118 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35 = sub i3 %select_ln90_6, i3 %zext_ln35" [d5.cpp:35]   --->   Operation 119 'sub' 'sub_ln35' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.78ns)   --->   "%icmp_ln90_1 = icmp_ugt  i5 %empty, i5 13" [d5.cpp:90]   --->   Operation 120 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i1 %icmp_ln90_1" [d5.cpp:35]   --->   Operation 121 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.67ns)   --->   "%sub_ln35_1 = sub i3 %sub_ln35, i3 %zext_ln35_1" [d5.cpp:35]   --->   Operation 122 'sub' 'sub_ln35_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln90_31 = sext i3 %sub_ln35_1" [d5.cpp:90]   --->   Operation 123 'sext' 'sext_ln90_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.78ns)   --->   "%icmp_ln90_2 = icmp_ugt  i5 %empty, i5 12" [d5.cpp:90]   --->   Operation 124 'icmp' 'icmp_ln90_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i1 %icmp_ln90_2" [d5.cpp:91]   --->   Operation 125 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.67ns)   --->   "%sub_ln35_2 = sub i4 %sext_ln90_31, i4 %zext_ln91" [d5.cpp:35]   --->   Operation 126 'sub' 'sub_ln35_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.78ns)   --->   "%icmp_ln90_3 = icmp_ugt  i5 %empty, i5 11" [d5.cpp:90]   --->   Operation 127 'icmp' 'icmp_ln90_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i1 %icmp_ln90_3" [d5.cpp:91]   --->   Operation 128 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.79ns)   --->   "%sub_ln35_18 = sub i4 %sub_ln35_2, i4 %zext_ln91_1" [d5.cpp:35]   --->   Operation 129 'sub' 'sub_ln35_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.78ns)   --->   "%icmp_ln90_4 = icmp_ugt  i5 %empty, i5 10" [d5.cpp:90]   --->   Operation 130 'icmp' 'icmp_ln90_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i1 %icmp_ln90_4" [d5.cpp:91]   --->   Operation 131 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.79ns)   --->   "%sub_ln35_19 = sub i4 %sub_ln35_18, i4 %zext_ln91_2" [d5.cpp:35]   --->   Operation 132 'sub' 'sub_ln35_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.78ns)   --->   "%icmp_ln90_5 = icmp_ugt  i5 %empty, i5 9" [d5.cpp:90]   --->   Operation 133 'icmp' 'icmp_ln90_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i1 %icmp_ln90_5" [d5.cpp:91]   --->   Operation 134 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.79ns)   --->   "%sub_ln35_20 = sub i4 %sub_ln35_19, i4 %zext_ln91_3" [d5.cpp:35]   --->   Operation 135 'sub' 'sub_ln35_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.78ns)   --->   "%icmp_ln90_6 = icmp_ugt  i5 %empty, i5 8" [d5.cpp:90]   --->   Operation 136 'icmp' 'icmp_ln90_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i1 %icmp_ln90_6" [d5.cpp:91]   --->   Operation 137 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.79ns)   --->   "%sub_ln35_3 = sub i4 %sub_ln35_20, i4 %zext_ln91_4" [d5.cpp:35]   --->   Operation 138 'sub' 'sub_ln35_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i1 %icmp_ln90_7" [d5.cpp:91]   --->   Operation 139 'zext' 'zext_ln91_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.79ns)   --->   "%sub_ln35_4 = sub i4 %sub_ln35_3, i4 %zext_ln91_5" [d5.cpp:35]   --->   Operation 140 'sub' 'sub_ln35_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.78ns)   --->   "%icmp_ln90_8 = icmp_ugt  i5 %empty, i5 6" [d5.cpp:90]   --->   Operation 141 'icmp' 'icmp_ln90_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.79ns)   --->   "%icmp_ln90_9 = icmp_eq  i4 %i_1, i4 15" [d5.cpp:90]   --->   Operation 142 'icmp' 'icmp_ln90_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_21)   --->   "%select_ln90_9 = select i1 %icmp_ln90_9, i3 6, i3 7" [d5.cpp:90]   --->   Operation 143 'select' 'select_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.79ns)   --->   "%icmp_ln90_10 = icmp_ugt  i4 %i_1, i4 13" [d5.cpp:90]   --->   Operation 144 'icmp' 'icmp_ln90_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_21)   --->   "%zext_ln35_2 = zext i1 %icmp_ln90_10" [d5.cpp:35]   --->   Operation 145 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_21 = sub i3 %select_ln90_9, i3 %zext_ln35_2" [d5.cpp:35]   --->   Operation 146 'sub' 'sub_ln35_21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.79ns)   --->   "%icmp_ln90_11 = icmp_ugt  i4 %i_1, i4 12" [d5.cpp:90]   --->   Operation 147 'icmp' 'icmp_ln90_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i1 %icmp_ln90_11" [d5.cpp:35]   --->   Operation 148 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.67ns)   --->   "%sub_ln35_22 = sub i3 %sub_ln35_21, i3 %zext_ln35_3" [d5.cpp:35]   --->   Operation 149 'sub' 'sub_ln35_22' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln90_50 = sext i3 %sub_ln35_22" [d5.cpp:90]   --->   Operation 150 'sext' 'sext_ln90_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.79ns)   --->   "%icmp_ln90_12 = icmp_ugt  i4 %i_1, i4 11" [d5.cpp:90]   --->   Operation 151 'icmp' 'icmp_ln90_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln91_7 = zext i1 %icmp_ln90_12" [d5.cpp:91]   --->   Operation 152 'zext' 'zext_ln91_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.67ns)   --->   "%sub_ln35_23 = sub i4 %sext_ln90_50, i4 %zext_ln91_7" [d5.cpp:35]   --->   Operation 153 'sub' 'sub_ln35_23' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.79ns)   --->   "%icmp_ln90_13 = icmp_ugt  i4 %i_1, i4 10" [d5.cpp:90]   --->   Operation 154 'icmp' 'icmp_ln90_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln91_8 = zext i1 %icmp_ln90_13" [d5.cpp:91]   --->   Operation 155 'zext' 'zext_ln91_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.79ns)   --->   "%sub_ln35_24 = sub i4 %sub_ln35_23, i4 %zext_ln91_8" [d5.cpp:35]   --->   Operation 156 'sub' 'sub_ln35_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.79ns)   --->   "%icmp_ln90_14 = icmp_ugt  i4 %i_1, i4 9" [d5.cpp:90]   --->   Operation 157 'icmp' 'icmp_ln90_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln91_9 = zext i1 %icmp_ln90_14" [d5.cpp:91]   --->   Operation 158 'zext' 'zext_ln91_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.79ns)   --->   "%sub_ln35_25 = sub i4 %sub_ln35_24, i4 %zext_ln91_9" [d5.cpp:35]   --->   Operation 159 'sub' 'sub_ln35_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.79ns)   --->   "%icmp_ln90_15 = icmp_ugt  i4 %i_1, i4 8" [d5.cpp:90]   --->   Operation 160 'icmp' 'icmp_ln90_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln91_10 = zext i1 %icmp_ln90_15" [d5.cpp:91]   --->   Operation 161 'zext' 'zext_ln91_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.79ns)   --->   "%sub_ln35_26 = sub i4 %sub_ln35_25, i4 %zext_ln91_10" [d5.cpp:35]   --->   Operation 162 'sub' 'sub_ln35_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d5.cpp:91]   --->   Operation 163 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln91_33 = zext i1 %tmp_4" [d5.cpp:91]   --->   Operation 164 'zext' 'zext_ln91_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.79ns)   --->   "%sub_ln35_6 = sub i4 %sub_ln35_26, i4 %zext_ln91_33" [d5.cpp:35]   --->   Operation 165 'sub' 'sub_ln35_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.79ns)   --->   "%icmp_ln90_16 = icmp_ugt  i4 %i_1, i4 6" [d5.cpp:90]   --->   Operation 166 'icmp' 'icmp_ln90_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln91_11 = zext i1 %icmp_ln90_16" [d5.cpp:91]   --->   Operation 167 'zext' 'zext_ln91_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.79ns)   --->   "%sub_ln35_7 = sub i4 %sub_ln35_6, i4 %zext_ln91_11" [d5.cpp:35]   --->   Operation 168 'sub' 'sub_ln35_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.79ns)   --->   "%icmp_ln90_17 = icmp_ugt  i4 %i_1, i4 5" [d5.cpp:90]   --->   Operation 169 'icmp' 'icmp_ln90_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.79ns)   --->   "%icmp_ln90_18 = icmp_ugt  i4 %empty_37, i4 13" [d5.cpp:90]   --->   Operation 170 'icmp' 'icmp_ln90_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_27)   --->   "%select_ln90_13 = select i1 %icmp_ln90_18, i3 6, i3 7" [d5.cpp:90]   --->   Operation 171 'select' 'select_ln90_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln90_19 = icmp_ugt  i4 %empty_37, i4 12" [d5.cpp:90]   --->   Operation 172 'icmp' 'icmp_ln90_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_27)   --->   "%zext_ln35_4 = zext i1 %icmp_ln90_19" [d5.cpp:35]   --->   Operation 173 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_27 = sub i3 %select_ln90_13, i3 %zext_ln35_4" [d5.cpp:35]   --->   Operation 174 'sub' 'sub_ln35_27' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.79ns)   --->   "%icmp_ln90_20 = icmp_ugt  i4 %empty_37, i4 11" [d5.cpp:90]   --->   Operation 175 'icmp' 'icmp_ln90_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i1 %icmp_ln90_20" [d5.cpp:35]   --->   Operation 176 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.67ns)   --->   "%sub_ln35_28 = sub i3 %sub_ln35_27, i3 %zext_ln35_5" [d5.cpp:35]   --->   Operation 177 'sub' 'sub_ln35_28' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln90_52 = sext i3 %sub_ln35_28" [d5.cpp:90]   --->   Operation 178 'sext' 'sext_ln90_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.79ns)   --->   "%icmp_ln90_21 = icmp_ugt  i4 %empty_37, i4 10" [d5.cpp:90]   --->   Operation 179 'icmp' 'icmp_ln90_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln91_13 = zext i1 %icmp_ln90_21" [d5.cpp:91]   --->   Operation 180 'zext' 'zext_ln91_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.67ns)   --->   "%sub_ln35_29 = sub i4 %sext_ln90_52, i4 %zext_ln91_13" [d5.cpp:35]   --->   Operation 181 'sub' 'sub_ln35_29' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.79ns)   --->   "%icmp_ln90_22 = icmp_ugt  i4 %empty_37, i4 9" [d5.cpp:90]   --->   Operation 182 'icmp' 'icmp_ln90_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln91_14 = zext i1 %icmp_ln90_22" [d5.cpp:91]   --->   Operation 183 'zext' 'zext_ln91_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.79ns)   --->   "%sub_ln35_30 = sub i4 %sub_ln35_29, i4 %zext_ln91_14" [d5.cpp:35]   --->   Operation 184 'sub' 'sub_ln35_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.79ns)   --->   "%icmp_ln90_23 = icmp_ugt  i4 %empty_37, i4 8" [d5.cpp:90]   --->   Operation 185 'icmp' 'icmp_ln90_23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln91_15 = zext i1 %icmp_ln90_23" [d5.cpp:91]   --->   Operation 186 'zext' 'zext_ln91_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.79ns)   --->   "%sub_ln35_31 = sub i4 %sub_ln35_30, i4 %zext_ln91_15" [d5.cpp:35]   --->   Operation 187 'sub' 'sub_ln35_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln91_34 = zext i1 %tmp_5" [d5.cpp:91]   --->   Operation 188 'zext' 'zext_ln91_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.79ns)   --->   "%sub_ln35_32 = sub i4 %sub_ln35_31, i4 %zext_ln91_34" [d5.cpp:35]   --->   Operation 189 'sub' 'sub_ln35_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln90_24 = icmp_ugt  i4 %empty_37, i4 6" [d5.cpp:90]   --->   Operation 190 'icmp' 'icmp_ln90_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln91_16 = zext i1 %icmp_ln90_24" [d5.cpp:91]   --->   Operation 191 'zext' 'zext_ln91_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.79ns)   --->   "%sub_ln35_9 = sub i4 %sub_ln35_32, i4 %zext_ln91_16" [d5.cpp:35]   --->   Operation 192 'sub' 'sub_ln35_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.79ns)   --->   "%icmp_ln90_25 = icmp_ugt  i4 %empty_37, i4 5" [d5.cpp:90]   --->   Operation 193 'icmp' 'icmp_ln90_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln91_17 = zext i1 %icmp_ln90_25" [d5.cpp:91]   --->   Operation 194 'zext' 'zext_ln91_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.79ns)   --->   "%sub_ln35_10 = sub i4 %sub_ln35_9, i4 %zext_ln91_17" [d5.cpp:35]   --->   Operation 195 'sub' 'sub_ln35_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln90_26 = icmp_ugt  i4 %empty_37, i4 4" [d5.cpp:90]   --->   Operation 196 'icmp' 'icmp_ln90_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.78ns)   --->   "%icmp_ln90_27 = icmp_sgt  i5 %empty_38, i5 12" [d5.cpp:90]   --->   Operation 197 'icmp' 'icmp_ln90_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_33)   --->   "%select_ln90_18 = select i1 %icmp_ln90_27, i3 6, i3 7" [d5.cpp:90]   --->   Operation 198 'select' 'select_ln90_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.78ns)   --->   "%icmp_ln90_28 = icmp_sgt  i5 %empty_38, i5 11" [d5.cpp:90]   --->   Operation 199 'icmp' 'icmp_ln90_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_33)   --->   "%zext_ln35_6 = zext i1 %icmp_ln90_28" [d5.cpp:35]   --->   Operation 200 'zext' 'zext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_33 = sub i3 %select_ln90_18, i3 %zext_ln35_6" [d5.cpp:35]   --->   Operation 201 'sub' 'sub_ln35_33' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.78ns)   --->   "%icmp_ln90_29 = icmp_sgt  i5 %empty_38, i5 10" [d5.cpp:90]   --->   Operation 202 'icmp' 'icmp_ln90_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i1 %icmp_ln90_29" [d5.cpp:35]   --->   Operation 203 'zext' 'zext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.67ns)   --->   "%sub_ln35_34 = sub i3 %sub_ln35_33, i3 %zext_ln35_7" [d5.cpp:35]   --->   Operation 204 'sub' 'sub_ln35_34' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln90_54 = sext i3 %sub_ln35_34" [d5.cpp:90]   --->   Operation 205 'sext' 'sext_ln90_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.78ns)   --->   "%icmp_ln90_30 = icmp_sgt  i5 %empty_38, i5 9" [d5.cpp:90]   --->   Operation 206 'icmp' 'icmp_ln90_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln91_19 = zext i1 %icmp_ln90_30" [d5.cpp:91]   --->   Operation 207 'zext' 'zext_ln91_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.67ns)   --->   "%sub_ln35_35 = sub i4 %sext_ln90_54, i4 %zext_ln91_19" [d5.cpp:35]   --->   Operation 208 'sub' 'sub_ln35_35' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.78ns)   --->   "%icmp_ln90_31 = icmp_sgt  i5 %empty_38, i5 8" [d5.cpp:90]   --->   Operation 209 'icmp' 'icmp_ln90_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln91_20 = zext i1 %icmp_ln90_31" [d5.cpp:91]   --->   Operation 210 'zext' 'zext_ln91_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.79ns)   --->   "%sub_ln35_36 = sub i4 %sub_ln35_35, i4 %zext_ln91_20" [d5.cpp:35]   --->   Operation 211 'sub' 'sub_ln35_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln91_21 = zext i1 %icmp_ln90_32" [d5.cpp:91]   --->   Operation 212 'zext' 'zext_ln91_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.79ns)   --->   "%sub_ln35_37 = sub i4 %sub_ln35_36, i4 %zext_ln91_21" [d5.cpp:35]   --->   Operation 213 'sub' 'sub_ln35_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.78ns)   --->   "%icmp_ln90_33 = icmp_sgt  i5 %empty_38, i5 6" [d5.cpp:90]   --->   Operation 214 'icmp' 'icmp_ln90_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln91_22 = zext i1 %icmp_ln90_33" [d5.cpp:91]   --->   Operation 215 'zext' 'zext_ln91_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.79ns)   --->   "%sub_ln35_38 = sub i4 %sub_ln35_37, i4 %zext_ln91_22" [d5.cpp:35]   --->   Operation 216 'sub' 'sub_ln35_38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln90_34 = icmp_sgt  i5 %empty_38, i5 5" [d5.cpp:90]   --->   Operation 217 'icmp' 'icmp_ln90_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln91_23 = zext i1 %icmp_ln90_34" [d5.cpp:91]   --->   Operation 218 'zext' 'zext_ln91_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.79ns)   --->   "%sub_ln35_12 = sub i4 %sub_ln35_38, i4 %zext_ln91_23" [d5.cpp:35]   --->   Operation 219 'sub' 'sub_ln35_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.78ns)   --->   "%icmp_ln90_35 = icmp_sgt  i5 %empty_38, i5 4" [d5.cpp:90]   --->   Operation 220 'icmp' 'icmp_ln90_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln91_24 = zext i1 %icmp_ln90_35" [d5.cpp:91]   --->   Operation 221 'zext' 'zext_ln91_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.79ns)   --->   "%sub_ln35_13 = sub i4 %sub_ln35_12, i4 %zext_ln91_24" [d5.cpp:35]   --->   Operation 222 'sub' 'sub_ln35_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.78ns)   --->   "%icmp_ln90_37 = icmp_sgt  i5 %empty_39, i5 11" [d5.cpp:90]   --->   Operation 223 'icmp' 'icmp_ln90_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_43)   --->   "%select_ln90_24 = select i1 %icmp_ln90_37, i3 6, i3 7" [d5.cpp:90]   --->   Operation 224 'select' 'select_ln90_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.78ns)   --->   "%icmp_ln90_38 = icmp_sgt  i5 %empty_39, i5 10" [d5.cpp:90]   --->   Operation 225 'icmp' 'icmp_ln90_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_43)   --->   "%zext_ln35_8 = zext i1 %icmp_ln90_38" [d5.cpp:35]   --->   Operation 226 'zext' 'zext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_43 = sub i3 %select_ln90_24, i3 %zext_ln35_8" [d5.cpp:35]   --->   Operation 227 'sub' 'sub_ln35_43' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.78ns)   --->   "%icmp_ln90_39 = icmp_sgt  i5 %empty_39, i5 9" [d5.cpp:90]   --->   Operation 228 'icmp' 'icmp_ln90_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i1 %icmp_ln90_39" [d5.cpp:35]   --->   Operation 229 'zext' 'zext_ln35_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.67ns)   --->   "%sub_ln35_44 = sub i3 %sub_ln35_43, i3 %zext_ln35_9" [d5.cpp:35]   --->   Operation 230 'sub' 'sub_ln35_44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln90_56 = sext i3 %sub_ln35_44" [d5.cpp:90]   --->   Operation 231 'sext' 'sext_ln90_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.78ns)   --->   "%icmp_ln90_40 = icmp_sgt  i5 %empty_39, i5 8" [d5.cpp:90]   --->   Operation 232 'icmp' 'icmp_ln90_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln91_26 = zext i1 %icmp_ln90_40" [d5.cpp:91]   --->   Operation 233 'zext' 'zext_ln91_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.67ns)   --->   "%sub_ln35_39 = sub i4 %sext_ln90_56, i4 %zext_ln91_26" [d5.cpp:35]   --->   Operation 234 'sub' 'sub_ln35_39' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln91_27 = zext i1 %icmp_ln90_41" [d5.cpp:91]   --->   Operation 235 'zext' 'zext_ln91_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.79ns)   --->   "%sub_ln35_40 = sub i4 %sub_ln35_39, i4 %zext_ln91_27" [d5.cpp:35]   --->   Operation 236 'sub' 'sub_ln35_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.78ns)   --->   "%icmp_ln90_42 = icmp_sgt  i5 %empty_39, i5 6" [d5.cpp:90]   --->   Operation 237 'icmp' 'icmp_ln90_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln91_28 = zext i1 %icmp_ln90_42" [d5.cpp:91]   --->   Operation 238 'zext' 'zext_ln91_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.79ns)   --->   "%sub_ln35_41 = sub i4 %sub_ln35_40, i4 %zext_ln91_28" [d5.cpp:35]   --->   Operation 239 'sub' 'sub_ln35_41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.78ns)   --->   "%icmp_ln90_43 = icmp_sgt  i5 %empty_39, i5 5" [d5.cpp:90]   --->   Operation 240 'icmp' 'icmp_ln90_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln91_29 = zext i1 %icmp_ln90_43" [d5.cpp:91]   --->   Operation 241 'zext' 'zext_ln91_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.79ns)   --->   "%sub_ln35_42 = sub i4 %sub_ln35_41, i4 %zext_ln91_29" [d5.cpp:35]   --->   Operation 242 'sub' 'sub_ln35_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.78ns)   --->   "%icmp_ln90_44 = icmp_sgt  i5 %empty_39, i5 4" [d5.cpp:90]   --->   Operation 243 'icmp' 'icmp_ln90_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln91_30 = zext i1 %icmp_ln90_44" [d5.cpp:91]   --->   Operation 244 'zext' 'zext_ln91_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.79ns)   --->   "%sub_ln35_15 = sub i4 %sub_ln35_42, i4 %zext_ln91_30" [d5.cpp:35]   --->   Operation 245 'sub' 'sub_ln35_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln91_31 = zext i1 %icmp_ln90_45" [d5.cpp:91]   --->   Operation 246 'zext' 'zext_ln91_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.79ns)   --->   "%sub_ln35_16 = sub i4 %sub_ln35_15, i4 %zext_ln91_31" [d5.cpp:35]   --->   Operation 247 'sub' 'sub_ln35_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.78ns)   --->   "%icmp_ln90_46 = icmp_sgt  i5 %empty_39, i5 2" [d5.cpp:90]   --->   Operation 248 'icmp' 'icmp_ln90_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr"   --->   Operation 650 'load' 'arr_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%arr_29_load = load i64 %arr_29"   --->   Operation 651 'load' 'arr_29_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%arr_30_load = load i64 %arr_30"   --->   Operation 652 'load' 'arr_30_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%arr_31_load = load i64 %arr_31"   --->   Operation 653 'load' 'arr_31_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%arr_32_load = load i64 %arr_32"   --->   Operation 654 'load' 'arr_32_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%arr_33_load = load i64 %arr_33"   --->   Operation 655 'load' 'arr_33_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%arr_34_load = load i64 %arr_34"   --->   Operation 656 'load' 'arr_34_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%arr_35_load = load i64 %arr_35"   --->   Operation 657 'load' 'arr_35_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%arr_36_load = load i64 %arr_36"   --->   Operation 658 'load' 'arr_36_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%arr_37_load = load i64 %arr_37"   --->   Operation 659 'load' 'arr_37_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%arr_38_load = load i64 %arr_38"   --->   Operation 660 'load' 'arr_38_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%arr_39_load = load i64 %arr_39"   --->   Operation 661 'load' 'arr_39_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%arr_40_load = load i64 %arr_40"   --->   Operation 662 'load' 'arr_40_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%arr_41_load = load i64 %arr_41"   --->   Operation 663 'load' 'arr_41_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%arr_42_load = load i64 %arr_42"   --->   Operation 664 'load' 'arr_42_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4329_2489_out, i64 %arr_42_load"   --->   Operation 665 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4329_1488_out, i64 %arr_41_load"   --->   Operation 666 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4329487_out, i64 %arr_40_load"   --->   Operation 667 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3315_2486_out, i64 %arr_39_load"   --->   Operation 668 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3315_1485_out, i64 %arr_38_load"   --->   Operation 669 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3315484_out, i64 %arr_37_load"   --->   Operation 670 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2301_2483_out, i64 %arr_36_load"   --->   Operation 671 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2301_1482_out, i64 %arr_35_load"   --->   Operation 672 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2301481_out, i64 %arr_34_load"   --->   Operation 673 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1287_2480_out, i64 %arr_33_load"   --->   Operation 674 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1287_1479_out, i64 %arr_32_load"   --->   Operation 675 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1287478_out, i64 %arr_31_load"   --->   Operation 676 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2365477_out, i64 %arr_30_load"   --->   Operation 677 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1351476_out, i64 %arr_29_load"   --->   Operation 678 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159475_out, i64 %arr_load"   --->   Operation 679 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 680 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%arr_29_load_1 = load i64 %arr_29" [d5.cpp:90]   --->   Operation 249 'load' 'arr_29_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%arr_30_load_1 = load i64 %arr_30" [d5.cpp:90]   --->   Operation 250 'load' 'arr_30_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%arr_31_load_1 = load i64 %arr_31" [d5.cpp:90]   --->   Operation 251 'load' 'arr_31_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%arr_32_load_1 = load i64 %arr_32" [d5.cpp:90]   --->   Operation 252 'load' 'arr_32_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%arr_33_load_1 = load i64 %arr_33" [d5.cpp:90]   --->   Operation 253 'load' 'arr_33_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%arr_34_load_1 = load i64 %arr_34" [d5.cpp:90]   --->   Operation 254 'load' 'arr_34_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%arr_35_load_1 = load i64 %arr_35" [d5.cpp:90]   --->   Operation 255 'load' 'arr_35_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%arr_36_load_1 = load i64 %arr_36" [d5.cpp:90]   --->   Operation 256 'load' 'arr_36_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%arr_37_load_1 = load i64 %arr_37" [d5.cpp:90]   --->   Operation 257 'load' 'arr_37_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%arr_38_load_1 = load i64 %arr_38" [d5.cpp:90]   --->   Operation 258 'load' 'arr_38_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%arr_39_load_1 = load i64 %arr_39" [d5.cpp:90]   --->   Operation 259 'load' 'arr_39_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%arr_40_load_1 = load i64 %arr_40" [d5.cpp:90]   --->   Operation 260 'load' 'arr_40_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%arr_41_load_1 = load i64 %arr_41" [d5.cpp:90]   --->   Operation 261 'load' 'arr_41_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%arr_42_load_1 = load i64 %arr_42" [d5.cpp:90]   --->   Operation 262 'load' 'arr_42_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:79]   --->   Operation 263 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d5.cpp:77]   --->   Operation 264 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d5.cpp:77]   --->   Operation 265 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.44ns)   --->   "%select_ln90 = select i1 %tmp, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 266 'select' 'select_ln90' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %select_ln90" [d5.cpp:90]   --->   Operation 267 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i3 %sub_ln35" [d5.cpp:90]   --->   Operation 268 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.48ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90" [d5.cpp:90]   --->   Operation 269 'mux' 'tmp_9' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %tmp_9" [d5.cpp:90]   --->   Operation 270 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_31" [d5.cpp:90]   --->   Operation 271 'mux' 'tmp_s' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %tmp_s" [d5.cpp:90]   --->   Operation 272 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.48ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_2" [d5.cpp:90]   --->   Operation 273 'mux' 'tmp_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %tmp_1" [d5.cpp:90]   --->   Operation 274 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.48ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_18" [d5.cpp:90]   --->   Operation 275 'mux' 'tmp_8' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %tmp_8" [d5.cpp:90]   --->   Operation 276 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.48ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_19" [d5.cpp:90]   --->   Operation 277 'mux' 'tmp_10' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %tmp_10" [d5.cpp:90]   --->   Operation 278 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.48ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_20" [d5.cpp:90]   --->   Operation 279 'mux' 'tmp_11' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %tmp_11" [d5.cpp:90]   --->   Operation 280 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.48ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_3" [d5.cpp:90]   --->   Operation 281 'mux' 'tmp_12' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %tmp_12" [d5.cpp:90]   --->   Operation 282 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.48ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_4" [d5.cpp:90]   --->   Operation 283 'mux' 'tmp_13' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %tmp_13" [d5.cpp:90]   --->   Operation 284 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i1 %icmp_ln90_8" [d5.cpp:91]   --->   Operation 285 'zext' 'zext_ln91_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.79ns)   --->   "%sub_ln35_5 = sub i4 %sub_ln35_4, i4 %zext_ln91_6" [d5.cpp:35]   --->   Operation 286 'sub' 'sub_ln35_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.48ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 287 'mux' 'tmp_14' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %tmp_14" [d5.cpp:90]   --->   Operation 288 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.48ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 289 'mux' 'tmp_15' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %tmp_15" [d5.cpp:90]   --->   Operation 290 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.48ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 291 'mux' 'tmp_16' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %tmp_16" [d5.cpp:90]   --->   Operation 292 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.48ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 293 'mux' 'tmp_17' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %tmp_17" [d5.cpp:90]   --->   Operation 294 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.48ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 295 'mux' 'tmp_18' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %tmp_18" [d5.cpp:90]   --->   Operation 296 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.48ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 297 'mux' 'tmp_19' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %tmp_19" [d5.cpp:90]   --->   Operation 298 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90'
ST_4 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 299 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_1)   --->   "%select_ln90_7 = select i1 %icmp_ln90, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 300 'select' 'select_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_1 = and i64 %mul_ln90_1, i64 %select_ln90_7" [d5.cpp:90]   --->   Operation 301 'and' 'and_ln90_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 302 '%mul_ln90_2 = mul i64 %zext_ln90_15, i64 %conv36_cast'
ST_4 : Operation 302 [1/1] (2.10ns)   --->   "%mul_ln90_2 = mul i64 %zext_ln90_15, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 302 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_2)   --->   "%select_ln90_8 = select i1 %icmp_ln90_9, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 303 'select' 'select_ln90_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_2 = and i64 %mul_ln90_2, i64 %select_ln90_8" [d5.cpp:90]   --->   Operation 304 'and' 'and_ln90_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90 = add i64 %and_ln90_2, i64 %and_ln90_1" [d5.cpp:90]   --->   Operation 305 'add' 'add_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 306 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_44 = add i64 %arr_29_load_1, i64 %add_ln90" [d5.cpp:90]   --->   Operation 306 'add' 'arr_44' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 307 [1/1] (0.44ns)   --->   "%select_ln90_1 = select i1 %icmp_ln90_9, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 307 'select' 'select_ln90_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %select_ln90_1" [d5.cpp:90]   --->   Operation 308 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln90_34 = sext i3 %sub_ln35_21" [d5.cpp:90]   --->   Operation 309 'sext' 'sext_ln90_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.48ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_34" [d5.cpp:90]   --->   Operation 310 'mux' 'tmp_20' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %tmp_20" [d5.cpp:90]   --->   Operation 311 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.48ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_50" [d5.cpp:90]   --->   Operation 312 'mux' 'tmp_21' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %tmp_21" [d5.cpp:90]   --->   Operation 313 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.48ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_23" [d5.cpp:90]   --->   Operation 314 'mux' 'tmp_22' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i32 %tmp_22" [d5.cpp:90]   --->   Operation 315 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.48ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_24" [d5.cpp:90]   --->   Operation 316 'mux' 'tmp_23' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i32 %tmp_23" [d5.cpp:90]   --->   Operation 317 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.48ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_25" [d5.cpp:90]   --->   Operation 318 'mux' 'tmp_24' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i32 %tmp_24" [d5.cpp:90]   --->   Operation 319 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.48ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_26" [d5.cpp:90]   --->   Operation 320 'mux' 'tmp_25' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i32 %tmp_25" [d5.cpp:90]   --->   Operation 321 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.48ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_6" [d5.cpp:90]   --->   Operation 322 'mux' 'tmp_26' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i32 %tmp_26" [d5.cpp:90]   --->   Operation 323 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.48ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_7" [d5.cpp:90]   --->   Operation 324 'mux' 'tmp_27' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i32 %tmp_27" [d5.cpp:90]   --->   Operation 325 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln91_12 = zext i1 %icmp_ln90_17" [d5.cpp:91]   --->   Operation 326 'zext' 'zext_ln91_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.79ns)   --->   "%sub_ln35_8 = sub i4 %sub_ln35_7, i4 %zext_ln91_12" [d5.cpp:35]   --->   Operation 327 'sub' 'sub_ln35_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.48ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_8" [d5.cpp:90]   --->   Operation 328 'mux' 'tmp_28' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i32 %tmp_28" [d5.cpp:90]   --->   Operation 329 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.48ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_8" [d5.cpp:90]   --->   Operation 330 'mux' 'tmp_29' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i32 %tmp_29" [d5.cpp:90]   --->   Operation 331 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.48ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i4 %sub_ln35_8" [d5.cpp:90]   --->   Operation 332 'mux' 'tmp_30' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i32 %tmp_30" [d5.cpp:90]   --->   Operation 333 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.48ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i4 %sub_ln35_8" [d5.cpp:90]   --->   Operation 334 'mux' 'tmp_31' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i32 %tmp_31" [d5.cpp:90]   --->   Operation 335 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.48ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 336 'mux' 'tmp_32' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln90_29 = zext i32 %tmp_32" [d5.cpp:90]   --->   Operation 337 'zext' 'zext_ln90_29' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 338 '%mul_ln90_3 = mul i64 %zext_ln90_29, i64 %conv36_cast'
ST_4 : Operation 338 [1/1] (2.10ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln90_29, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 338 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln90'
ST_4 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 339 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln90_5 = mul i64 %zext_ln90_16, i64 %zext_ln90_15'
ST_4 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln90_16, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 340 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_2)   --->   "%select_ln90_10 = select i1 %icmp_ln90_18, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 341 'select' 'select_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_2)   --->   "%and_ln90_3 = and i64 %mul_ln90_3, i64 %select_ln90_10" [d5.cpp:90]   --->   Operation 342 'and' 'and_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_4)   --->   "%select_ln90_11 = select i1 %icmp_ln90_1, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 343 'select' 'select_ln90_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_4 = and i64 %mul_ln90_4, i64 %select_ln90_11" [d5.cpp:90]   --->   Operation 344 'and' 'and_ln90_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_2)   --->   "%select_ln90_12 = select i1 %icmp_ln90_10, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 345 'select' 'select_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_2)   --->   "%and_ln90_5 = and i64 %mul_ln90_5, i64 %select_ln90_12" [d5.cpp:90]   --->   Operation 346 'and' 'and_ln90_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_2 = add i64 %and_ln90_5, i64 %and_ln90_3" [d5.cpp:90]   --->   Operation 347 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_3 = add i64 %add_ln90_2, i64 %and_ln90_4" [d5.cpp:90]   --->   Operation 348 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 349 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_52 = add i64 %arr_30_load_1, i64 %add_ln90_3" [d5.cpp:90]   --->   Operation 349 'add' 'arr_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 350 [1/1] (0.44ns)   --->   "%select_ln90_2 = select i1 %icmp_ln90_18, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 350 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln90_30 = zext i32 %select_ln90_2" [d5.cpp:90]   --->   Operation 351 'zext' 'zext_ln90_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln90_51 = sext i3 %sub_ln35_27" [d5.cpp:90]   --->   Operation 352 'sext' 'sext_ln90_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.48ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_51" [d5.cpp:90]   --->   Operation 353 'mux' 'tmp_33' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln90_31 = zext i32 %tmp_33" [d5.cpp:90]   --->   Operation 354 'zext' 'zext_ln90_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.48ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_52" [d5.cpp:90]   --->   Operation 355 'mux' 'tmp_34' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln90_32 = zext i32 %tmp_34" [d5.cpp:90]   --->   Operation 356 'zext' 'zext_ln90_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.48ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_29" [d5.cpp:90]   --->   Operation 357 'mux' 'tmp_35' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln90_33 = zext i32 %tmp_35" [d5.cpp:90]   --->   Operation 358 'zext' 'zext_ln90_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.48ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_30" [d5.cpp:90]   --->   Operation 359 'mux' 'tmp_36' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln90_34 = zext i32 %tmp_36" [d5.cpp:90]   --->   Operation 360 'zext' 'zext_ln90_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.48ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_31" [d5.cpp:90]   --->   Operation 361 'mux' 'tmp_37' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln90_35 = zext i32 %tmp_37" [d5.cpp:90]   --->   Operation 362 'zext' 'zext_ln90_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.48ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_32" [d5.cpp:90]   --->   Operation 363 'mux' 'tmp_38' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln90_36 = zext i32 %tmp_38" [d5.cpp:90]   --->   Operation 364 'zext' 'zext_ln90_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.48ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_9" [d5.cpp:90]   --->   Operation 365 'mux' 'tmp_39' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln90_37 = zext i32 %tmp_39" [d5.cpp:90]   --->   Operation 366 'zext' 'zext_ln90_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.48ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_10" [d5.cpp:90]   --->   Operation 367 'mux' 'tmp_40' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln90_38 = zext i32 %tmp_40" [d5.cpp:90]   --->   Operation 368 'zext' 'zext_ln90_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln91_18 = zext i1 %icmp_ln90_26" [d5.cpp:91]   --->   Operation 369 'zext' 'zext_ln91_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.79ns)   --->   "%sub_ln35_11 = sub i4 %sub_ln35_10, i4 %zext_ln91_18" [d5.cpp:35]   --->   Operation 370 'sub' 'sub_ln35_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.48ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_11" [d5.cpp:90]   --->   Operation 371 'mux' 'tmp_41' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln90_39 = zext i32 %tmp_41" [d5.cpp:90]   --->   Operation 372 'zext' 'zext_ln90_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.48ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_11" [d5.cpp:90]   --->   Operation 373 'mux' 'tmp_42' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln90_40 = zext i32 %tmp_42" [d5.cpp:90]   --->   Operation 374 'zext' 'zext_ln90_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.48ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i4 %sub_ln35_11" [d5.cpp:90]   --->   Operation 375 'mux' 'tmp_43' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln90_41 = zext i32 %tmp_43" [d5.cpp:90]   --->   Operation 376 'zext' 'zext_ln90_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.48ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 377 'mux' 'tmp_44' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln90_42 = zext i32 %tmp_44" [d5.cpp:90]   --->   Operation 378 'zext' 'zext_ln90_42' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 379 '%mul_ln90_6 = mul i64 %zext_ln90_42, i64 %conv36_cast'
ST_4 : Operation 379 [1/1] (2.10ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln90_42, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 379 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%select_ln90_14 = select i1 %icmp_ln90_27, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 380 'select' 'select_ln90_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%and_ln90_6 = and i64 %mul_ln90_6, i64 %select_ln90_14" [d5.cpp:90]   --->   Operation 381 'and' 'and_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 382 '%mul_ln90_7 = mul i64 %zext_ln90_17, i64 %zext_ln90_15'
ST_4 : Operation 382 [1/1] (2.10ns)   --->   "%mul_ln90_7 = mul i64 %zext_ln90_17, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 382 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 383 '%mul_ln90_8 = mul i64 %zext_ln90_30, i64 %zext_ln90_29'
ST_4 : Operation 383 [1/1] (2.10ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln90_30, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 383 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 384 '%mul_ln90_9 = mul i64 %zext_ln90_3, i64 %zext_ln90'
ST_4 : Operation 384 [1/1] (2.10ns)   --->   "%mul_ln90_9 = mul i64 %zext_ln90_3, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 384 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_5)   --->   "%select_ln90_15 = select i1 %icmp_ln90_11, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 385 'select' 'select_ln90_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_5)   --->   "%and_ln90_7 = and i64 %mul_ln90_7, i64 %select_ln90_15" [d5.cpp:90]   --->   Operation 386 'and' 'and_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%select_ln90_16 = select i1 %icmp_ln90_19, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 387 'select' 'select_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%and_ln90_8 = and i64 %mul_ln90_8, i64 %select_ln90_16" [d5.cpp:90]   --->   Operation 388 'and' 'and_ln90_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_5)   --->   "%select_ln90_17 = select i1 %icmp_ln90_2, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 389 'select' 'select_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_5)   --->   "%and_ln90_9 = and i64 %mul_ln90_9, i64 %select_ln90_17" [d5.cpp:90]   --->   Operation 390 'and' 'and_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_5 = add i64 %and_ln90_9, i64 %and_ln90_7" [d5.cpp:90]   --->   Operation 391 'add' 'add_ln90_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_6 = add i64 %and_ln90_8, i64 %and_ln90_6" [d5.cpp:90]   --->   Operation 392 'add' 'add_ln90_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_7 = add i64 %add_ln90_6, i64 %add_ln90_5" [d5.cpp:90]   --->   Operation 393 'add' 'add_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 394 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_53 = add i64 %arr_31_load_1, i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 394 'add' 'arr_53' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 395 [1/1] (0.44ns)   --->   "%select_ln90_3 = select i1 %icmp_ln90_27, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 395 'select' 'select_ln90_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln90_43 = zext i32 %select_ln90_3" [d5.cpp:90]   --->   Operation 396 'zext' 'zext_ln90_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln90_53 = sext i3 %sub_ln35_33" [d5.cpp:90]   --->   Operation 397 'sext' 'sext_ln90_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.48ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_53" [d5.cpp:90]   --->   Operation 398 'mux' 'tmp_45' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln90_44 = zext i32 %tmp_45" [d5.cpp:90]   --->   Operation 399 'zext' 'zext_ln90_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.48ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_54" [d5.cpp:90]   --->   Operation 400 'mux' 'tmp_46' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln90_45 = zext i32 %tmp_46" [d5.cpp:90]   --->   Operation 401 'zext' 'zext_ln90_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.48ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_35" [d5.cpp:90]   --->   Operation 402 'mux' 'tmp_47' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln90_46 = zext i32 %tmp_47" [d5.cpp:90]   --->   Operation 403 'zext' 'zext_ln90_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.48ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_36" [d5.cpp:90]   --->   Operation 404 'mux' 'tmp_48' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln90_47 = zext i32 %tmp_48" [d5.cpp:90]   --->   Operation 405 'zext' 'zext_ln90_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.48ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_37" [d5.cpp:90]   --->   Operation 406 'mux' 'tmp_49' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln90_48 = zext i32 %tmp_49" [d5.cpp:90]   --->   Operation 407 'zext' 'zext_ln90_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.48ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_38" [d5.cpp:90]   --->   Operation 408 'mux' 'tmp_50' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln90_49 = zext i32 %tmp_50" [d5.cpp:90]   --->   Operation 409 'zext' 'zext_ln90_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.48ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_12" [d5.cpp:90]   --->   Operation 410 'mux' 'tmp_51' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln90_50 = zext i32 %tmp_51" [d5.cpp:90]   --->   Operation 411 'zext' 'zext_ln90_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.48ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_13" [d5.cpp:90]   --->   Operation 412 'mux' 'tmp_52' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln90_51 = zext i32 %tmp_52" [d5.cpp:90]   --->   Operation 413 'zext' 'zext_ln90_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln91_25 = zext i1 %icmp_ln90_36" [d5.cpp:91]   --->   Operation 414 'zext' 'zext_ln91_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.79ns)   --->   "%sub_ln35_14 = sub i4 %sub_ln35_13, i4 %zext_ln91_25" [d5.cpp:35]   --->   Operation 415 'sub' 'sub_ln35_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.48ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_14" [d5.cpp:90]   --->   Operation 416 'mux' 'tmp_53' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln90_52 = zext i32 %tmp_53" [d5.cpp:90]   --->   Operation 417 'zext' 'zext_ln90_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.48ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_14" [d5.cpp:90]   --->   Operation 418 'mux' 'tmp_54' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln90_53 = zext i32 %tmp_54" [d5.cpp:90]   --->   Operation 419 'zext' 'zext_ln90_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.48ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 420 'mux' 'tmp_55' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln90_54 = zext i32 %tmp_55" [d5.cpp:90]   --->   Operation 421 'zext' 'zext_ln90_54' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 422 '%mul_ln90_10 = mul i64 %zext_ln90_4, i64 %zext_ln90'
ST_4 : Operation 422 [1/1] (2.10ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln90_4, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 422 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 423 '%mul_ln90_11 = mul i64 %zext_ln90_18, i64 %zext_ln90_15'
ST_4 : Operation 423 [1/1] (2.10ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln90_18, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 423 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 424 '%mul_ln90_12 = mul i64 %zext_ln90_43, i64 %zext_ln90_42'
ST_4 : Operation 424 [1/1] (2.10ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln90_43, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 424 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%select_ln90_19 = select i1 %icmp_ln90_3, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 425 'select' 'select_ln90_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%and_ln90_10 = and i64 %mul_ln90_10, i64 %select_ln90_19" [d5.cpp:90]   --->   Operation 426 'and' 'and_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%select_ln90_20 = select i1 %icmp_ln90_12, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 427 'select' 'select_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%and_ln90_11 = and i64 %mul_ln90_11, i64 %select_ln90_20" [d5.cpp:90]   --->   Operation 428 'and' 'and_ln90_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_12)   --->   "%select_ln90_21 = select i1 %icmp_ln90_28, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 429 'select' 'select_ln90_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_12 = and i64 %mul_ln90_12, i64 %select_ln90_21" [d5.cpp:90]   --->   Operation 430 'and' 'and_ln90_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln90_13 = mul i64 %zext_ln90_54, i64 %conv36_cast'
ST_4 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln90_13 = mul i64 %zext_ln90_54, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 431 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 432 '%mul_ln90_14 = mul i64 %zext_ln90_31, i64 %zext_ln90_29'
ST_4 : Operation 432 [1/1] (2.10ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90_31, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 432 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_13)   --->   "%select_ln90_22 = select i1 %icmp_ln90_37, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 433 'select' 'select_ln90_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_13 = and i64 %mul_ln90_13, i64 %select_ln90_22" [d5.cpp:90]   --->   Operation 434 'and' 'and_ln90_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_14)   --->   "%select_ln90_23 = select i1 %icmp_ln90_20, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 435 'select' 'select_ln90_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_14 = and i64 %mul_ln90_14, i64 %select_ln90_23" [d5.cpp:90]   --->   Operation 436 'and' 'and_ln90_14' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_9 = add i64 %and_ln90_10, i64 %and_ln90_11" [d5.cpp:90]   --->   Operation 437 'add' 'add_ln90_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_10 = add i64 %and_ln90_12, i64 %and_ln90_13" [d5.cpp:90]   --->   Operation 438 'add' 'add_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 439 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_11 = add i64 %add_ln90_10, i64 %and_ln90_14" [d5.cpp:90]   --->   Operation 439 'add' 'add_ln90_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_12 = add i64 %add_ln90_11, i64 %add_ln90_9" [d5.cpp:90]   --->   Operation 440 'add' 'add_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 441 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_54 = add i64 %arr_32_load_1, i64 %add_ln90_12" [d5.cpp:90]   --->   Operation 441 'add' 'arr_54' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 442 [1/1] (0.44ns)   --->   "%select_ln90_4 = select i1 %icmp_ln90_37, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 442 'select' 'select_ln90_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln90_55 = zext i32 %select_ln90_4" [d5.cpp:90]   --->   Operation 443 'zext' 'zext_ln90_55' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 444 '%mul_ln90_15 = mul i64 %zext_ln90_5, i64 %zext_ln90'
ST_4 : Operation 444 [1/1] (2.10ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln90_5, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 444 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 445 '%mul_ln90_16 = mul i64 %zext_ln90_19, i64 %zext_ln90_15'
ST_4 : Operation 445 [1/1] (2.10ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln90_19, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 445 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 446 '%mul_ln90_17 = mul i64 %zext_ln90_44, i64 %zext_ln90_42'
ST_4 : Operation 446 [1/1] (2.10ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln90_44, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 446 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_14)   --->   "%select_ln90_25 = select i1 %icmp_ln90_4, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 447 'select' 'select_ln90_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_14)   --->   "%and_ln90_15 = and i64 %mul_ln90_15, i64 %select_ln90_25" [d5.cpp:90]   --->   Operation 448 'and' 'and_ln90_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_14)   --->   "%select_ln90_26 = select i1 %icmp_ln90_13, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 449 'select' 'select_ln90_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_14)   --->   "%and_ln90_16 = and i64 %mul_ln90_16, i64 %select_ln90_26" [d5.cpp:90]   --->   Operation 450 'and' 'and_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_17)   --->   "%select_ln90_27 = select i1 %icmp_ln90_29, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 451 'select' 'select_ln90_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_17 = and i64 %mul_ln90_17, i64 %select_ln90_27" [d5.cpp:90]   --->   Operation 452 'and' 'and_ln90_17' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 453 '%mul_ln90_18 = mul i64 %zext_ln90_55, i64 %zext_ln90_54'
ST_4 : Operation 453 [1/1] (2.10ns)   --->   "%mul_ln90_18 = mul i64 %zext_ln90_55, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 453 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 454 '%mul_ln90_19 = mul i64 %zext_ln90_32, i64 %zext_ln90_29'
ST_4 : Operation 454 [1/1] (2.10ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln90_32, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 454 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_18)   --->   "%select_ln90_28 = select i1 %icmp_ln90_38, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 455 'select' 'select_ln90_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_18 = and i64 %mul_ln90_18, i64 %select_ln90_28" [d5.cpp:90]   --->   Operation 456 'and' 'and_ln90_18' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_19)   --->   "%select_ln90_29 = select i1 %icmp_ln90_21, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 457 'select' 'select_ln90_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_19 = and i64 %mul_ln90_19, i64 %select_ln90_29" [d5.cpp:90]   --->   Operation 458 'and' 'and_ln90_19' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_14 = add i64 %and_ln90_15, i64 %and_ln90_16" [d5.cpp:90]   --->   Operation 459 'add' 'add_ln90_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_15 = add i64 %and_ln90_17, i64 %and_ln90_18" [d5.cpp:90]   --->   Operation 460 'add' 'add_ln90_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 461 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_16 = add i64 %add_ln90_15, i64 %and_ln90_19" [d5.cpp:90]   --->   Operation 461 'add' 'add_ln90_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_17 = add i64 %add_ln90_16, i64 %add_ln90_14" [d5.cpp:90]   --->   Operation 462 'add' 'add_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 463 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_55 = add i64 %arr_33_load_1, i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 463 'add' 'arr_55' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln90_55 = sext i3 %sub_ln35_43" [d5.cpp:90]   --->   Operation 464 'sext' 'sext_ln90_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.48ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_55" [d5.cpp:90]   --->   Operation 465 'mux' 'tmp_56' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln90_56 = zext i32 %tmp_56" [d5.cpp:90]   --->   Operation 466 'zext' 'zext_ln90_56' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 467 '%mul_ln90_20 = mul i64 %zext_ln90_6, i64 %zext_ln90'
ST_4 : Operation 467 [1/1] (2.10ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln90_6, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 467 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 468 '%mul_ln90_21 = mul i64 %zext_ln90_20, i64 %zext_ln90_15'
ST_4 : Operation 468 [1/1] (2.10ns)   --->   "%mul_ln90_21 = mul i64 %zext_ln90_20, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 468 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 469 '%mul_ln90_22 = mul i64 %zext_ln90_45, i64 %zext_ln90_42'
ST_4 : Operation 469 [1/1] (2.10ns)   --->   "%mul_ln90_22 = mul i64 %zext_ln90_45, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 469 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_19)   --->   "%select_ln90_30 = select i1 %icmp_ln90_5, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 470 'select' 'select_ln90_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_19)   --->   "%and_ln90_20 = and i64 %mul_ln90_20, i64 %select_ln90_30" [d5.cpp:90]   --->   Operation 471 'and' 'and_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_19)   --->   "%select_ln90_31 = select i1 %icmp_ln90_14, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 472 'select' 'select_ln90_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_19)   --->   "%and_ln90_21 = and i64 %mul_ln90_21, i64 %select_ln90_31" [d5.cpp:90]   --->   Operation 473 'and' 'and_ln90_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_22)   --->   "%select_ln90_32 = select i1 %icmp_ln90_30, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 474 'select' 'select_ln90_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_22 = and i64 %mul_ln90_22, i64 %select_ln90_32" [d5.cpp:90]   --->   Operation 475 'and' 'and_ln90_22' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 476 '%mul_ln90_23 = mul i64 %zext_ln90_56, i64 %zext_ln90_54'
ST_4 : Operation 476 [1/1] (2.10ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90_56, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 476 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln90_24 = mul i64 %zext_ln90_33, i64 %zext_ln90_29'
ST_4 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_33, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 477 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_23)   --->   "%select_ln90_33 = select i1 %icmp_ln90_39, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 478 'select' 'select_ln90_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_23 = and i64 %mul_ln90_23, i64 %select_ln90_33" [d5.cpp:90]   --->   Operation 479 'and' 'and_ln90_23' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_24)   --->   "%select_ln90_34 = select i1 %icmp_ln90_22, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 480 'select' 'select_ln90_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_24 = and i64 %mul_ln90_24, i64 %select_ln90_34" [d5.cpp:90]   --->   Operation 481 'and' 'and_ln90_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_19 = add i64 %and_ln90_20, i64 %and_ln90_21" [d5.cpp:90]   --->   Operation 482 'add' 'add_ln90_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_20 = add i64 %and_ln90_22, i64 %and_ln90_23" [d5.cpp:90]   --->   Operation 483 'add' 'add_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_21 = add i64 %add_ln90_20, i64 %and_ln90_24" [d5.cpp:90]   --->   Operation 484 'add' 'add_ln90_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_22 = add i64 %add_ln90_21, i64 %add_ln90_19" [d5.cpp:90]   --->   Operation 485 'add' 'add_ln90_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 486 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_56 = add i64 %arr_34_load_1, i64 %add_ln90_22" [d5.cpp:90]   --->   Operation 486 'add' 'arr_56' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 487 [1/1] (0.48ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_56" [d5.cpp:90]   --->   Operation 487 'mux' 'tmp_57' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln90_57 = zext i32 %tmp_57" [d5.cpp:90]   --->   Operation 488 'zext' 'zext_ln90_57' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 489 '%mul_ln90_25 = mul i64 %zext_ln90_7, i64 %zext_ln90'
ST_4 : Operation 489 [1/1] (2.10ns)   --->   "%mul_ln90_25 = mul i64 %zext_ln90_7, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 489 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 490 '%mul_ln90_26 = mul i64 %zext_ln90_21, i64 %zext_ln90_15'
ST_4 : Operation 490 [1/1] (2.10ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln90_21, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 490 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 491 '%mul_ln90_27 = mul i64 %zext_ln90_46, i64 %zext_ln90_42'
ST_4 : Operation 491 [1/1] (2.10ns)   --->   "%mul_ln90_27 = mul i64 %zext_ln90_46, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 491 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%select_ln90_35 = select i1 %icmp_ln90_6, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 492 'select' 'select_ln90_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%and_ln90_25 = and i64 %mul_ln90_25, i64 %select_ln90_35" [d5.cpp:90]   --->   Operation 493 'and' 'and_ln90_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%select_ln90_36 = select i1 %icmp_ln90_15, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 494 'select' 'select_ln90_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%and_ln90_26 = and i64 %mul_ln90_26, i64 %select_ln90_36" [d5.cpp:90]   --->   Operation 495 'and' 'and_ln90_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_27)   --->   "%select_ln90_37 = select i1 %icmp_ln90_31, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 496 'select' 'select_ln90_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_27 = and i64 %mul_ln90_27, i64 %select_ln90_37" [d5.cpp:90]   --->   Operation 497 'and' 'and_ln90_27' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 498 '%mul_ln90_28 = mul i64 %zext_ln90_57, i64 %zext_ln90_54'
ST_4 : Operation 498 [1/1] (2.10ns)   --->   "%mul_ln90_28 = mul i64 %zext_ln90_57, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 498 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 499 '%mul_ln90_29 = mul i64 %zext_ln90_34, i64 %zext_ln90_29'
ST_4 : Operation 499 [1/1] (2.10ns)   --->   "%mul_ln90_29 = mul i64 %zext_ln90_34, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 499 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_28)   --->   "%select_ln90_38 = select i1 %icmp_ln90_40, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 500 'select' 'select_ln90_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_28 = and i64 %mul_ln90_28, i64 %select_ln90_38" [d5.cpp:90]   --->   Operation 501 'and' 'and_ln90_28' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_29)   --->   "%select_ln90_39 = select i1 %icmp_ln90_23, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 502 'select' 'select_ln90_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_29 = and i64 %mul_ln90_29, i64 %select_ln90_39" [d5.cpp:90]   --->   Operation 503 'and' 'and_ln90_29' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_24 = add i64 %and_ln90_25, i64 %and_ln90_26" [d5.cpp:90]   --->   Operation 504 'add' 'add_ln90_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_25 = add i64 %and_ln90_27, i64 %and_ln90_28" [d5.cpp:90]   --->   Operation 505 'add' 'add_ln90_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_26 = add i64 %add_ln90_25, i64 %and_ln90_29" [d5.cpp:90]   --->   Operation 506 'add' 'add_ln90_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_27 = add i64 %add_ln90_26, i64 %add_ln90_24" [d5.cpp:90]   --->   Operation 507 'add' 'add_ln90_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 508 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_57 = add i64 %arr_35_load_1, i64 %add_ln90_27" [d5.cpp:90]   --->   Operation 508 'add' 'arr_57' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 509 [1/1] (0.48ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_39" [d5.cpp:90]   --->   Operation 509 'mux' 'tmp_58' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln90_58 = zext i32 %tmp_58" [d5.cpp:90]   --->   Operation 510 'zext' 'zext_ln90_58' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 511 '%mul_ln90_30 = mul i64 %zext_ln90_8, i64 %zext_ln90'
ST_4 : Operation 511 [1/1] (2.10ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln90_8, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 511 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 512 '%mul_ln90_31 = mul i64 %zext_ln90_22, i64 %zext_ln90_15'
ST_4 : Operation 512 [1/1] (2.10ns)   --->   "%mul_ln90_31 = mul i64 %zext_ln90_22, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 512 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 513 '%mul_ln90_32 = mul i64 %zext_ln90_47, i64 %zext_ln90_42'
ST_4 : Operation 513 [1/1] (2.10ns)   --->   "%mul_ln90_32 = mul i64 %zext_ln90_47, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 513 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_29)   --->   "%select_ln90_40 = select i1 %icmp_ln90_7, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 514 'select' 'select_ln90_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_29)   --->   "%and_ln90_30 = and i64 %mul_ln90_30, i64 %select_ln90_40" [d5.cpp:90]   --->   Operation 515 'and' 'and_ln90_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_29)   --->   "%select_ln90_41 = select i1 %tmp_4, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 516 'select' 'select_ln90_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_29)   --->   "%and_ln90_31 = and i64 %mul_ln90_31, i64 %select_ln90_41" [d5.cpp:90]   --->   Operation 517 'and' 'and_ln90_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_32)   --->   "%select_ln90_42 = select i1 %icmp_ln90_32, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 518 'select' 'select_ln90_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_32 = and i64 %mul_ln90_32, i64 %select_ln90_42" [d5.cpp:90]   --->   Operation 519 'and' 'and_ln90_32' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 520 '%mul_ln90_33 = mul i64 %zext_ln90_58, i64 %zext_ln90_54'
ST_4 : Operation 520 [1/1] (2.10ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln90_58, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 520 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 521 '%mul_ln90_34 = mul i64 %zext_ln90_35, i64 %zext_ln90_29'
ST_4 : Operation 521 [1/1] (2.10ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln90_35, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 521 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_33)   --->   "%select_ln90_43 = select i1 %icmp_ln90_41, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 522 'select' 'select_ln90_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_33 = and i64 %mul_ln90_33, i64 %select_ln90_43" [d5.cpp:90]   --->   Operation 523 'and' 'and_ln90_33' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_34)   --->   "%select_ln90_44 = select i1 %tmp_5, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 524 'select' 'select_ln90_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_34 = and i64 %mul_ln90_34, i64 %select_ln90_44" [d5.cpp:90]   --->   Operation 525 'and' 'and_ln90_34' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_29 = add i64 %and_ln90_30, i64 %and_ln90_31" [d5.cpp:90]   --->   Operation 526 'add' 'add_ln90_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_30 = add i64 %and_ln90_32, i64 %and_ln90_33" [d5.cpp:90]   --->   Operation 527 'add' 'add_ln90_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 528 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_31 = add i64 %add_ln90_30, i64 %and_ln90_34" [d5.cpp:90]   --->   Operation 528 'add' 'add_ln90_31' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_32 = add i64 %add_ln90_31, i64 %add_ln90_29" [d5.cpp:90]   --->   Operation 529 'add' 'add_ln90_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 530 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_58 = add i64 %arr_36_load_1, i64 %add_ln90_32" [d5.cpp:90]   --->   Operation 530 'add' 'arr_58' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [1/1] (0.48ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_40" [d5.cpp:90]   --->   Operation 531 'mux' 'tmp_59' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln90_59 = zext i32 %tmp_59" [d5.cpp:90]   --->   Operation 532 'zext' 'zext_ln90_59' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 533 '%mul_ln90_35 = mul i64 %zext_ln90_9, i64 %zext_ln90'
ST_4 : Operation 533 [1/1] (2.10ns)   --->   "%mul_ln90_35 = mul i64 %zext_ln90_9, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 533 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 534 '%mul_ln90_36 = mul i64 %zext_ln90_23, i64 %zext_ln90_15'
ST_4 : Operation 534 [1/1] (2.10ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_23, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 534 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 535 '%mul_ln90_37 = mul i64 %zext_ln90_48, i64 %zext_ln90_42'
ST_4 : Operation 535 [1/1] (2.10ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln90_48, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 535 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_34)   --->   "%select_ln90_45 = select i1 %icmp_ln90_8, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 536 'select' 'select_ln90_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_34)   --->   "%and_ln90_35 = and i64 %mul_ln90_35, i64 %select_ln90_45" [d5.cpp:90]   --->   Operation 537 'and' 'and_ln90_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_34)   --->   "%select_ln90_46 = select i1 %icmp_ln90_16, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 538 'select' 'select_ln90_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_34)   --->   "%and_ln90_36 = and i64 %mul_ln90_36, i64 %select_ln90_46" [d5.cpp:90]   --->   Operation 539 'and' 'and_ln90_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_37)   --->   "%select_ln90_47 = select i1 %icmp_ln90_33, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 540 'select' 'select_ln90_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_37 = and i64 %mul_ln90_37, i64 %select_ln90_47" [d5.cpp:90]   --->   Operation 541 'and' 'and_ln90_37' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 542 '%mul_ln90_38 = mul i64 %zext_ln90_59, i64 %zext_ln90_54'
ST_4 : Operation 542 [1/1] (2.10ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_59, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 542 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 543 '%mul_ln90_39 = mul i64 %zext_ln90_36, i64 %zext_ln90_29'
ST_4 : Operation 543 [1/1] (2.10ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln90_36, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 543 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_38)   --->   "%select_ln90_48 = select i1 %icmp_ln90_42, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 544 'select' 'select_ln90_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_38 = and i64 %mul_ln90_38, i64 %select_ln90_48" [d5.cpp:90]   --->   Operation 545 'and' 'and_ln90_38' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_39)   --->   "%select_ln90_49 = select i1 %icmp_ln90_24, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 546 'select' 'select_ln90_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_39 = and i64 %mul_ln90_39, i64 %select_ln90_49" [d5.cpp:90]   --->   Operation 547 'and' 'and_ln90_39' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_34 = add i64 %and_ln90_35, i64 %and_ln90_36" [d5.cpp:90]   --->   Operation 548 'add' 'add_ln90_34' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_35 = add i64 %and_ln90_37, i64 %and_ln90_38" [d5.cpp:90]   --->   Operation 549 'add' 'add_ln90_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 550 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_36 = add i64 %add_ln90_35, i64 %and_ln90_39" [d5.cpp:90]   --->   Operation 550 'add' 'add_ln90_36' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_37 = add i64 %add_ln90_36, i64 %add_ln90_34" [d5.cpp:90]   --->   Operation 551 'add' 'add_ln90_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_59 = add i64 %arr_37_load_1, i64 %add_ln90_37" [d5.cpp:90]   --->   Operation 552 'add' 'arr_59' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 553 [1/1] (0.48ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_41" [d5.cpp:90]   --->   Operation 553 'mux' 'tmp_60' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln90_60 = zext i32 %tmp_60" [d5.cpp:90]   --->   Operation 554 'zext' 'zext_ln90_60' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 555 '%mul_ln90_40 = mul i64 %zext_ln90_24, i64 %zext_ln90_15'
ST_4 : Operation 555 [1/1] (2.10ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln90_24, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 555 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 556 '%mul_ln90_41 = mul i64 %zext_ln90_49, i64 %zext_ln90_42'
ST_4 : Operation 556 [1/1] (2.10ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln90_49, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 556 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_39)   --->   "%select_ln90_50 = select i1 %icmp_ln90_17, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 557 'select' 'select_ln90_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_39)   --->   "%and_ln90_40 = and i64 %mul_ln90_40, i64 %select_ln90_50" [d5.cpp:90]   --->   Operation 558 'and' 'and_ln90_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_41)   --->   "%select_ln90_51 = select i1 %icmp_ln90_34, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 559 'select' 'select_ln90_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_41 = and i64 %mul_ln90_41, i64 %select_ln90_51" [d5.cpp:90]   --->   Operation 560 'and' 'and_ln90_41' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 561 '%mul_ln90_42 = mul i64 %zext_ln90_10, i64 %zext_ln90'
ST_4 : Operation 561 [1/1] (2.10ns)   --->   "%mul_ln90_42 = mul i64 %zext_ln90_10, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 561 'mul' 'mul_ln90_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 562 '%mul_ln90_43 = mul i64 %zext_ln90_60, i64 %zext_ln90_54'
ST_4 : Operation 562 [1/1] (2.10ns)   --->   "%mul_ln90_43 = mul i64 %zext_ln90_60, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 562 'mul' 'mul_ln90_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 563 '%mul_ln90_44 = mul i64 %zext_ln90_37, i64 %zext_ln90_29'
ST_4 : Operation 563 [1/1] (2.10ns)   --->   "%mul_ln90_44 = mul i64 %zext_ln90_37, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 563 'mul' 'mul_ln90_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_42)   --->   "%select_ln90_52 = select i1 %icmp_ln90_43, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 564 'select' 'select_ln90_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_42 = and i64 %mul_ln90_43, i64 %select_ln90_52" [d5.cpp:90]   --->   Operation 565 'and' 'and_ln90_42' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_43)   --->   "%select_ln90_53 = select i1 %icmp_ln90_25, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 566 'select' 'select_ln90_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_43 = and i64 %mul_ln90_44, i64 %select_ln90_53" [d5.cpp:90]   --->   Operation 567 'and' 'and_ln90_43' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_39 = add i64 %mul_ln90_42, i64 %and_ln90_40" [d5.cpp:90]   --->   Operation 568 'add' 'add_ln90_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_40 = add i64 %and_ln90_41, i64 %and_ln90_42" [d5.cpp:90]   --->   Operation 569 'add' 'add_ln90_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 570 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_41 = add i64 %add_ln90_40, i64 %and_ln90_43" [d5.cpp:90]   --->   Operation 570 'add' 'add_ln90_41' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_42 = add i64 %add_ln90_41, i64 %add_ln90_39" [d5.cpp:90]   --->   Operation 571 'add' 'add_ln90_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 572 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_60 = add i64 %arr_38_load_1, i64 %add_ln90_42" [d5.cpp:90]   --->   Operation 572 'add' 'arr_60' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [1/1] (0.48ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_42" [d5.cpp:90]   --->   Operation 573 'mux' 'tmp_61' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln90_61 = zext i32 %tmp_61" [d5.cpp:90]   --->   Operation 574 'zext' 'zext_ln90_61' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 575 '%mul_ln90_45 = mul i64 %zext_ln90_38, i64 %zext_ln90_29'
ST_4 : Operation 575 [1/1] (2.10ns)   --->   "%mul_ln90_45 = mul i64 %zext_ln90_38, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 575 'mul' 'mul_ln90_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_44)   --->   "%select_ln90_54 = select i1 %icmp_ln90_26, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 576 'select' 'select_ln90_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_44 = and i64 %mul_ln90_45, i64 %select_ln90_54" [d5.cpp:90]   --->   Operation 577 'and' 'and_ln90_44' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 578 '%mul_ln90_46 = mul i64 %zext_ln90_11, i64 %zext_ln90'
ST_4 : Operation 578 [1/1] (2.10ns)   --->   "%mul_ln90_46 = mul i64 %zext_ln90_11, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 578 'mul' 'mul_ln90_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 579 '%mul_ln90_47 = mul i64 %zext_ln90_25, i64 %zext_ln90_15'
ST_4 : Operation 579 [1/1] (2.10ns)   --->   "%mul_ln90_47 = mul i64 %zext_ln90_25, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 579 'mul' 'mul_ln90_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 580 '%mul_ln90_48 = mul i64 %zext_ln90_61, i64 %zext_ln90_54'
ST_4 : Operation 580 [1/1] (2.10ns)   --->   "%mul_ln90_48 = mul i64 %zext_ln90_61, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 580 'mul' 'mul_ln90_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 581 '%mul_ln90_49 = mul i64 %zext_ln90_50, i64 %zext_ln90_42'
ST_4 : Operation 581 [1/1] (2.10ns)   --->   "%mul_ln90_49 = mul i64 %zext_ln90_50, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 581 'mul' 'mul_ln90_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_45)   --->   "%select_ln90_55 = select i1 %icmp_ln90_44, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 582 'select' 'select_ln90_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_45 = and i64 %mul_ln90_48, i64 %select_ln90_55" [d5.cpp:90]   --->   Operation 583 'and' 'and_ln90_45' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_46)   --->   "%select_ln90_56 = select i1 %icmp_ln90_35, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 584 'select' 'select_ln90_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_46 = and i64 %mul_ln90_49, i64 %select_ln90_56" [d5.cpp:90]   --->   Operation 585 'and' 'and_ln90_46' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln90_44 = add i64 %mul_ln90_46, i64 %mul_ln90_47" [d5.cpp:90]   --->   Operation 586 'add' 'add_ln90_44' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_45 = add i64 %and_ln90_46, i64 %and_ln90_45" [d5.cpp:90]   --->   Operation 587 'add' 'add_ln90_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 588 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_46 = add i64 %add_ln90_45, i64 %and_ln90_44" [d5.cpp:90]   --->   Operation 588 'add' 'add_ln90_46' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_47 = add i64 %add_ln90_46, i64 %add_ln90_44" [d5.cpp:90]   --->   Operation 589 'add' 'add_ln90_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 590 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_61 = add i64 %arr_39_load_1, i64 %add_ln90_47" [d5.cpp:90]   --->   Operation 590 'add' 'arr_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 591 [1/1] (0.48ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_15" [d5.cpp:90]   --->   Operation 591 'mux' 'tmp_62' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln90_62 = zext i32 %tmp_62" [d5.cpp:90]   --->   Operation 592 'zext' 'zext_ln90_62' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 593 '%mul_ln90_50 = mul i64 %zext_ln90_26, i64 %zext_ln90_15'
ST_4 : Operation 593 [1/1] (2.10ns)   --->   "%mul_ln90_50 = mul i64 %zext_ln90_26, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 593 'mul' 'mul_ln90_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 594 '%mul_ln90_51 = mul i64 %zext_ln90_39, i64 %zext_ln90_29'
ST_4 : Operation 594 [1/1] (2.10ns)   --->   "%mul_ln90_51 = mul i64 %zext_ln90_39, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 594 'mul' 'mul_ln90_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 595 '%mul_ln90_52 = mul i64 %zext_ln90_12, i64 %zext_ln90'
ST_4 : Operation 595 [1/1] (2.10ns)   --->   "%mul_ln90_52 = mul i64 %zext_ln90_12, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 595 'mul' 'mul_ln90_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 596 '%mul_ln90_53 = mul i64 %zext_ln90_62, i64 %zext_ln90_54'
ST_4 : Operation 596 [1/1] (2.10ns)   --->   "%mul_ln90_53 = mul i64 %zext_ln90_62, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 596 'mul' 'mul_ln90_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 597 '%mul_ln90_54 = mul i64 %zext_ln90_51, i64 %zext_ln90_42'
ST_4 : Operation 597 [1/1] (2.10ns)   --->   "%mul_ln90_54 = mul i64 %zext_ln90_51, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 597 'mul' 'mul_ln90_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_47)   --->   "%select_ln90_57 = select i1 %icmp_ln90_45, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 598 'select' 'select_ln90_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_47 = and i64 %mul_ln90_53, i64 %select_ln90_57" [d5.cpp:90]   --->   Operation 599 'and' 'and_ln90_47' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_48)   --->   "%select_ln90_58 = select i1 %icmp_ln90_36, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 600 'select' 'select_ln90_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_48 = and i64 %mul_ln90_54, i64 %select_ln90_58" [d5.cpp:90]   --->   Operation 601 'and' 'and_ln90_48' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (1.08ns)   --->   "%add_ln90_49 = add i64 %mul_ln90_52, i64 %mul_ln90_50" [d5.cpp:90]   --->   Operation 602 'add' 'add_ln90_49' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_50 = add i64 %and_ln90_48, i64 %and_ln90_47" [d5.cpp:90]   --->   Operation 603 'add' 'add_ln90_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 604 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_51 = add i64 %add_ln90_50, i64 %mul_ln90_51" [d5.cpp:90]   --->   Operation 604 'add' 'add_ln90_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_52 = add i64 %add_ln90_51, i64 %add_ln90_49" [d5.cpp:90]   --->   Operation 605 'add' 'add_ln90_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 606 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_62 = add i64 %arr_40_load_1, i64 %add_ln90_52" [d5.cpp:90]   --->   Operation 606 'add' 'arr_62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 607 [1/1] (0.48ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_16" [d5.cpp:90]   --->   Operation 607 'mux' 'tmp_63' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln90_63 = zext i32 %tmp_63" [d5.cpp:90]   --->   Operation 608 'zext' 'zext_ln90_63' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 609 '%mul_ln90_55 = mul i64 %zext_ln90_13, i64 %zext_ln90'
ST_4 : Operation 609 [1/1] (2.10ns)   --->   "%mul_ln90_55 = mul i64 %zext_ln90_13, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 609 'mul' 'mul_ln90_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 610 '%mul_ln90_56 = mul i64 %zext_ln90_27, i64 %zext_ln90_15'
ST_4 : Operation 610 [1/1] (2.10ns)   --->   "%mul_ln90_56 = mul i64 %zext_ln90_27, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 610 'mul' 'mul_ln90_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 611 '%mul_ln90_57 = mul i64 %zext_ln90_52, i64 %zext_ln90_42'
ST_4 : Operation 611 [1/1] (2.10ns)   --->   "%mul_ln90_57 = mul i64 %zext_ln90_52, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 611 'mul' 'mul_ln90_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 612 '%mul_ln90_58 = mul i64 %zext_ln90_63, i64 %zext_ln90_54'
ST_4 : Operation 612 [1/1] (2.10ns)   --->   "%mul_ln90_58 = mul i64 %zext_ln90_63, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 612 'mul' 'mul_ln90_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_49)   --->   "%select_ln90_59 = select i1 %icmp_ln90_46, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 613 'select' 'select_ln90_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_49 = and i64 %mul_ln90_58, i64 %select_ln90_59" [d5.cpp:90]   --->   Operation 614 'and' 'and_ln90_49' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 615 '%mul_ln90_59 = mul i64 %zext_ln90_40, i64 %zext_ln90_29'
ST_4 : Operation 615 [1/1] (2.10ns)   --->   "%mul_ln90_59 = mul i64 %zext_ln90_40, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 615 'mul' 'mul_ln90_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (1.08ns)   --->   "%add_ln90_54 = add i64 %mul_ln90_55, i64 %mul_ln90_56" [d5.cpp:90]   --->   Operation 616 'add' 'add_ln90_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_55 = add i64 %mul_ln90_57, i64 %and_ln90_49" [d5.cpp:90]   --->   Operation 617 'add' 'add_ln90_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_56 = add i64 %add_ln90_55, i64 %mul_ln90_59" [d5.cpp:90]   --->   Operation 618 'add' 'add_ln90_56' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_57 = add i64 %add_ln90_56, i64 %add_ln90_54" [d5.cpp:90]   --->   Operation 619 'add' 'add_ln90_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 620 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_63 = add i64 %arr_41_load_1, i64 %add_ln90_57" [d5.cpp:90]   --->   Operation 620 'add' 'arr_63' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln91_32 = zext i1 %icmp_ln90_46" [d5.cpp:91]   --->   Operation 621 'zext' 'zext_ln91_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.79ns)   --->   "%sub_ln35_17 = sub i4 %sub_ln35_16, i4 %zext_ln91_32" [d5.cpp:35]   --->   Operation 622 'sub' 'sub_ln35_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (0.48ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_17" [d5.cpp:90]   --->   Operation 623 'mux' 'tmp_64' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln90_64 = zext i32 %tmp_64" [d5.cpp:90]   --->   Operation 624 'zext' 'zext_ln90_64' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 625 '%mul_ln90_60 = mul i64 %zext_ln90_14, i64 %zext_ln90'
ST_4 : Operation 625 [1/1] (2.10ns)   --->   "%mul_ln90_60 = mul i64 %zext_ln90_14, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 625 'mul' 'mul_ln90_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 626 '%mul_ln90_61 = mul i64 %zext_ln90_28, i64 %zext_ln90_15'
ST_4 : Operation 626 [1/1] (2.10ns)   --->   "%mul_ln90_61 = mul i64 %zext_ln90_28, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 626 'mul' 'mul_ln90_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 627 '%mul_ln90_62 = mul i64 %zext_ln90_53, i64 %zext_ln90_42'
ST_4 : Operation 627 [1/1] (2.10ns)   --->   "%mul_ln90_62 = mul i64 %zext_ln90_53, i64 %zext_ln90_42" [d5.cpp:90]   --->   Operation 627 'mul' 'mul_ln90_62' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 628 '%mul_ln90_63 = mul i64 %zext_ln90_64, i64 %zext_ln90_54'
ST_4 : Operation 628 [1/1] (2.10ns)   --->   "%mul_ln90_63 = mul i64 %zext_ln90_64, i64 %zext_ln90_54" [d5.cpp:90]   --->   Operation 628 'mul' 'mul_ln90_63' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 629 '%mul_ln90_64 = mul i64 %zext_ln90_41, i64 %zext_ln90_29'
ST_4 : Operation 629 [1/1] (2.10ns)   --->   "%mul_ln90_64 = mul i64 %zext_ln90_41, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 629 'mul' 'mul_ln90_64' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (1.08ns)   --->   "%add_ln90_59 = add i64 %mul_ln90_60, i64 %mul_ln90_61" [d5.cpp:90]   --->   Operation 630 'add' 'add_ln90_59' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_60 = add i64 %mul_ln90_62, i64 %mul_ln90_63" [d5.cpp:90]   --->   Operation 631 'add' 'add_ln90_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 632 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_61 = add i64 %add_ln90_60, i64 %mul_ln90_64" [d5.cpp:90]   --->   Operation 632 'add' 'add_ln90_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_62 = add i64 %add_ln90_61, i64 %add_ln90_59" [d5.cpp:90]   --->   Operation 633 'add' 'add_ln90_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_64 = add i64 %arr_42_load_1, i64 %add_ln90_62" [d5.cpp:90]   --->   Operation 634 'add' 'arr_64' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_64, i64 %arr_42" [d5.cpp:77]   --->   Operation 635 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 636 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_63, i64 %arr_41" [d5.cpp:77]   --->   Operation 636 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 637 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_62, i64 %arr_40" [d5.cpp:77]   --->   Operation 637 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 638 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_61, i64 %arr_39" [d5.cpp:77]   --->   Operation 638 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 639 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_60, i64 %arr_38" [d5.cpp:77]   --->   Operation 639 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 640 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_59, i64 %arr_37" [d5.cpp:77]   --->   Operation 640 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 641 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_58, i64 %arr_36" [d5.cpp:77]   --->   Operation 641 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 642 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_57, i64 %arr_35" [d5.cpp:77]   --->   Operation 642 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 643 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_56, i64 %arr_34" [d5.cpp:77]   --->   Operation 643 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 644 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_55, i64 %arr_33" [d5.cpp:77]   --->   Operation 644 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 645 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_54, i64 %arr_32" [d5.cpp:77]   --->   Operation 645 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 646 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_53, i64 %arr_31" [d5.cpp:77]   --->   Operation 646 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 647 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_52, i64 %arr_30" [d5.cpp:77]   --->   Operation 647 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 648 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %arr_44, i64 %arr_29" [d5.cpp:77]   --->   Operation 648 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc167.4.4" [d5.cpp:77]   --->   Operation 649 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [76]  (0.000 ns)
	'store' operation ('store_ln0') of constant 15 on local variable 'i' [123]  (0.427 ns)

 <State 2>: 5.421ns
The critical path consists of the following:
	'load' operation ('i', d5.cpp:91) on local variable 'i' [141]  (0.000 ns)
	'mux' operation ('tmp_7', d5.cpp:90) [165]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln90', d5.cpp:90) [168]  (2.102 ns)
	'and' operation ('and_ln90', d5.cpp:90) [171]  (0.000 ns)
	'add' operation ('arr', d5.cpp:90) [172]  (1.085 ns)
	'store' operation ('store_ln77', d5.cpp:77) of variable 'arr', d5.cpp:90 on local variable 'arr' [705]  (0.427 ns)

 <State 3>: 6.675ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln90_9', d5.cpp:90) [234]  (0.797 ns)
	'select' operation ('select_ln90_9', d5.cpp:90) [243]  (0.000 ns)
	'sub' operation ('sub_ln35_21', d5.cpp:35) [248]  (0.548 ns)
	'sub' operation ('sub_ln35_22', d5.cpp:35) [254]  (0.673 ns)
	'sub' operation ('sub_ln35_23', d5.cpp:35) [260]  (0.673 ns)
	'sub' operation ('sub_ln35_24', d5.cpp:35) [265]  (0.797 ns)
	'sub' operation ('sub_ln35_25', d5.cpp:35) [270]  (0.797 ns)
	'sub' operation ('sub_ln35_26', d5.cpp:35) [275]  (0.797 ns)
	'sub' operation ('sub_ln35_6', d5.cpp:35) [280]  (0.797 ns)
	'sub' operation ('sub_ln35_7', d5.cpp:35) [285]  (0.797 ns)

 <State 4>: 7.037ns
The critical path consists of the following:
	'sub' operation ('sub_ln35_5', d5.cpp:35) [221]  (0.797 ns)
	'mux' operation ('tmp_18', d5.cpp:90) [230]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln90_60', d5.cpp:90) [679]  (2.102 ns)
	'add' operation ('add_ln90_59', d5.cpp:90) [684]  (1.085 ns)
	'add' operation ('add_ln90_62', d5.cpp:90) [687]  (0.000 ns)
	'add' operation ('arr', d5.cpp:90) [688]  (0.819 ns)
	'store' operation ('store_ln77', d5.cpp:77) of variable 'arr', d5.cpp:90 on local variable 'arr' [691]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
