# do LogicalStep_Lab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:40 on Jul 31,2020
# vcom -work work LogicalStep_Lab4_top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity LogicalStep_Lab4_top
# -- Compiling architecture structure of LogicalStep_Lab4_top
# End time: 18:19:40 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:40 on Jul 31,2020
# vcom -work work Waveform2.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalStep_Lab4_top_vhd_vec_tst
# -- Compiling architecture LogicalStep_Lab4_top_arch of LogicalStep_Lab4_top_vhd_vec_tst
# End time: 18:19:41 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.LogicalStep_Lab4_top_vhd_vec_tst 
# Start time: 18:19:41 on Jul 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.logicalstep_lab4_top_vhd_vec_tst(logicalstep_lab4_top_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.logicalstep_lab4_top(structure)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 11189 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33
# End time: 18:19:41 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
