

================================================================
== Vivado HLS Report for 'softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s'
================================================================
* Date:           Sun Apr 14 17:00:36 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.356|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  104|  104|  104|  104|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+-----+-----+-----+-----+---------+
        |                                                                          |                                                                |  Latency  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                             | min | max | min | max |   Type  |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+-----+-----+-----+-----+---------+
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_24  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s  |  103|  103|  103|  103|   none  |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      1|     430|     945|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      24|
|Register         |        -|      -|       4|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      1|     434|     971|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+-----+
    |                                 Instance                                 |                             Module                             | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+-----+
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_24  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s  |        2|      1|  430|  945|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+-----+
    |Total                                                                     |                                                                |        2|      1|  430|  945|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                         | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                              |  2|   0|    2|          0|
    |ap_done_reg                                                                            |  1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                  |  4|   0|    4|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_done            | out |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> | return value |
|data_0_V_address0  | out |    1|  ap_memory |                                    data_0_V                                   |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                    data_0_V                                   |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                    data_0_V                                   |     array    |
|data_0_V_address1  | out |    1|  ap_memory |                                    data_0_V                                   |     array    |
|data_0_V_ce1       | out |    1|  ap_memory |                                    data_0_V                                   |     array    |
|data_0_V_q1        |  in |   16|  ap_memory |                                    data_0_V                                   |     array    |
|data_1_V_address0  | out |    1|  ap_memory |                                    data_1_V                                   |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                    data_1_V                                   |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                    data_1_V                                   |     array    |
|data_1_V_address1  | out |    1|  ap_memory |                                    data_1_V                                   |     array    |
|data_1_V_ce1       | out |    1|  ap_memory |                                    data_1_V                                   |     array    |
|data_1_V_q1        |  in |   16|  ap_memory |                                    data_1_V                                   |     array    |
|data_2_V_address0  | out |    1|  ap_memory |                                    data_2_V                                   |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                    data_2_V                                   |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                    data_2_V                                   |     array    |
|data_2_V_address1  | out |    1|  ap_memory |                                    data_2_V                                   |     array    |
|data_2_V_ce1       | out |    1|  ap_memory |                                    data_2_V                                   |     array    |
|data_2_V_q1        |  in |   16|  ap_memory |                                    data_2_V                                   |     array    |
|res_0_V            | out |   16|   ap_vld   |                                    res_0_V                                    |    pointer   |
|res_0_V_ap_vld     | out |    1|   ap_vld   |                                    res_0_V                                    |    pointer   |
|res_1_V            | out |   16|   ap_vld   |                                    res_1_V                                    |    pointer   |
|res_1_V_ap_vld     | out |    1|   ap_vld   |                                    res_1_V                                    |    pointer   |
|res_2_V            | out |   16|   ap_vld   |                                    res_2_V                                    |    pointer   |
|res_2_V_ap_vld     | out |    1|   ap_vld   |                                    res_2_V                                    |    pointer   |
|res_3_V            | out |   16|   ap_vld   |                                    res_3_V                                    |    pointer   |
|res_3_V_ap_vld     | out |    1|   ap_vld   |                                    res_3_V                                    |    pointer   |
|res_4_V            | out |   16|   ap_vld   |                                    res_4_V                                    |    pointer   |
|res_4_V_ap_vld     | out |    1|   ap_vld   |                                    res_4_V                                    |    pointer   |
|res_5_V            | out |   16|   ap_vld   |                                    res_5_V                                    |    pointer   |
|res_5_V_ap_vld     | out |    1|   ap_vld   |                                    res_5_V                                    |    pointer   |
+-------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>"([2 x i16]* %data_0_V, [2 x i16]* %data_1_V, [2 x i16]* %data_2_V, i16* %res_0_V, i16* %res_1_V, i16* %res_2_V, i16* %res_3_V, i16* %res_4_V, i16* %res_5_V)" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/2] (0.00ns)   --->   "call fastcc void @"softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>"([2 x i16]* %data_0_V, [2 x i16]* %data_1_V, [2 x i16]* %data_2_V, i16* %res_0_V, i16* %res_1_V, i16* %res_2_V, i16* %res_3_V, i16* %res_4_V, i16* %res_5_V)" [firmware/nnet_utils/nnet_activation.h:386]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:395]   --->   Operation 5 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4 (call) [ 000]
StgValue_5 (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="exp_table1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="invert_table2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="0" index="2" bw="16" slack="0"/>
<pin id="28" dir="0" index="3" bw="16" slack="0"/>
<pin id="29" dir="0" index="4" bw="16" slack="0"/>
<pin id="30" dir="0" index="5" bw="16" slack="0"/>
<pin id="31" dir="0" index="6" bw="16" slack="0"/>
<pin id="32" dir="0" index="7" bw="16" slack="0"/>
<pin id="33" dir="0" index="8" bw="16" slack="0"/>
<pin id="34" dir="0" index="9" bw="16" slack="0"/>
<pin id="35" dir="0" index="10" bw="17" slack="0"/>
<pin id="36" dir="0" index="11" bw="18" slack="0"/>
<pin id="37" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="22" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="24" pin=4"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="24" pin=5"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="24" pin=6"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="24" pin=7"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="24" pin=8"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="24" pin=9"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="24" pin=10"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="24" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {1 2 }
	Port: res_1_V | {1 2 }
	Port: res_2_V | {1 2 }
	Port: res_3_V | {1 2 }
	Port: res_4_V | {1 2 }
	Port: res_5_V | {1 2 }
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : data_0_V | {1 2 }
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : data_1_V | {1 2 }
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : data_2_V | {1 2 }
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_0_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_1_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_2_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_3_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_4_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : res_5_V | {}
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : exp_table1 | {1 2 }
	Port: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> : invert_table2 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                              Functional Unit                             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_fu_24 |    0    |    1    | 23.8019 |   606   |   858   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                          |    0    |    1    | 23.8019 |   606   |   858   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   23   |   606  |   858  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   23   |   606  |   858  |
+-----------+--------+--------+--------+--------+--------+
