#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun 14 15:05:36 2024
# Process ID: 2928
# Current directory: E:/Vivado_Project/General_Purpose_RF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3944 E:\Vivado_Project\General_Purpose_RF\General_Purpose_RF.xpr
# Log file: E:/Vivado_Project/General_Purpose_RF/vivado.log
# Journal file: E:/Vivado_Project/General_Purpose_RF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 772.895 ; gain = 65.727
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2L
Top: General_Purpose_RF
ERROR: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v:61]
ERROR: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v:64]
Failed to read verilog 'E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2L
Top: General_Purpose_RF
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 932.910 ; gain = 1.699
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2L
Top: General_Purpose_RF
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 942.309 ; gain = 9.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'General_Purpose_RF' [E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v:23]
INFO: [Synth 8-256] done synthesizing module 'General_Purpose_RF' (1#1) [E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 992.801 ; gain = 59.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 992.801 ; gain = 59.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.430 ; gain = 466.520
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.430 ; gain = 466.520
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_RF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.srcs/sim_1/new/test_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RF
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1399.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 908498a4e29741e59e4d2fdc29f3a925 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_RF_behav xil_defaultlib.test_RF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.test_RF
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RF_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.sim/sim_1/behav/xsim/xsim.dir/test_RF_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 14 15:31:06 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/General_Purpose_RF/General_Purpose_RF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_RF_behav -key {Behavioral:sim_1:Functional:test_RF} -tclbatch {test_RF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_RF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_RF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1399.430 ; gain = 0.000
save_wave_config {E:/Vivado_Project/General_Purpose_RF/test_RF_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Vivado_Project/General_Purpose_RF/test_RF_behav.wcfg
set_property xsim.view E:/Vivado_Project/General_Purpose_RF/test_RF_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.988 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 16:02:28 2024...
