# HC_SR04_interface
An ultrasound sensor interface with VHDL. The FPGA board is DE10-Lite with Altera MAX10 chip with 50K LEs. The.vhd files contains the vdhl code for the diffrent components of the construction and the .sdc file contains timing constraint parameters
