Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 01:49:25 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 draw_characters/in_sprite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tmds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 2.365ns (23.441%)  route 7.724ns (76.559%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 11.921 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=904, estimated)      1.617    -0.973    draw_characters/clk_pixel
    SLICE_X4Y25          FDRE                                         r  draw_characters/in_sprite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  draw_characters/in_sprite_reg[5]/Q
                         net (fo=30, estimated)       1.674     1.157    draw_characters/p_0_in
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.146     1.303 r  draw_characters/tally[2]_i_7/O
                         net (fo=23, estimated)       1.006     2.309    draw_characters/character_pallete/tally_reg[2]_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.328     2.637 f  draw_characters/character_pallete/tmds_out[6]_i_3__1/O
                         net (fo=4, estimated)        0.667     3.304    draw_characters/character_pallete/BRAM_reg_8
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.150     3.454 r  draw_characters/character_pallete/tmds_out[8]_i_2__0/O
                         net (fo=23, estimated)       0.786     4.240    draw_characters/character_pallete/BRAM_reg_2
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.328     4.568 f  draw_characters/character_pallete/tally[3]_i_11/O
                         net (fo=13, estimated)       1.037     5.605    draw_characters/character_pallete/tally[3]_i_11_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.152     5.757 r  draw_characters/character_pallete/tally[4]_i_12/O
                         net (fo=1, estimated)        0.503     6.260    tmds_blue/tmds_out_reg[3]_4
    SLICE_X4Y11          LUT6 (Prop_lut6_I2_O)        0.326     6.586 r  tmds_blue/tally[4]_i_3__0/O
                         net (fo=8, estimated)        0.600     7.186    tmds_blue/tally_reg[4]_1
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.119     7.305 r  tmds_blue/tmds_out[9]_i_2/O
                         net (fo=6, estimated)        0.979     8.284    mvg/tmds_out_reg[9]
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.360     8.644 r  mvg/tmds_out[9]_i_1/O
                         net (fo=1, estimated)        0.472     9.116    tmds_blue/tmds_out_reg[9]_0[4]
    SLICE_X0Y15          FDRE                                         r  tmds_blue/tmds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=904, estimated)      1.516    11.921    tmds_blue/clk_pixel
    SLICE_X0Y15          FDRE                                         r  tmds_blue/tmds_out_reg[9]/C
                         clock pessimism              0.553    12.473    
                         clock uncertainty           -0.168    12.305    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)       -0.264    12.041    tmds_blue/tmds_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  2.925    




