/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [4:0] _05_;
  wire [2:0] _06_;
  wire [23:0] _07_;
  wire [3:0] _08_;
  reg [22:0] _09_;
  reg [12:0] _10_;
  wire [10:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire [34:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire [17:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire [19:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [14:0] celloutsig_0_59z;
  wire [11:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_60z;
  wire [26:0] celloutsig_0_62z;
  wire [14:0] celloutsig_0_66z;
  wire [12:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_97z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [26:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_97z = celloutsig_0_74z ? celloutsig_0_59z[4] : celloutsig_0_80z;
  assign celloutsig_1_5z = _02_ ? celloutsig_1_4z : _01_;
  assign celloutsig_1_19z = in_data[132] ? celloutsig_1_16z : _03_;
  assign celloutsig_0_17z = ~(celloutsig_0_9z[1] & celloutsig_0_12z[0]);
  assign celloutsig_0_0z = ~in_data[38];
  assign celloutsig_0_13z = ~celloutsig_0_28z;
  assign celloutsig_0_29z = ~celloutsig_0_10z;
  assign celloutsig_0_7z = celloutsig_0_3z[12] | celloutsig_0_3z[15];
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_9z[2];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= celloutsig_0_3z[11:7];
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_4z[13:12], celloutsig_0_47z };
  assign out_data[2:0] = _22_;
  reg [2:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 3'h0;
    else _23_ <= in_data[151:149];
  assign { _01_, _06_[1:0] } = _23_;
  reg [23:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 24'h000000;
    else _24_ <= { in_data[163:155], celloutsig_1_1z, _01_, _06_[1:0], _01_, _06_[1:0], _01_, _06_[1:0], _01_, _06_[1:0], celloutsig_1_1z, celloutsig_1_1z };
  assign { _07_[23:17], _03_, _07_[15:14], _02_, _07_[12:0] } = _24_;
  reg [3:0] _25_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 4'h0;
    else _25_ <= celloutsig_0_6z[7:4];
  assign { _08_[3:1], _04_ } = _25_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 23'h000000;
    else _09_ <= { in_data[71:67], _08_[3:1], _04_, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_15z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 13'h0000;
    else _10_ <= { _09_[15:4], celloutsig_0_19z };
  reg [10:0] _28_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 11'h000;
    else _28_ <= celloutsig_0_3z[10:0];
  assign { _11_[10:1], _00_ } = _28_;
  assign celloutsig_1_7z = { _03_, _07_[15:14], _01_, _06_[1:0] } & in_data[181:176];
  assign celloutsig_0_3z = { in_data[86:79], celloutsig_0_2z } & { in_data[60:54], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_41z = celloutsig_0_35z[6:0] / { 1'h1, celloutsig_0_25z[21:16] };
  assign celloutsig_0_58z = 8'hff / { 1'h1, celloutsig_0_52z[2:1], celloutsig_0_52z };
  assign celloutsig_0_62z = { celloutsig_0_57z[17:4], celloutsig_0_41z, celloutsig_0_12z } / { 1'h1, celloutsig_0_57z[3:0], celloutsig_0_60z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[135:132] / { 1'h1, in_data[117:115] };
  assign celloutsig_0_12z = in_data[81:76] / { 1'h1, celloutsig_0_3z[6:3], celloutsig_0_10z };
  assign celloutsig_0_1z = { in_data[88:65], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[62:37], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[1:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z } >= { _07_[10:2], celloutsig_1_17z };
  assign celloutsig_0_18z = { in_data[73:71], celloutsig_0_16z } >= { celloutsig_0_5z[4:3], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_24z = { in_data[44:37], celloutsig_0_6z } >= { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_56z = celloutsig_0_3z[6:3] > celloutsig_0_32z[4:1];
  assign celloutsig_0_74z = celloutsig_0_62z[22:6] > { _05_[2], celloutsig_0_39z, celloutsig_0_72z };
  assign celloutsig_1_4z = { _07_[10:5], celloutsig_1_0z } > in_data[139:130];
  assign celloutsig_0_43z = { celloutsig_0_26z[5:1], celloutsig_0_18z } && { celloutsig_0_40z[5:1], celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_2z[4:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_6z[10:7] };
  assign celloutsig_0_5z = celloutsig_0_3z[14:3] % { 1'h1, celloutsig_0_4z[14:6], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_45z = celloutsig_0_37z[13:10] % { 2'h3, celloutsig_0_11z[0], celloutsig_0_19z };
  assign celloutsig_1_8z = { celloutsig_1_6z[9:6], celloutsig_1_5z } % { 1'h1, celloutsig_1_7z[4:1] };
  assign celloutsig_0_2z = { in_data[56:51], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[91:85] };
  assign celloutsig_0_23z = { in_data[60:59], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z } % { 1'h1, _10_[11:0], celloutsig_0_17z, celloutsig_0_13z, 3'h7, celloutsig_0_11z[0] };
  assign celloutsig_0_4z = ~ { in_data[71:63], celloutsig_0_2z };
  assign celloutsig_0_52z = ~ celloutsig_0_6z[5:1];
  assign celloutsig_0_6z = ~ celloutsig_0_3z[14:2];
  assign celloutsig_0_57z = ~ { celloutsig_0_46z[7:6], celloutsig_0_4z, celloutsig_0_34z };
  assign celloutsig_1_1z = | { in_data[132:117], celloutsig_1_0z };
  assign celloutsig_1_17z = | { _07_[2:1], celloutsig_1_5z };
  assign celloutsig_0_22z = | { celloutsig_0_2z[6:3], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_38z = _09_[18] & celloutsig_0_32z[2];
  assign celloutsig_0_47z = celloutsig_0_38z & celloutsig_0_5z[7];
  assign celloutsig_0_80z = celloutsig_0_6z[1] & celloutsig_0_41z[3];
  assign celloutsig_0_15z = celloutsig_0_0z & in_data[15];
  assign celloutsig_0_37z = { celloutsig_0_35z[8:1], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_19z } >> { celloutsig_0_33z[28:25], celloutsig_0_33z[32], celloutsig_0_33z[23:16], _08_[3:1], _04_, celloutsig_0_22z };
  assign celloutsig_0_59z = { celloutsig_0_40z[5:2], _11_[10:1], _00_ } >> { _11_[5:1], _00_, celloutsig_0_56z, celloutsig_0_13z, celloutsig_0_41z };
  assign celloutsig_0_9z = celloutsig_0_2z[7:4] >> in_data[58:55];
  assign celloutsig_0_35z = { celloutsig_0_4z[16:14], celloutsig_0_27z, _08_[3:1], _04_, celloutsig_0_0z } >>> { celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_0_46z = { in_data[41:26], celloutsig_0_7z } >>> celloutsig_0_25z[24:8];
  assign celloutsig_1_6z = { in_data[145:120], celloutsig_1_5z } >>> { in_data[139:131], celloutsig_1_0z, celloutsig_1_0z, _01_, _06_[1:0], _01_, _06_[1:0], celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_5z[6:0], celloutsig_0_18z } >>> { celloutsig_0_9z, _08_[3:1], _04_ };
  assign celloutsig_0_39z = { celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_27z } ~^ { _08_[3:1], _04_, celloutsig_0_9z };
  assign celloutsig_0_40z = celloutsig_0_39z[7:2] ~^ celloutsig_0_37z[15:10];
  assign celloutsig_0_60z = { celloutsig_0_57z[12:3], celloutsig_0_45z, celloutsig_0_41z } ~^ { celloutsig_0_39z[7:1], celloutsig_0_43z, celloutsig_0_52z, celloutsig_0_58z };
  assign celloutsig_0_66z = in_data[47:33] ~^ { celloutsig_0_59z[8:0], celloutsig_0_40z };
  assign celloutsig_0_72z = _09_[17:10] ~^ { celloutsig_0_66z[6:0], celloutsig_0_28z };
  assign celloutsig_0_25z = { celloutsig_0_9z[3:1], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_6z } ~^ { in_data[56:42], celloutsig_0_19z, celloutsig_0_9z, _08_[3:1], _04_, celloutsig_0_24z };
  assign celloutsig_0_34z = ~((celloutsig_0_7z & celloutsig_0_33z[6]) | celloutsig_0_17z);
  assign celloutsig_0_28z = ~((celloutsig_0_1z & celloutsig_0_2z[2]) | celloutsig_0_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z & _07_[18]) | _01_);
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_1z) | celloutsig_1_8z[4]);
  assign celloutsig_0_16z = ~((celloutsig_0_1z & celloutsig_0_2z[6]) | celloutsig_0_6z[10]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z & celloutsig_0_13z) | celloutsig_0_13z);
  assign celloutsig_0_27z = ~((celloutsig_0_3z[14] & celloutsig_0_0z) | celloutsig_0_15z);
  assign celloutsig_0_11z[0] = celloutsig_0_0z ~^ celloutsig_0_28z;
  assign { celloutsig_0_33z[30:26], celloutsig_0_33z[23:13], celloutsig_0_33z[25], celloutsig_0_33z[34], celloutsig_0_33z[31], celloutsig_0_33z[32], celloutsig_0_33z[0], celloutsig_0_33z[12:1], celloutsig_0_33z[33] } = ~ { celloutsig_0_32z, _11_[10:1], _00_, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_1z };
  assign _06_[2] = _01_;
  assign { _07_[16], _07_[13] } = { _03_, _02_ };
  assign _08_[0] = _04_;
  assign _11_[0] = _00_;
  assign celloutsig_0_11z[3:1] = 3'h7;
  assign celloutsig_0_33z[24] = celloutsig_0_33z[32];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z };
endmodule
