
---------- Begin Simulation Statistics ----------
final_tick                               4039132734876                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180118                       # Simulator instruction rate (inst/s)
host_mem_usage                              134385080                       # Number of bytes of host memory used
host_op_rate                                   204265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72153.01                       # Real time elapsed on the host
host_tick_rate                               42842432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12996041811                       # Number of instructions simulated
sim_ops                                   14738366580                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.091210                       # Number of seconds simulated
sim_ticks                                3091210463661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   213                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           75                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.711010                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       988459537                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1988411712                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3087041                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1795524628                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     57187517                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     57189450                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1933                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2169672559                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        72460946                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        3771747366                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3521893038                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3086033                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2137099801                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     599015166                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    125697380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    146141437                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  10996041810                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12467272160                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   7393564505                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.686233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.556018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4018104676     54.35%     54.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    949878637     12.85%     67.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    733202921      9.92%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    233787155      3.16%     80.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    179719547      2.43%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    389566508      5.27%     87.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    141235105      1.91%     89.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    149054790      2.02%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    599015166      8.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7393564505                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     71584493                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       11104161112                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2367742942                       # Number of loads committed
system.switch_cpus.commit.membars           153629371                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7738239575     62.07%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    434835908      3.49%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2367742942     18.99%     84.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1926453735     15.45%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12467272160                       # Class of committed instruction
system.switch_cpus.commit.refs             4294196677                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         468748950                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         10996041810                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12467272160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.674149                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.674149                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4818361321                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1019                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    982993718                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12647956560                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        644950605                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1600711576                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3197091                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3333                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     345754125                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2169672559                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1342438387                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            6065122314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        514123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            11198526968                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6396198                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.292686                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1344654215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1118108000                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.510666                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   7412974719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.716029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.820643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4869377277     65.69%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        294035936      3.97%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        281643555      3.80%     73.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        297344040      4.01%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        376146371      5.07%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        175216768      2.36%     84.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         62369240      0.84%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        238091383      3.21%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        818750149     11.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7412974719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      14                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4382007                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2148292746                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.726323                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4565076639                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1941887939                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        16365859                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2404904791                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    126134266                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       950498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1961658456                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12612360157                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2623188700                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3517445                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12797188605                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          26937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     328445981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3197091                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     331987431                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    331151328                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7959                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       196634                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    231137777                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     37161849                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     35204721                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       196634                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1244028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3137979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       12088179332                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12562744933                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600424                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        7258033759                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.694697                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12563371750                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15403314294                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      8884321258                       # number of integer regfile writes
system.switch_cpus.ipc                       1.483351                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.483351                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7799103655     60.93%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    434937624      3.40%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2623957724     20.50%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1942707044     15.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12800706050                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           205515508                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016055                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1010926      0.49%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         395560      0.19%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       97792011     47.58%     48.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     106317011     51.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12289661342                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  31826283154                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12086255357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12231008327                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12486225890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12800706050                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    126134267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    145087997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54920                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       436887                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    119610172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   7412974719                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.726797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.163844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3277052569     44.21%     44.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1286848082     17.36%     61.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    730885075      9.86%     71.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    570471253      7.70%     79.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    486147615      6.56%     85.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    436023002      5.88%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    290484521      3.92%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    207439353      2.80%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    127623249      1.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7412974719                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.726797                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      716560216                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1393674093                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    476489576                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    526636418                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    172948238                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    191782257                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2404904791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1961658456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     15489026685                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      502788666                       # number of misc regfile writes
system.switch_cpus.numCycles               7412974733                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       466537125                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   12718681075                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       40628047                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        806270194                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       52560619                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8411719                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   20481718940                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12625207330                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  12862562397                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1776978014                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      473295142                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3197091                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     867772961                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        143881316                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15243645658                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   3492219333                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    168478051                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2155379414                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    126134275                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    331599923                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          19407960167                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         25246266665                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        317199726                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       159353893                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26913604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     53827208                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           73                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           83                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                44                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      44    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  44                       # Request fanout histogram
system.membus.reqLayer0.occupancy              392363                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              359029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             416199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 4039132734876                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26912965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15985924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10927724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             639                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            31                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26912934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80740719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80740812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5491126272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5491134208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              75                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26913679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000273                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26913677    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26913679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49110396912                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56114799705                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data         1152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         4864                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           4864                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           38                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                38                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data          373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                  911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          1573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                1573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          1573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data          373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                2484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.023077919146                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             794111                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                58                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         22                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        38                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       44                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      76                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               8                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     19.04                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     1910534                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    220000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                2735534                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    43421.23                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               62171.23                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      25                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     26                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                56.82                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               34.21                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   44                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  76                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           50                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   129.280000                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.785563                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    45.695996                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95            5     10.00%     10.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159           43     86.00%     96.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            1      2.00%     98.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            1      2.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           50                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            14                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    12.428930                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.211103                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            19                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.949079                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.732051                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  2816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   3648                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   2816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                4864                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  11540055915                       # Total gap between requests
system.mem_ctrls0.avgGap                 192334265.25                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data         1152                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         3648                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 538.300455294552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 372.669545973152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1180.120228914980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           76                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1479968                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data      1255566                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 299204901707                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     56921.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     69753.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 3936906601.41                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   42.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              149940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               79695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy              99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    244016997120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     44588198130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1149475736640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1438081418085                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.216275                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2987970382052                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 103222080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     18001609                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              110055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             214200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    244016997120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     44592443490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1149473279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1438083392385                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.216914                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2987961057761                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 103222080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     27325900                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           4480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                35                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data          166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                  911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          1449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                1449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          1449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data          166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                2360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.023078540830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             794113                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                45                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         22                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        35                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       44                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      70                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     22.98                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                      980010                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                1805010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22272.95                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41022.95                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      26                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     22                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               31.43                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   44                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  70                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           43                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.441860                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.212674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    50.758674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            3      6.98%      6.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           37     86.05%     93.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            2      4.65%     97.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            1      2.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           43                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            20                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    19.899749                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.828427                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     23.500000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    23.494680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2816                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   3008                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2816                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                4480                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  11540041186                       # Total gap between requests
system.mem_ctrls1.avgGap                 202456862.91                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         3008                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 745.339091946303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 165.630909321401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 973.081592263229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           70                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1497510                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       307500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 161472171028                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41597.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 2306745300.40                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   42.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy              71400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            114840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    244016997120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     44587626420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1149477335520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1438082320260                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.216567                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2987971664663                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 103222080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     16718998                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              102465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             242760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    244016997120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     44587042740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1149477786720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1438082495085                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.216624                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2987972958732                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 103222080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     15424929                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     26913560                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26913560                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     26913560                       # number of overall hits
system.l2.overall_hits::total                26913560                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                     44                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           13                       # number of overall misses
system.l2.overall_misses::total                    44                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3087885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      1451994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          4539879                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3087885                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      1451994                       # number of overall miss cycles
system.l2.overall_miss_latency::total         4539879                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     26913573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26913604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     26913573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26913604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99609.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 111691.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103179.068182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99609.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 111691.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103179.068182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  73                       # number of writebacks
system.l2.writebacks::total                        73                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                44                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               44                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2822256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      1341138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4163394                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2822256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      1341138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4163394                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 91040.516129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 103164.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94622.590909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 91040.516129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 103164.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94622.590909                       # average overall mshr miss latency
system.l2.replacements                             75                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15985851                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15985851                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15985851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15985851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   639                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3087885                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3087885                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99609.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99609.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2822256                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2822256                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 91040.516129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91040.516129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     26912921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26912921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      1451994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1451994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     26912934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26912934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 111691.846154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111691.846154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1341138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1341138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 103164.461538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103164.461538                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    60711413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                  14555.601295                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.947696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4013.108550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.947696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    12.996057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 861235371                       # Number of tag accesses
system.l2.tags.data_accesses                861235371                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   3091210463661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1342438337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3344537988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1342438337                       # number of overall hits
system.cpu.icache.overall_hits::total      3344537988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4664979                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4664979                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4664979                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4664979                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1342438385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3344538862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1342438385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3344538862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 97187.062500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5337.504577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 97187.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5337.504577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3126666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3126666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3126666                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3126666                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 100860.193548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100860.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 100860.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100860.193548                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1342438337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3344537988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4664979                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4664979                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1342438385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3344538862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 97187.062500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5337.504577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3126666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3126666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 100860.193548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100860.193548                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.902773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3344538845                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               857                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3902612.421237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.218024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.684748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.037956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130437016475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130437016475                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3693720119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4405694957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3693720119                       # number of overall hits
system.cpu.dcache.overall_hits::total      4405694957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     59353097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       67364725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     59353097                       # number of overall misses
system.cpu.dcache.overall_misses::total      67364725                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 598552500900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 598552500900                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 598552500900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 598552500900                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3753073216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4473059682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3753073216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4473059682                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10084.604362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8885.251159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10084.604362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8885.251159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          343                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     22433095                       # number of writebacks
system.cpu.dcache.writebacks::total          22433095                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32439950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32439950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32439950                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32439950                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     26913147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     26913147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     26913147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     26913147                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 270674678733                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 270674678733                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 270674678733                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 270674678733                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006017                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10057.340330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10057.340330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10057.340330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10057.340330                       # average overall mshr miss latency
system.cpu.dcache.replacements               34926540                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1892966530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2275325663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     59350118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      63385651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 598517780229                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 598517780229                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1952316648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2338711314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10084.525531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9442.480605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     32437610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     32437610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     26912508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     26912508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 270667933341                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 270667933341                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10057.328486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10057.328486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1800753589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2130369294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3979074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     34720671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34720671                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1800756568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2134348368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11655.143001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     8.725817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2340                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2340                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6745392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6745392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10556.169014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10556.169014                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    125696963                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    145083144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          426                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2021                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5148282                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5148282                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    125697389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    145085165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12085.169014                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2547.393370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4792998                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4792998                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 11251.169014                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11251.169014                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    125697167                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    145084942                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    125697167                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    145084942                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4039132734876                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4730789839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          34926796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.448721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.641168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   155.358485                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.393130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.606869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      152458280044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     152458280044                       # Number of data accesses

---------- End Simulation Statistics   ----------
