//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_leaky_relu_native_group_norm_5 // -- Begin function triton_poi_fused_leaky_relu_native_group_norm_5
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_leaky_relu_native_group_norm_5
.visible .entry triton_poi_fused_leaky_relu_native_group_norm_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_leaky_relu_native_group_norm_5_param_5,
	.param .u32 triton_poi_fused_leaky_relu_native_group_norm_5_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<23>;
	.reg .b32 	%r<55>;
	.reg .f32 	%f<49>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd19, [triton_poi_fused_leaky_relu_native_group_norm_5_param_0];
	ld.param.u64 	%rd20, [triton_poi_fused_leaky_relu_native_group_norm_5_param_1];
$L__tmp0:
	.loc	1 21 28                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:21:33
	shl.b32 	%r38, %r1, 9;
	ld.param.u64 	%rd21, [triton_poi_fused_leaky_relu_native_group_norm_5_param_2];
	ld.param.u64 	%rd22, [triton_poi_fused_leaky_relu_native_group_norm_5_param_3];
	.loc	1 22 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:22:36
	mov.u32 	%r39, %tid.x;
	shl.b32 	%r40, %r39, 2;
	ld.param.u64 	%rd23, [triton_poi_fused_leaky_relu_native_group_norm_5_param_4];
	and.b32  	%r41, %r40, 508;
	ld.param.u64 	%rd24, [triton_poi_fused_leaky_relu_native_group_norm_5_param_5];
	.loc	1 22 23                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:22:23
	or.b32  	%r42, %r38, %r41;
	.loc	1 25 19                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:25:19
	bfe.s32 	%r43, %r1, 22, 1;
	shr.u32 	%r44, %r43, 26;
	add.s32 	%r45, %r42, %r44;
	shr.s32 	%r46, %r45, 6;
	.loc	1 26 27                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:26:27
	shr.s32 	%r47, %r45, 31;
	shr.u32 	%r48, %r47, 24;
	add.s32 	%r49, %r46, %r48;
	and.b32  	%r50, %r49, -256;
	sub.s32 	%r51, %r46, %r50;
	.loc	1 27 30                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:27:30
	mul.wide.s32 	%rd25, %r42, 4;
	add.s64 	%rd1, %rd20, %rd25;
	mov.pred 	%p1, -1;
	.loc	1 27 35                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:27:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 28 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:28:36
	shr.u32 	%r52, %r43, 24;
	add.s32 	%r53, %r42, %r52;
	shr.s32 	%r54, %r53, 8;
	.loc	1 28 30                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:28:30
	mul.wide.s32 	%rd26, %r54, 4;
	add.s64 	%rd2, %rd21, %rd26;
	.loc	1 28 40                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:28:40
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:29:30
	add.s64 	%rd6, %rd22, %rd26;
	.loc	1 29 40                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:29:40
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r29 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 30 31                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:30:31
	mul.wide.s32 	%rd27, %r51, 4;
	add.s64 	%rd10, %rd23, %rd27;
	.loc	1 30 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:30:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 31 31                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:31:31
	add.s64 	%rd14, %rd24, %rd27;
	.loc	1 31 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:31:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%r24, 1132462080;
	.loc	1 34 18                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:34:18
	// begin inline asm
	div.full.f32 %r22, %r23, %r24;
	// end inline asm
	mov.b32 	%f1, %r22;
	// begin inline asm
	div.full.f32 %r25, %r26, %r24;
	// end inline asm
	mov.b32 	%f2, %r25;
	// begin inline asm
	div.full.f32 %r28, %r29, %r24;
	// end inline asm
	mov.b32 	%f3, %r28;
	// begin inline asm
	div.full.f32 %r31, %r32, %r24;
	// end inline asm
	mov.b32 	%f4, %r31;
	.loc	1 36 18                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:36:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 37 27                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:37:27
	rsqrt.approx.ftz.f32 	%f9, %f5;
	rsqrt.approx.ftz.f32 	%f10, %f6;
	rsqrt.approx.ftz.f32 	%f11, %f7;
	rsqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 28 40                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:28:40
	mov.b32 	%f13, %r9;
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r7;
	mov.b32 	%f16, %r6;
	.loc	1 31 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:31:36
	mov.b32 	%f17, %r21;
	mov.b32 	%f18, %r20;
	mov.b32 	%f19, %r19;
	mov.b32 	%f20, %r18;
	.loc	1 30 36                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:30:36
	mov.b32 	%f21, %r17;
	mov.b32 	%f22, %r16;
	mov.b32 	%f23, %r15;
	mov.b32 	%f24, %r14;
	.loc	1 27 35                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:27:35
	mov.b32 	%f25, %r5;
	mov.b32 	%f26, %r4;
	mov.b32 	%f27, %r3;
	mov.b32 	%f28, %r2;
	.loc	1 32 18                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:32:18
	sub.f32 	%f29, %f28, %f16;
	sub.f32 	%f30, %f27, %f15;
	sub.f32 	%f31, %f26, %f14;
	sub.f32 	%f32, %f25, %f13;
	.loc	1 38 18                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:38:18
	mul.f32 	%f33, %f32, %f12;
	mul.f32 	%f34, %f31, %f11;
	mul.f32 	%f35, %f30, %f10;
	mul.f32 	%f36, %f29, %f9;
	.loc	1 40 20                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:40:20
	fma.rn.f32 	%f37, %f36, %f24, %f20;
	fma.rn.f32 	%f38, %f35, %f23, %f19;
	fma.rn.f32 	%f39, %f34, %f22, %f18;
	fma.rn.f32 	%f40, %f33, %f21, %f17;
	.loc	1 42 20                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:42:20
	setp.gt.f32 	%p19, %f40, 0f00000000;
	setp.gt.f32 	%p20, %f39, 0f00000000;
	setp.gt.f32 	%p21, %f38, 0f00000000;
	setp.gt.f32 	%p22, %f37, 0f00000000;
	.loc	1 44 20                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:44:20
	mul.f32 	%f41, %f37, 0f3E4CCCCD;
	mul.f32 	%f42, %f38, 0f3E4CCCCD;
	mul.f32 	%f43, %f39, 0f3E4CCCCD;
	mul.f32 	%f44, %f40, 0f3E4CCCCD;
	.loc	1 45 35                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:45:35
	selp.f32 	%f45, %f37, %f41, %p22;
	selp.f32 	%f46, %f38, %f42, %p21;
	selp.f32 	%f47, %f39, %f43, %p20;
	selp.f32 	%f48, %f40, %f44, %p19;
	.loc	1 46 28                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:46:28
	add.s64 	%rd18, %rd19, %rd25;
	.loc	1 46 40                         // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:46:40
	mov.b32 	%r34, %f45;
	mov.b32 	%r35, %f46;
	mov.b32 	%r36, %f47;
	mov.b32 	%r37, %f48;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd18 + 0 ], { %r34, %r35, %r36, %r37 };
	// end inline asm
	.loc	1 46 4                          // clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py:46:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/lr/clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 108
.b8 114
.b8 108
.b8 50
.b8 108
.b8 116
.b8 54
.b8 110
.b8 52
.b8 105
.b8 109
.b8 108
.b8 110
.b8 101
.b8 113
.b8 107
.b8 110
.b8 119
.b8 113
.b8 114
.b8 110
.b8 99
.b8 99
.b8 118
.b8 55
.b8 101
.b8 100
.b8 101
.b8 115
.b8 54
.b8 113
.b8 116
.b8 116
.b8 104
.b8 114
.b8 52
.b8 117
.b8 110
.b8 99
.b8 50
.b8 53
.b8 52
.b8 118
.b8 53
.b8 107
.b8 122
.b8 118
.b8 51
.b8 112
.b8 105
.b8 115
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 108
.b8 114
.b8 0
	}
	.section	.debug_macinfo	{	}
