Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_TOP"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/COA/cpu301/memory.vhd" in Library work.
Architecture rtl of Entity memory is up to date.
Compiling vhdl file "C:/COA/cpu301/memwbregs.vhd" in Library work.
Architecture rtl of Entity mem_wb_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/srcA_mux.vhd" in Library work.
Architecture rtl of Entity srca_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/srcB_mux.vhd" in Library work.
Architecture rtl of Entity srcb_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/r2mux.vhd" in Library work.
Architecture rtl of Entity r2_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/ALU.vhd" in Library work.
Architecture rtl of Entity alu is up to date.
Compiling vhdl file "C:/COA/cpu301/exememregs.vhd" in Library work.
Architecture rtl of Entity exe_mem_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/decoder.vhd" in Library work.
Architecture rtl of Entity decoder is up to date.
Compiling vhdl file "C:/COA/cpu301/regheap.vhd" in Library work.
Architecture rtl of Entity reg_heap is up to date.
Compiling vhdl file "C:/COA/cpu301/idexeregs.vhd" in Library work.
Architecture rtl of Entity id_exe_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/branchcalc.vhd" in Library work.
Architecture rtl of Entity branch_calc is up to date.
Compiling vhdl file "C:/COA/cpu301/HAZARD.vhd" in Library work.
Architecture rtl of Entity hazard is up to date.
Compiling vhdl file "C:/COA/cpu301/pcreg.vhd" in Library work.
Architecture rtl of Entity pc_reg is up to date.
Compiling vhdl file "C:/COA/cpu301/ifetcher.vhd" in Library work.
Architecture rtl of Entity inst_fetcher is up to date.
Compiling vhdl file "C:/COA/cpu301/ifidregs.vhd" in Library work.
Architecture rtl of Entity if_id_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/pcinc.vhd" in Library work.
Architecture rtl of Entity pc_inc is up to date.
Compiling vhdl file "C:/COA/cpu301/pcmux.vhd" in Library work.
Architecture rtl of Entity pc_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/ssd.vhd" in Library work.
Architecture rtl of Entity seven_seg_display is up to date.
Compiling vhdl file "C:/COA/cpu301/clkbase.vhd" in Library work.
Architecture rtl of Entity clk_base_gen is up to date.
Compiling vhdl file "C:/COA/cpu301/clkgen.vhd" in Library work.
Architecture rtl of Entity clk_gen is up to date.
Compiling vhdl file "C:/COA/cpu301/stageif.vhd" in Library work.
Architecture structral of Entity stage_if is up to date.
Compiling vhdl file "C:/COA/cpu301/stageid.vhd" in Library work.
Entity <stage_id> compiled.
Entity <stage_id> (Architecture <structral>) compiled.
Compiling vhdl file "C:/COA/cpu301/stageexe.vhd" in Library work.
Architecture structral of Entity stage_exe is up to date.
Compiling vhdl file "C:/COA/cpu301/stagemem.vhd" in Library work.
Architecture structral of Entity stage_mem is up to date.
Compiling vhdl file "C:/COA/cpu301/wbmux.vhd" in Library work.
Architecture rtl of Entity wb_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/cputop.vhd" in Library work.
Architecture structrual of Entity cpu_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU_TOP> in library <work> (architecture <structrual>).

Analyzing hierarchy for entity <SEVEN_SEG_DISPLAY> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CLK_BASE_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CLK_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <STAGE_IF> in library <work> (architecture <structral>).

Analyzing hierarchy for entity <STAGE_ID> in library <work> (architecture <structral>).

Analyzing hierarchy for entity <STAGE_EXE> in library <work> (architecture <structral>).

Analyzing hierarchy for entity <STAGE_MEM> in library <work> (architecture <structral>).

Analyzing hierarchy for entity <WB_MUX> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC_REG> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <INST_FETCHER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <IF_ID_REGS> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC_INC> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PC_MUX> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <DECODER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <REG_HEAP> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ID_EXE_REGS> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <BRANCH_CALC> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HAZARD> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <srcA_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <srcB_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <R2_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <EXE_MEM_REGS> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <MEMORY> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <MEM_WB_REGS> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU_TOP> in library <work> (Architecture <structrual>).
Entity <CPU_TOP> analyzed. Unit <CPU_TOP> generated.

Analyzing Entity <SEVEN_SEG_DISPLAY> in library <work> (Architecture <rtl>).
INFO:Xst:1561 - "C:/COA/cpu301/ssd.vhd" line 58: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/COA/cpu301/ssd.vhd" line 77: Mux is complete : default of case is discarded
Entity <SEVEN_SEG_DISPLAY> analyzed. Unit <SEVEN_SEG_DISPLAY> generated.

Analyzing Entity <CLK_BASE_GEN> in library <work> (Architecture <rtl>).
Entity <CLK_BASE_GEN> analyzed. Unit <CLK_BASE_GEN> generated.

Analyzing Entity <CLK_GEN> in library <work> (Architecture <rtl>).
Entity <CLK_GEN> analyzed. Unit <CLK_GEN> generated.

Analyzing Entity <STAGE_IF> in library <work> (Architecture <structral>).
Entity <STAGE_IF> analyzed. Unit <STAGE_IF> generated.

Analyzing Entity <PC_REG> in library <work> (Architecture <rtl>).
Entity <PC_REG> analyzed. Unit <PC_REG> generated.

Analyzing Entity <INST_FETCHER> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <RAM2_data> in unit <INST_FETCHER> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
Entity <INST_FETCHER> analyzed. Unit <INST_FETCHER> generated.

Analyzing Entity <IF_ID_REGS> in library <work> (Architecture <rtl>).
Entity <IF_ID_REGS> analyzed. Unit <IF_ID_REGS> generated.

Analyzing Entity <PC_INC> in library <work> (Architecture <rtl>).
Entity <PC_INC> analyzed. Unit <PC_INC> generated.

Analyzing Entity <PC_MUX> in library <work> (Architecture <rtl>).
Entity <PC_MUX> analyzed. Unit <PC_MUX> generated.

Analyzing Entity <STAGE_ID> in library <work> (Architecture <structral>).
Entity <STAGE_ID> analyzed. Unit <STAGE_ID> generated.

Analyzing Entity <DECODER> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/decoder.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rx>, <immediate>, <rz>, <ry>
Entity <DECODER> analyzed. Unit <DECODER> generated.

Analyzing Entity <REG_HEAP> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/regheap.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>, <Reg>
WARNING:Xst:819 - "C:/COA/cpu301/regheap.vhd" line 78: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>, <Reg>
Entity <REG_HEAP> analyzed. Unit <REG_HEAP> generated.

Analyzing Entity <ID_EXE_REGS> in library <work> (Architecture <rtl>).
Entity <ID_EXE_REGS> analyzed. Unit <ID_EXE_REGS> generated.

Analyzing Entity <BRANCH_CALC> in library <work> (Architecture <rtl>).
Entity <BRANCH_CALC> analyzed. Unit <BRANCH_CALC> generated.

Analyzing Entity <HAZARD> in library <work> (Architecture <rtl>).
Entity <HAZARD> analyzed. Unit <HAZARD> generated.

Analyzing Entity <STAGE_EXE> in library <work> (Architecture <structral>).
Entity <STAGE_EXE> analyzed. Unit <STAGE_EXE> generated.

Analyzing Entity <srcA_mux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/srcA_mux.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <id_ex>, <ex_mem>, <mem_wb>
Entity <srcA_mux> analyzed. Unit <srcA_mux> generated.

Analyzing Entity <srcB_mux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/srcB_mux.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <id_ex>, <immediate>, <ex_mem>, <mem_wb>
Entity <srcB_mux> analyzed. Unit <srcB_mux> generated.

Analyzing Entity <R2_mux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/r2mux.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Mem_WB_res>, <Exe_mem_alu_out>, <ID_Exe_r2_data>
Entity <R2_mux> analyzed. Unit <R2_mux> generated.

Analyzing Entity <ALU> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/ALU.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <srcA>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <EXE_MEM_REGS> in library <work> (Architecture <rtl>).
Entity <EXE_MEM_REGS> analyzed. Unit <EXE_MEM_REGS> generated.

Analyzing Entity <STAGE_MEM> in library <work> (Architecture <structral>).
Entity <STAGE_MEM> analyzed. Unit <STAGE_MEM> generated.

Analyzing Entity <MEMORY> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/memory.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RAM1_data>
WARNING:Xst:819 - "C:/COA/cpu301/memory.vhd" line 87: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Entity <MEMORY> analyzed. Unit <MEMORY> generated.

Analyzing Entity <MEM_WB_REGS> in library <work> (Architecture <rtl>).
Entity <MEM_WB_REGS> analyzed. Unit <MEM_WB_REGS> generated.

Analyzing Entity <WB_MUX> in library <work> (Architecture <rtl>).
Entity <WB_MUX> analyzed. Unit <WB_MUX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RAM2_data> in unit <INST_FETCHER> is removed.

Synthesizing Unit <SEVEN_SEG_DISPLAY>.
    Related source file is "C:/COA/cpu301/ssd.vhd".
    Found 16x7-bit ROM for signal <Output_h>.
    Found 16x7-bit ROM for signal <Output_l>.
    Summary:
	inferred   2 ROM(s).
Unit <SEVEN_SEG_DISPLAY> synthesized.


Synthesizing Unit <CLK_BASE_GEN>.
    Related source file is "C:/COA/cpu301/clkbase.vhd".
    Found 31-bit up counter for signal <Cnt>.
    Found 31-bit comparator less for signal <Cnt$cmp_lt0000> created at line 47.
    Found 1-bit register for signal <Tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CLK_BASE_GEN> synthesized.


Synthesizing Unit <CLK_GEN>.
    Related source file is "C:/COA/cpu301/clkgen.vhd".
    Found 1-bit register for signal <Clk_s>.
    Found 1-bit register for signal <Clk_x2_s>.
    Found 1-bit register for signal <Cnt<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <CLK_GEN> synthesized.


Synthesizing Unit <WB_MUX>.
    Related source file is "C:/COA/cpu301/wbmux.vhd".
Unit <WB_MUX> synthesized.


Synthesizing Unit <PC_REG>.
    Related source file is "C:/COA/cpu301/pcreg.vhd".
    Found 16-bit register for signal <PC>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC_REG> synthesized.


Synthesizing Unit <INST_FETCHER>.
    Related source file is "C:/COA/cpu301/ifetcher.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <Inst_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <INST_FETCHER> synthesized.


Synthesizing Unit <IF_ID_REGS>.
    Related source file is "C:/COA/cpu301/ifidregs.vhd".
    Found 16-bit register for signal <Inst>.
    Found 16-bit register for signal <NPC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IF_ID_REGS> synthesized.


Synthesizing Unit <PC_INC>.
    Related source file is "C:/COA/cpu301/pcinc.vhd".
    Found 16-bit adder for signal <PC_next>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_INC> synthesized.


Synthesizing Unit <PC_MUX>.
    Related source file is "C:/COA/cpu301/pcmux.vhd".
Unit <PC_MUX> synthesized.


Synthesizing Unit <DECODER>.
    Related source file is "C:/COA/cpu301/decoder.vhd".
Unit <DECODER> synthesized.


Synthesizing Unit <REG_HEAP>.
    Related source file is "C:/COA/cpu301/regheap.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 74.
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 86.
    Found 256-bit register for signal <Reg>.
    Found 4-bit comparator equal for signal <Rx_q$cmp_eq0003> created at line 70.
    Found 4-bit comparator equal for signal <Ry_q$cmp_eq0003> created at line 82.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <Reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <REG_HEAP> synthesized.


Synthesizing Unit <ID_EXE_REGS>.
    Related source file is "C:/COA/cpu301/idexeregs.vhd".
    Found 4-bit register for signal <ALU_op>.
    Found 4-bit register for signal <ALU_src_a>.
    Found 4-bit register for signal <ALU_src_b>.
    Found 16-bit register for signal <Immediate>.
    Found 2-bit register for signal <Mem_op>.
    Found 4-bit register for signal <Reg_des>.
    Found 4-bit register for signal <Reg_src_b>.
    Found 16-bit register for signal <Rx>.
    Found 16-bit register for signal <Ry>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <ID_EXE_REGS> synthesized.


Synthesizing Unit <BRANCH_CALC>.
    Related source file is "C:/COA/cpu301/branchcalc.vhd".
    Found 16-bit adder for signal <Branch_PC$addsub0000>.
    Found 4-bit comparator equal for signal <R_data$cmp_eq0001> created at line 60.
    Found 4-bit comparator equal for signal <R_data$cmp_eq0002> created at line 63.
    Found 4-bit comparator equal for signal <R_data$cmp_eq0004> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <BRANCH_CALC> synthesized.


Synthesizing Unit <HAZARD>.
    Related source file is "C:/COA/cpu301/HAZARD.vhd".
    Found 4-bit comparator equal for signal <bubble$cmp_eq0001> created at line 46.
    Found 4-bit comparator equal for signal <bubble$cmp_eq0002> created at line 46.
    Summary:
	inferred   2 Comparator(s).
Unit <HAZARD> synthesized.


Synthesizing Unit <srcA_mux>.
    Related source file is "C:/COA/cpu301/srcA_mux.vhd".
    Found 4-bit comparator equal for signal <srcA$cmp_eq0001> created at line 48.
    Found 4-bit comparator equal for signal <srcA$cmp_eq0002> created at line 50.
    Summary:
	inferred   2 Comparator(s).
Unit <srcA_mux> synthesized.


Synthesizing Unit <srcB_mux>.
    Related source file is "C:/COA/cpu301/srcB_mux.vhd".
    Found 4-bit comparator equal for signal <srcB$cmp_eq0002> created at line 51.
    Found 4-bit comparator equal for signal <srcB$cmp_eq0003> created at line 53.
    Summary:
	inferred   2 Comparator(s).
Unit <srcB_mux> synthesized.


Synthesizing Unit <R2_mux>.
    Related source file is "C:/COA/cpu301/r2mux.vhd".
    Found 4-bit comparator equal for signal <R2_data$cmp_eq0001> created at line 48.
    Found 4-bit comparator equal for signal <R2_data$cmp_eq0002> created at line 50.
    Summary:
	inferred   2 Comparator(s).
Unit <R2_mux> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/COA/cpu301/ALU.vhd".
    Found 16-bit addsub for signal <result$addsub0000>.
    Found 16-bit shifter logical left for signal <result$shift0002> created at line 61.
    Found 16-bit shifter arithmetic right for signal <result$shift0003> created at line 69.
    Found 16-bit xor2 for signal <result$xor0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <EXE_MEM_REGS>.
    Related source file is "C:/COA/cpu301/exememregs.vhd".
    Found 16-bit register for signal <ALU_out>.
    Found 16-bit register for signal <Mem_data>.
    Found 2-bit register for signal <Mem_op>.
    Found 4-bit register for signal <Reg_des>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <EXE_MEM_REGS> synthesized.


Synthesizing Unit <MEMORY>.
    Related source file is "C:/COA/cpu301/memory.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RAM1_data> created at line 94. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_RAM1_data> created at line 94. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RAM1_data>.
    Found 1-bit register for signal <step>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <MEMORY> synthesized.


Synthesizing Unit <MEM_WB_REGS>.
    Related source file is "C:/COA/cpu301/memwbregs.vhd".
    Found 16-bit register for signal <ALU_out>.
    Found 2-bit register for signal <Mem_op>.
    Found 16-bit register for signal <Mem_out>.
    Found 4-bit register for signal <Reg_des>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEM_WB_REGS> synthesized.


Synthesizing Unit <STAGE_IF>.
    Related source file is "C:/COA/cpu301/stageif.vhd".
WARNING:Xst:647 - Input <Clk_x2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <STAGE_IF> synthesized.


Synthesizing Unit <STAGE_ID>.
    Related source file is "C:/COA/cpu301/stageid.vhd".
WARNING:Xst:646 - Signal <T> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <STAGE_ID> synthesized.


Synthesizing Unit <STAGE_EXE>.
    Related source file is "C:/COA/cpu301/stageexe.vhd".
Unit <STAGE_EXE> synthesized.


Synthesizing Unit <STAGE_MEM>.
    Related source file is "C:/COA/cpu301/stagemem.vhd".
WARNING:Xst:647 - Input <Clk_x4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <STAGE_MEM> synthesized.


Synthesizing Unit <CPU_TOP>.
    Related source file is "C:/COA/cpu301/cputop.vhd".
Unit <CPU_TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 42
 1-bit register                                        : 5
 16-bit register                                       : 27
 2-bit register                                        : 3
 4-bit register                                        : 7
# Latches                                              : 2
 1-bit latch                                           : 1
 16-bit latch                                          : 1
# Comparators                                          : 14
 31-bit comparator less                                : 1
 4-bit comparator equal                                : 13
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 471
 Flip-Flops                                            : 471
# Latches                                              : 2
 1-bit latch                                           : 1
 16-bit latch                                          : 1
# Comparators                                          : 14
 31-bit comparator less                                : 1
 4-bit comparator equal                                : 13
# Multiplexers                                         : 32
 1-bit 16-to-1 multiplexer                             : 32
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: result_shift0001<15>.

Optimizing unit <CPU_TOP> ...

Optimizing unit <DECODER> ...

Optimizing unit <PC_REG> ...

Optimizing unit <INST_FETCHER> ...

Optimizing unit <IF_ID_REGS> ...

Optimizing unit <REG_HEAP> ...

Optimizing unit <ID_EXE_REGS> ...

Optimizing unit <BRANCH_CALC> ...

Optimizing unit <srcB_mux> ...

Optimizing unit <ALU> ...

Optimizing unit <EXE_MEM_REGS> ...

Optimizing unit <MEM_WB_REGS> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Stage_ID_c/ID_exe_regs_c/Immediate_15> in Unit <CPU_TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <Stage_ID_c/ID_exe_regs_c/Immediate_14> <Stage_ID_c/ID_exe_regs_c/Immediate_13> <Stage_ID_c/ID_exe_regs_c/Immediate_12> <Stage_ID_c/ID_exe_regs_c/Immediate_11> <Stage_ID_c/ID_exe_regs_c/Immediate_10> 
Found area constraint ratio of 100 (+ 5) on block CPU_TOP, actual ratio is 8.
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_0 has been replicated 1 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_11 has been replicated 1 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_12 has been replicated 2 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_13 has been replicated 2 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_14 has been replicated 1 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_15 has been replicated 1 time(s)
FlipFlop Stage_IF_c/IF_ID_regs_c/Inst_3 has been replicated 1 time(s)
Latch Stage_mem_c/Memory_c/Mtrien_RAM1_data has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 506
 Flip-Flops                                            : 506

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU_TOP.ngr
Top Level Output File Name         : CPU_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 111

Cell Usage :
# BELS                             : 1716
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 19
#      LUT2                        : 99
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 464
#      LUT3_D                      : 24
#      LUT3_L                      : 9
#      LUT4                        : 479
#      LUT4_D                      : 41
#      LUT4_L                      : 92
#      MUXCY                       : 95
#      MUXF5                       : 200
#      MUXF6                       : 64
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 538
#      FDC                         : 144
#      FDCE                        : 315
#      FDE                         : 47
#      LD                          : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 110
#      IBUF                        : 20
#      IOBUF                       : 16
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      717  out of   8672     8%  
 Number of Slice Flip Flops:            490  out of  17344     2%  
 Number of 4 input LUTs:               1244  out of  17344     7%  
 Number of IOs:                         111
 Number of bonded IOBs:                 111  out of    250    44%  
    IOB Flip Flops:                      48
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                              | Load  |
-----------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Clk_in                                                                                         | BUFGP                                              | 32    |
Clk_base_gen_c/Tmp                                                                             | NONE(Clk_gen_c/Clk_s)                              | 19    |
Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001(Stage_mem_c/Memory_c/Mtrien_RAM1_data_not00011:O)| NONE(*)(Stage_mem_c/Memory_c/Mtridata_RAM1_data_15)| 32    |
Clk_gen_c/Clk_x2_s                                                                             | NONE(Stage_mem_c/Memory_c/step)                    | 1     |
Clk_gen_c/Clk_s1                                                                               | BUFG                                               | 454   |
-----------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+-------------------------+-------+
Control Signal                                                       | Buffer(FF name)         | Load  |
---------------------------------------------------------------------+-------------------------+-------+
Clk_base_gen_c/Rst_inv(Stage_mem_c/Inst_MEM_WB_REGS/Rst_inv1_INV_0:O)| NONE(Clk_base_gen_c/Tmp)| 459   |
---------------------------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.831ns (Maximum Frequency: 53.105MHz)
   Minimum input arrival time before clock: 5.401ns
   Maximum output required time after clock: 17.094ns
   Maximum combinational path delay: 8.223ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_in'
  Clock period: 8.731ns (frequency: 114.541MHz)
  Total number of paths / destination ports: 14225 / 33
-------------------------------------------------------------------------
Delay:               8.731ns (Levels of Logic = 45)
  Source:            Clk_base_gen_c/Cnt_5 (FF)
  Destination:       Clk_base_gen_c/Cnt_30 (FF)
  Source Clock:      Clk_in rising
  Destination Clock: Clk_in rising

  Data Path: Clk_base_gen_c/Cnt_5 to Clk_base_gen_c/Cnt_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  Clk_base_gen_c/Cnt_5 (Clk_base_gen_c/Cnt_5)
     LUT1:I0->O            1   0.704   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>_rt (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<1> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<2> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<3> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<4> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<5> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<6> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<7> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<8> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<9> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<10> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<10>)
     MUXCY:CI->O          33   0.331   1.438  Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<11> (Clk_base_gen_c/Mcompar_Cnt_cmp_lt0000_cy<11>)
     LUT3:I0->O            1   0.704   0.000  Clk_base_gen_c/Mcount_Cnt_lut<0> (Clk_base_gen_c/Mcount_Cnt_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Clk_base_gen_c/Mcount_Cnt_cy<0> (Clk_base_gen_c/Mcount_Cnt_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<1> (Clk_base_gen_c/Mcount_Cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<2> (Clk_base_gen_c/Mcount_Cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<3> (Clk_base_gen_c/Mcount_Cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<4> (Clk_base_gen_c/Mcount_Cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<5> (Clk_base_gen_c/Mcount_Cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<6> (Clk_base_gen_c/Mcount_Cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<7> (Clk_base_gen_c/Mcount_Cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<8> (Clk_base_gen_c/Mcount_Cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<9> (Clk_base_gen_c/Mcount_Cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<10> (Clk_base_gen_c/Mcount_Cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<11> (Clk_base_gen_c/Mcount_Cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<12> (Clk_base_gen_c/Mcount_Cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<13> (Clk_base_gen_c/Mcount_Cnt_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<14> (Clk_base_gen_c/Mcount_Cnt_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<15> (Clk_base_gen_c/Mcount_Cnt_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<16> (Clk_base_gen_c/Mcount_Cnt_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<17> (Clk_base_gen_c/Mcount_Cnt_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<18> (Clk_base_gen_c/Mcount_Cnt_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<19> (Clk_base_gen_c/Mcount_Cnt_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<20> (Clk_base_gen_c/Mcount_Cnt_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<21> (Clk_base_gen_c/Mcount_Cnt_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<22> (Clk_base_gen_c/Mcount_Cnt_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<23> (Clk_base_gen_c/Mcount_Cnt_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<24> (Clk_base_gen_c/Mcount_Cnt_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<25> (Clk_base_gen_c/Mcount_Cnt_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<26> (Clk_base_gen_c/Mcount_Cnt_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<27> (Clk_base_gen_c/Mcount_Cnt_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<28> (Clk_base_gen_c/Mcount_Cnt_cy<28>)
     MUXCY:CI->O           0   0.059   0.000  Clk_base_gen_c/Mcount_Cnt_cy<29> (Clk_base_gen_c/Mcount_Cnt_cy<29>)
     XORCY:CI->O           1   0.804   0.000  Clk_base_gen_c/Mcount_Cnt_xor<30> (Clk_base_gen_c/Mcount_Cnt30)
     FDE:D                     0.308          Clk_base_gen_c/Cnt_30
    ----------------------------------------
    Total                      8.731ns (6.671ns logic, 2.060ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_base_gen_c/Tmp'
  Clock period: 2.717ns (frequency: 368.053MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.717ns (Levels of Logic = 1)
  Source:            Clk_gen_c/Cnt_0 (FF)
  Destination:       Clk_gen_c/Clk_s (FF)
  Source Clock:      Clk_base_gen_c/Tmp rising
  Destination Clock: Clk_base_gen_c/Tmp rising

  Data Path: Clk_gen_c/Cnt_0 to Clk_gen_c/Clk_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  Clk_gen_c/Cnt_0 (Clk_gen_c/Cnt_0)
     INV:I->O              2   0.704   0.447  Clk_gen_c/Cnt_inv1_INV_0 (Clk_gen_c/Cnt_inv)
     FDCE:CE                   0.555          Clk_gen_c/Clk_s
    ----------------------------------------
    Total                      2.717ns (1.850ns logic, 0.867ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_gen_c/Clk_x2_s'
  Clock period: 2.731ns (frequency: 366.166MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.731ns (Levels of Logic = 1)
  Source:            Stage_mem_c/Memory_c/step (FF)
  Destination:       Stage_mem_c/Memory_c/step (FF)
  Source Clock:      Clk_gen_c/Clk_x2_s rising
  Destination Clock: Clk_gen_c/Clk_x2_s rising

  Data Path: Stage_mem_c/Memory_c/step to Stage_mem_c/Memory_c/step
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  Stage_mem_c/Memory_c/step (Stage_mem_c/Memory_c/step)
     INV:I->O              1   0.704   0.420  Stage_mem_c/Memory_c/step_not00011_INV_0 (Stage_mem_c/Memory_c/step_not0001)
     FDC:D                     0.308          Stage_mem_c/Memory_c/step
    ----------------------------------------
    Total                      2.731ns (1.603ns logic, 1.128ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_gen_c/Clk_s1'
  Clock period: 18.831ns (frequency: 53.105MHz)
  Total number of paths / destination ports: 1529721 / 742
-------------------------------------------------------------------------
Delay:               18.831ns (Levels of Logic = 24)
  Source:            Stage_IF_c/IF_ID_regs_c/Inst_14_1 (FF)
  Destination:       Stage_IF_c/PC_reg_c/PC_15 (FF)
  Source Clock:      Clk_gen_c/Clk_s1 rising
  Destination Clock: Clk_gen_c/Clk_s1 rising

  Data Path: Stage_IF_c/IF_ID_regs_c/Inst_14_1 to Stage_IF_c/PC_reg_c/PC_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  Stage_IF_c/IF_ID_regs_c/Inst_14_1 (Stage_IF_c/IF_ID_regs_c/Inst_14_1)
     LUT3_D:I0->O          4   0.704   0.666  Stage_ID_c/Decoder_c/REG_des_cmp_eq000011 (Stage_ID_c/Decoder_c/N24)
     LUT4:I1->O            1   0.704   0.499  Stage_ID_c/Decoder_c/ALU_src_a<2>2132 (Stage_ID_c/Decoder_c/ALU_src_a<2>2132)
     LUT4_D:I1->LO         1   0.704   0.135  Stage_ID_c/Decoder_c/ALU_src_a<2>2145 (N683)
     LUT3:I2->O            4   0.704   0.591  Stage_ID_c/Decoder_c/ALU_src_a<1>_SW0 (Stage_ID_c/Decoder_c/ALU_src_a<0>32)
     LUT4_D:I3->O        135   0.704   1.330  Stage_ID_c/Decoder_c/ALU_src_a<0>38 (Stage_ID_c/ALU_src_a<0>)
     LUT3:I2->O            1   0.704   0.000  Stage_ID_c/Reg_heap_c/mux13_5 (Stage_ID_c/Reg_heap_c/mux13_5)
     MUXF5:I1->O           1   0.321   0.000  Stage_ID_c/Reg_heap_c/mux13_4_f5 (Stage_ID_c/Reg_heap_c/mux13_4_f5)
     MUXF6:I1->O           1   0.521   0.000  Stage_ID_c/Reg_heap_c/mux13_3_f6 (Stage_ID_c/Reg_heap_c/mux13_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Stage_ID_c/Reg_heap_c/mux13_2_f7 (Stage_ID_c/Reg_heap_c/_varindex0000<7>)
     LUT4:I3->O            1   0.704   0.000  Stage_ID_c/Reg_heap_c/Rx_q<7>14_F (N402)
     MUXF5:I0->O           2   0.321   0.451  Stage_ID_c/Reg_heap_c/Rx_q<7>14 (Stage_ID_c/Rx_data<7>)
     LUT4:I3->O            1   0.704   0.000  Stage_ID_c/Branch_calc_c/R_data<7>116_F (N422)
     MUXF5:I0->O           2   0.321   0.526  Stage_ID_c/Branch_calc_c/R_data<7>116 (Stage_ID_c/Branch_calc_c/N8)
     LUT3:I1->O            1   0.704   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_lut<0> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<0> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<1> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<2> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<3> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<4> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<5> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<6> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003_wg_cy<7> (Stage_ID_c/Branch_calc_c/PC_src_cmp_eq0003)
     LUT4_D:I3->O         15   0.704   1.052  Stage_ID_c/Branch_calc_c/PC_src1 (PC_src)
     LUT3:I2->O            1   0.704   0.000  Stage_IF_c/PC_mux_c/NPC<9>66 (Stage_IF_c/PC_d<9>)
     FDCE:D                    0.308          Stage_IF_c/PC_reg_c/PC_9
    ----------------------------------------
    Total                     18.831ns (11.925ns logic, 6.906ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_in'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.048ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk_base_gen_c/Cnt_0 (FF)
  Destination Clock: Clk_in rising

  Data Path: Rst to Clk_base_gen_c/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   1.218   1.275  Rst_IBUF (Rst_IBUF)
     FDE:CE                    0.555          Clk_base_gen_c/Cnt_0
    ----------------------------------------
    Total                      3.048ns (1.773ns logic, 1.275ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.401ns (Levels of Logic = 3)
  Source:            Rst (PAD)
  Destination:       Stage_mem_c/Memory_c/Mtridata_RAM1_data_15 (LATCH)
  Destination Clock: Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001 falling

  Data Path: Rst to Stage_mem_c/Memory_c/Mtridata_RAM1_data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   1.218   1.354  Rst_IBUF (Rst_IBUF)
     LUT4:I1->O           16   0.704   1.113  Stage_mem_c/Memory_c/Mtridata_RAM1_data_mux0000<0>21 (N4)
     LUT2:I1->O            1   0.704   0.000  Stage_mem_c/Memory_c/Mtridata_RAM1_data_mux0000<9>1 (Stage_mem_c/Memory_c/Mtridata_RAM1_data_mux0000<9>)
     LD:D                      0.308          Stage_mem_c/Memory_c/Mtridata_RAM1_data_9
    ----------------------------------------
    Total                      5.401ns (2.934ns logic, 2.467ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_base_gen_c/Tmp'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.048ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Stage_IF_c/Inst_fetcher_c/Inst_reg_15 (FF)
  Destination Clock: Clk_base_gen_c/Tmp rising

  Data Path: Rst to Stage_IF_c/Inst_fetcher_c/Inst_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   1.218   1.275  Rst_IBUF (Rst_IBUF)
     FDE:CE                    0.555          Stage_IF_c/Inst_fetcher_c/Inst_reg_0
    ----------------------------------------
    Total                      3.048ns (1.773ns logic, 1.275ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_gen_c/Clk_s1'
  Total number of paths / destination ports: 20 / 16
-------------------------------------------------------------------------
Offset:              3.077ns (Levels of Logic = 3)
  Source:            RAM1_data<0> (PAD)
  Destination:       Stage_mem_c/Inst_MEM_WB_REGS/Mem_out_0 (FF)
  Destination Clock: Clk_gen_c/Clk_s1 rising

  Data Path: RAM1_data<0> to Stage_mem_c/Inst_MEM_WB_REGS/Mem_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.526  RAM1_data_0_IOBUF (N269)
     LUT4:I1->O            1   0.704   0.000  Stage_mem_c/Memory_c/memout<0>11 (Stage_mem_c/Memory_c/memout<0>1)
     MUXF5:I1->O           1   0.321   0.000  Stage_mem_c/Memory_c/memout<0>1_f5 (Stage_mem_c/Mem_out<0>)
     FDC:D                     0.308          Stage_mem_c/Inst_MEM_WB_REGS/Mem_out_0
    ----------------------------------------
    Total                      3.077ns (2.551ns logic, 0.526ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_gen_c/Clk_s1'
  Total number of paths / destination ports: 1946 / 64
-------------------------------------------------------------------------
Offset:              17.094ns (Levels of Logic = 10)
  Source:            Stage_IF_c/IF_ID_regs_c/Inst_14_1 (FF)
  Destination:       LED<12> (PAD)
  Source Clock:      Clk_gen_c/Clk_s1 rising

  Data Path: Stage_IF_c/IF_ID_regs_c/Inst_14_1 to LED<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  Stage_IF_c/IF_ID_regs_c/Inst_14_1 (Stage_IF_c/IF_ID_regs_c/Inst_14_1)
     LUT3_D:I0->O          4   0.704   0.666  Stage_ID_c/Decoder_c/REG_des_cmp_eq000011 (Stage_ID_c/Decoder_c/N24)
     LUT4:I1->O            1   0.704   0.499  Stage_ID_c/Decoder_c/ALU_src_a<2>2132 (Stage_ID_c/Decoder_c/ALU_src_a<2>2132)
     LUT4_D:I1->O          2   0.704   0.451  Stage_ID_c/Decoder_c/ALU_src_a<2>2145 (Stage_ID_c/Decoder_c/N41)
     LUT4_D:I3->O          1   0.704   0.424  Stage_ID_c/Decoder_c/ALU_src_a<2>_SW0 (N248)
     LUT4:I3->O           35   0.704   1.342  Stage_ID_c/Decoder_c/ALU_src_a<2> (Stage_ID_c/ALU_src_a<2>)
     LUT4:I1->O            2   0.704   0.451  Stage_ID_c/Branch_calc_c/R_data_cmp_eq00001 (Stage_ID_c/Branch_calc_c/R_data_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.499  Stage_ID_c/Hazard_c/bubble_or000128 (Stage_ID_c/Hazard_c/bubble_or000128)
     LUT4:I1->O            2   0.704   0.482  Stage_ID_c/Hazard_c/bubble_or000131 (Stage_ID_c/Hazard_c/bubble_or000131)
     LUT4:I2->O           66   0.704   1.273  Stage_ID_c/Hazard_c/bubble_or0001205 (LED_12_OBUF)
     OBUF:I->O                 3.272          LED_12_OBUF (LED<12>)
    ----------------------------------------
    Total                     17.094ns (10.199ns logic, 6.895ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_gen_c/Clk_x2_s'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.933ns (Levels of Logic = 3)
  Source:            Stage_mem_c/Memory_c/step (FF)
  Destination:       COM_wrn (PAD)
  Source Clock:      Clk_gen_c/Clk_x2_s rising

  Data Path: Stage_mem_c/Memory_c/step to COM_wrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.787  Stage_mem_c/Memory_c/step (Stage_mem_c/Memory_c/step)
     LUT3:I1->O            1   0.704   0.455  Stage_mem_c/Memory_c/COM_wrn_SW0 (N38)
     LUT4:I2->O            1   0.704   0.420  Stage_mem_c/Memory_c/COM_wrn (COM_wrn_OBUF)
     OBUF:I->O                 3.272          COM_wrn_OBUF (COM_wrn)
    ----------------------------------------
    Total                      6.933ns (5.271ns logic, 1.662ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Stage_mem_c/Memory_c/Mtridata_RAM1_data_15 (LATCH)
  Destination:       RAM1_data<15> (PAD)
  Source Clock:      Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001 falling

  Data Path: Stage_mem_c/Memory_c/Mtridata_RAM1_data_15 to RAM1_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  Stage_mem_c/Memory_c/Mtridata_RAM1_data_15 (Stage_mem_c/Memory_c/Mtridata_RAM1_data<15>)
     IOBUF:I->IO               3.272          RAM1_data_15_IOBUF (RAM1_data<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_base_gen_c/Tmp'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            Clk_gen_c/Clk_s (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      Clk_base_gen_c/Tmp rising

  Data Path: Clk_gen_c/Clk_s to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  Clk_gen_c/Clk_s (Clk_gen_c/Clk_s1)
     OBUF:I->O                 3.272          LED_15_OBUF (LED<15>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Delay:               8.223ns (Levels of Logic = 4)
  Source:            Rst (PAD)
  Destination:       COM_rdn (PAD)

  Data Path: Rst to COM_rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   1.218   1.450  Rst_IBUF (Rst_IBUF)
     LUT3:I0->O            1   0.704   0.455  Stage_mem_c/Memory_c/COM_rdn_SW0 (N36)
     LUT4:I2->O            1   0.704   0.420  Stage_mem_c/Memory_c/COM_rdn (COM_rdn_OBUF)
     OBUF:I->O                 3.272          COM_rdn_OBUF (COM_rdn)
    ----------------------------------------
    Total                      8.223ns (5.898ns logic, 2.325ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.47 secs
 
--> 

Total memory usage is 300184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :   10 (   0 filtered)

