
HelloWord.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080062c4  080062c4  000162c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006344  08006344  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006344  08006344  00016344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800634c  0800634c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800634c  0800634c  0001634c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006350  08006350  00016350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006354  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f8  20000070  080063c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004368  080063c4  00024368  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001811e  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003214  00000000  00000000  000381bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001430  00000000  00000000  0003b3d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a8  00000000  00000000  0003c800  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028f58  00000000  00000000  0003daa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010062  00000000  00000000  00066a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010889a  00000000  00000000  00076a62  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017f2fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005754  00000000  00000000  0017f378  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	080062ac 	.word	0x080062ac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	080062ac 	.word	0x080062ac

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f8f8 	bl	80007da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f005 f914 	bl	8005818 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80005f0:	f004 ff92 	bl	8005518 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80005f4:	2300      	movs	r3, #0
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <HAL_IncTick+0x20>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	4b06      	ldr	r3, [pc, #24]	; (8000620 <HAL_IncTick+0x24>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4413      	add	r3, r2
 800060c:	4a04      	ldr	r2, [pc, #16]	; (8000620 <HAL_IncTick+0x24>)
 800060e:	6013      	str	r3, [r2, #0]
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	20000000 	.word	0x20000000
 8000620:	20003dec 	.word	0x20003dec

08000624 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return uwTick;
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <HAL_GetTick+0x14>)
 800062a:	681b      	ldr	r3, [r3, #0]
}
 800062c:	4618      	mov	r0, r3
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20003dec 	.word	0x20003dec

0800063c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000644:	f7ff ffee 	bl	8000624 <HAL_GetTick>
 8000648:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000654:	d005      	beq.n	8000662 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000656:	4b09      	ldr	r3, [pc, #36]	; (800067c <HAL_Delay+0x40>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	461a      	mov	r2, r3
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	4413      	add	r3, r2
 8000660:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000662:	bf00      	nop
 8000664:	f7ff ffde 	bl	8000624 <HAL_GetTick>
 8000668:	4602      	mov	r2, r0
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	429a      	cmp	r2, r3
 8000672:	d8f7      	bhi.n	8000664 <HAL_Delay+0x28>
  {
  }
}
 8000674:	bf00      	nop
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000000 	.word	0x20000000

08000680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <__NVIC_SetPriorityGrouping+0x40>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800069c:	4013      	ands	r3, r2
 800069e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	4313      	orrs	r3, r2
 80006ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ae:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <__NVIC_SetPriorityGrouping+0x40>)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	60d3      	str	r3, [r2, #12]
}
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	e000ed00 	.word	0xe000ed00
 80006c4:	05fa0000 	.word	0x05fa0000

080006c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006cc:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	f003 0307 	and.w	r3, r3, #7
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	db0b      	blt.n	800070e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	f003 021f 	and.w	r2, r3, #31
 80006fc:	4907      	ldr	r1, [pc, #28]	; (800071c <__NVIC_EnableIRQ+0x38>)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	095b      	lsrs	r3, r3, #5
 8000704:	2001      	movs	r0, #1
 8000706:	fa00 f202 	lsl.w	r2, r0, r2
 800070a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000e100 	.word	0xe000e100

08000720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	6039      	str	r1, [r7, #0]
 800072a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000730:	2b00      	cmp	r3, #0
 8000732:	db0a      	blt.n	800074a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	b2da      	uxtb	r2, r3
 8000738:	490c      	ldr	r1, [pc, #48]	; (800076c <__NVIC_SetPriority+0x4c>)
 800073a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073e:	0112      	lsls	r2, r2, #4
 8000740:	b2d2      	uxtb	r2, r2
 8000742:	440b      	add	r3, r1
 8000744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000748:	e00a      	b.n	8000760 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	4908      	ldr	r1, [pc, #32]	; (8000770 <__NVIC_SetPriority+0x50>)
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	f003 030f 	and.w	r3, r3, #15
 8000756:	3b04      	subs	r3, #4
 8000758:	0112      	lsls	r2, r2, #4
 800075a:	b2d2      	uxtb	r2, r2
 800075c:	440b      	add	r3, r1
 800075e:	761a      	strb	r2, [r3, #24]
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000e100 	.word	0xe000e100
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000774:	b480      	push	{r7}
 8000776:	b089      	sub	sp, #36	; 0x24
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	f1c3 0307 	rsb	r3, r3, #7
 800078e:	2b04      	cmp	r3, #4
 8000790:	bf28      	it	cs
 8000792:	2304      	movcs	r3, #4
 8000794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	3304      	adds	r3, #4
 800079a:	2b06      	cmp	r3, #6
 800079c:	d902      	bls.n	80007a4 <NVIC_EncodePriority+0x30>
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	3b03      	subs	r3, #3
 80007a2:	e000      	b.n	80007a6 <NVIC_EncodePriority+0x32>
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007ac:	69bb      	ldr	r3, [r7, #24]
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	43da      	mvns	r2, r3
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	401a      	ands	r2, r3
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	fa01 f303 	lsl.w	r3, r1, r3
 80007c6:	43d9      	mvns	r1, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007cc:	4313      	orrs	r3, r2
         );
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3724      	adds	r7, #36	; 0x24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr

080007da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	b082      	sub	sp, #8
 80007de:	af00      	add	r7, sp, #0
 80007e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f7ff ff4c 	bl	8000680 <__NVIC_SetPriorityGrouping>
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000802:	f7ff ff61 	bl	80006c8 <__NVIC_GetPriorityGrouping>
 8000806:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	68b9      	ldr	r1, [r7, #8]
 800080c:	6978      	ldr	r0, [r7, #20]
 800080e:	f7ff ffb1 	bl	8000774 <NVIC_EncodePriority>
 8000812:	4602      	mov	r2, r0
 8000814:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000818:	4611      	mov	r1, r2
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ff80 	bl	8000720 <__NVIC_SetPriority>
}
 8000820:	bf00      	nop
 8000822:	3718      	adds	r7, #24
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff54 	bl	80006e4 <__NVIC_EnableIRQ>
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	2300      	movs	r3, #0
 8000852:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8000854:	4ba9      	ldr	r3, [pc, #676]	; (8000afc <HAL_ETH_Init+0x2b8>)
 8000856:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800085c:	2300      	movs	r3, #0
 800085e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d101      	bne.n	800086a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	e183      	b.n	8000b72 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d106      	bne.n	8000884 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2200      	movs	r2, #0
 800087a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	f004 fe72 	bl	8005568 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000884:	4b9e      	ldr	r3, [pc, #632]	; (8000b00 <HAL_ETH_Init+0x2bc>)
 8000886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000888:	4a9d      	ldr	r2, [pc, #628]	; (8000b00 <HAL_ETH_Init+0x2bc>)
 800088a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088e:	6453      	str	r3, [r2, #68]	; 0x44
 8000890:	4b9b      	ldr	r3, [pc, #620]	; (8000b00 <HAL_ETH_Init+0x2bc>)
 8000892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000894:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800089c:	4b99      	ldr	r3, [pc, #612]	; (8000b04 <HAL_ETH_Init+0x2c0>)
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	4a98      	ldr	r2, [pc, #608]	; (8000b04 <HAL_ETH_Init+0x2c0>)
 80008a2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80008a6:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80008a8:	4b96      	ldr	r3, [pc, #600]	; (8000b04 <HAL_ETH_Init+0x2c0>)
 80008aa:	685a      	ldr	r2, [r3, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6a1b      	ldr	r3, [r3, #32]
 80008b0:	4994      	ldr	r1, [pc, #592]	; (8000b04 <HAL_ETH_Init+0x2c0>)
 80008b2:	4313      	orrs	r3, r2
 80008b4:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f042 0201 	orr.w	r2, r2, #1
 80008c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008cc:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80008ce:	f7ff fea9 	bl	8000624 <HAL_GetTick>
 80008d2:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80008d4:	e011      	b.n	80008fa <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80008d6:	f7ff fea5 	bl	8000624 <HAL_GetTick>
 80008da:	4602      	mov	r2, r0
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80008e4:	d909      	bls.n	80008fa <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2203      	movs	r2, #3
 80008ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80008f6:	2303      	movs	r3, #3
 80008f8:	e13b      	b.n	8000b72 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d1e4      	bne.n	80008d6 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	691b      	ldr	r3, [r3, #16]
 8000912:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	f023 031c 	bic.w	r3, r3, #28
 800091a:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800091c:	f001 fba8 	bl	8002070 <HAL_RCC_GetHCLKFreq>
 8000920:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	4a78      	ldr	r2, [pc, #480]	; (8000b08 <HAL_ETH_Init+0x2c4>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d908      	bls.n	800093c <HAL_ETH_Init+0xf8>
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	4a77      	ldr	r2, [pc, #476]	; (8000b0c <HAL_ETH_Init+0x2c8>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d804      	bhi.n	800093c <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	f043 0308 	orr.w	r3, r3, #8
 8000938:	61fb      	str	r3, [r7, #28]
 800093a:	e027      	b.n	800098c <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	4a73      	ldr	r2, [pc, #460]	; (8000b0c <HAL_ETH_Init+0x2c8>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d908      	bls.n	8000956 <HAL_ETH_Init+0x112>
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	4a72      	ldr	r2, [pc, #456]	; (8000b10 <HAL_ETH_Init+0x2cc>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d804      	bhi.n	8000956 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	f043 030c 	orr.w	r3, r3, #12
 8000952:	61fb      	str	r3, [r7, #28]
 8000954:	e01a      	b.n	800098c <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	4a6d      	ldr	r2, [pc, #436]	; (8000b10 <HAL_ETH_Init+0x2cc>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d903      	bls.n	8000966 <HAL_ETH_Init+0x122>
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	4a6c      	ldr	r2, [pc, #432]	; (8000b14 <HAL_ETH_Init+0x2d0>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d911      	bls.n	800098a <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	4a6a      	ldr	r2, [pc, #424]	; (8000b14 <HAL_ETH_Init+0x2d0>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d908      	bls.n	8000980 <HAL_ETH_Init+0x13c>
 800096e:	69bb      	ldr	r3, [r7, #24]
 8000970:	4a69      	ldr	r2, [pc, #420]	; (8000b18 <HAL_ETH_Init+0x2d4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d804      	bhi.n	8000980 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	61fb      	str	r3, [r7, #28]
 800097e:	e005      	b.n	800098c <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	f043 0310 	orr.w	r3, r3, #16
 8000986:	61fb      	str	r3, [r7, #28]
 8000988:	e000      	b.n	800098c <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800098a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	69fa      	ldr	r2, [r7, #28]
 8000992:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000994:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000998:	2100      	movs	r1, #0
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f000 f956 	bl	8000c4c <HAL_ETH_WritePHYRegister>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d00b      	beq.n	80009be <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80009a6:	2301      	movs	r3, #1
 80009a8:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80009aa:	6939      	ldr	r1, [r7, #16]
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f000 f9b3 	bl	8000d18 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2201      	movs	r2, #1
 80009b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e0d9      	b.n	8000b72 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80009be:	20ff      	movs	r0, #255	; 0xff
 80009c0:	f7ff fe3c 	bl	800063c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	f000 80a7 	beq.w	8000b1c <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80009ce:	f7ff fe29 	bl	8000624 <HAL_GetTick>
 80009d2:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80009d4:	f107 030c 	add.w	r3, r7, #12
 80009d8:	461a      	mov	r2, r3
 80009da:	2101      	movs	r1, #1
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f000 f8cd 	bl	8000b7c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80009e2:	f7ff fe1f 	bl	8000624 <HAL_GetTick>
 80009e6:	4602      	mov	r2, r0
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d90f      	bls.n	8000a14 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80009f4:	2301      	movs	r3, #1
 80009f6:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80009f8:	6939      	ldr	r1, [r7, #16]
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f000 f98c 	bl	8000d18 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2201      	movs	r2, #1
 8000a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8000a10:	2303      	movs	r3, #3
 8000a12:	e0ae      	b.n	8000b72 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0da      	beq.n	80009d4 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8000a1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a22:	2100      	movs	r1, #0
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f000 f911 	bl	8000c4c <HAL_ETH_WritePHYRegister>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00b      	beq.n	8000a48 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000a34:	6939      	ldr	r1, [r7, #16]
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f000 f96e 	bl	8000d18 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2201      	movs	r2, #1
 8000a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8000a44:	2301      	movs	r3, #1
 8000a46:	e094      	b.n	8000b72 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8000a48:	f7ff fdec 	bl	8000624 <HAL_GetTick>
 8000a4c:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	461a      	mov	r2, r3
 8000a54:	2101      	movs	r1, #1
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f000 f890 	bl	8000b7c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000a5c:	f7ff fde2 	bl	8000624 <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d90f      	bls.n	8000a8e <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8000a72:	6939      	ldr	r1, [r7, #16]
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f000 f94f 	bl	8000d18 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	e071      	b.n	8000b72 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f003 0320 	and.w	r3, r3, #32
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d0da      	beq.n	8000a4e <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	211f      	movs	r1, #31
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f000 f86b 	bl	8000b7c <HAL_ETH_ReadPHYRegister>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d00b      	beq.n	8000ac4 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000ab0:	6939      	ldr	r1, [r7, #16]
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 f930 	bl	8000d18 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2201      	movs	r2, #1
 8000abc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	e056      	b.n	8000b72 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f003 0310 	and.w	r3, r3, #16
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d004      	beq.n	8000ad8 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	e002      	b.n	8000ade <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	f003 0304 	and.w	r3, r3, #4
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d003      	beq.n	8000af0 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	e037      	b.n	8000b60 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	e032      	b.n	8000b60 <HAL_ETH_Init+0x31c>
 8000afa:	bf00      	nop
 8000afc:	03938700 	.word	0x03938700
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40013800 	.word	0x40013800
 8000b08:	01312cff 	.word	0x01312cff
 8000b0c:	02160ebf 	.word	0x02160ebf
 8000b10:	039386ff 	.word	0x039386ff
 8000b14:	05f5e0ff 	.word	0x05f5e0ff
 8000b18:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	08db      	lsrs	r3, r3, #3
 8000b22:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	461a      	mov	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f000 f889 	bl	8000c4c <HAL_ETH_WritePHYRegister>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d00b      	beq.n	8000b58 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8000b44:	6939      	ldr	r1, [r7, #16]
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f000 f8e6 	bl	8000d18 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2201      	movs	r2, #1
 8000b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e00c      	b.n	8000b72 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8000b58:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000b5c:	f7ff fd6e 	bl	800063c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8000b60:	6939      	ldr	r1, [r7, #16]
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 f8d8 	bl	8000d18 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3720      	adds	r7, #32
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop

08000b7c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	460b      	mov	r3, r1
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	2b82      	cmp	r3, #130	; 0x82
 8000b9c:	d101      	bne.n	8000ba2 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	e050      	b.n	8000c44 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	2282      	movs	r2, #130	; 0x82
 8000ba6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	691b      	ldr	r3, [r3, #16]
 8000bb0:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	f003 031c 	and.w	r3, r3, #28
 8000bb8:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	8a1b      	ldrh	r3, [r3, #16]
 8000bbe:	02db      	lsls	r3, r3, #11
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	697a      	ldr	r2, [r7, #20]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8000bc8:	897b      	ldrh	r3, [r7, #10]
 8000bca:	019b      	lsls	r3, r3, #6
 8000bcc:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8000bd0:	697a      	ldr	r2, [r7, #20]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f023 0302 	bic.w	r3, r3, #2
 8000bdc:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000bee:	f7ff fd19 	bl	8000624 <HAL_GetTick>
 8000bf2:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000bf4:	e015      	b.n	8000c22 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8000bf6:	f7ff fd15 	bl	8000624 <HAL_GetTick>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c04:	d309      	bcc.n	8000c1a <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2200      	movs	r2, #0
 8000c12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	e014      	b.n	8000c44 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	f003 0301 	and.w	r3, r3, #1
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1e4      	bne.n	8000bf6 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	461a      	mov	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	460b      	mov	r3, r1
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b42      	cmp	r3, #66	; 0x42
 8000c6c:	d101      	bne.n	8000c72 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	e04e      	b.n	8000d10 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	2242      	movs	r2, #66	; 0x42
 8000c76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	f003 031c 	and.w	r3, r3, #28
 8000c88:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	8a1b      	ldrh	r3, [r3, #16]
 8000c8e:	02db      	lsls	r3, r3, #11
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	697a      	ldr	r2, [r7, #20]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000c98:	897b      	ldrh	r3, [r7, #10]
 8000c9a:	019b      	lsls	r3, r3, #6
 8000c9c:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8000ca0:	697a      	ldr	r2, [r7, #20]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000cc8:	f7ff fcac 	bl	8000624 <HAL_GetTick>
 8000ccc:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000cce:	e015      	b.n	8000cfc <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8000cd0:	f7ff fca8 	bl	8000624 <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cde:	d309      	bcc.n	8000cf4 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2200      	movs	r2, #0
 8000cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	e00d      	b.n	8000d10 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	691b      	ldr	r3, [r3, #16]
 8000cfa:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d1e4      	bne.n	8000cd0 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b0b0      	sub	sp, #192	; 0xc0
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d007      	beq.n	8000d3e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d34:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d3c:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8000d42:	2300      	movs	r3, #0
 8000d44:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8000d46:	2300      	movs	r3, #0
 8000d48:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8000d52:	2300      	movs	r3, #0
 8000d54:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d103      	bne.n	8000d66 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8000d5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d62:	663b      	str	r3, [r7, #96]	; 0x60
 8000d64:	e001      	b.n	8000d6a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8000d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d6e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8000d74:	2300      	movs	r3, #0
 8000d76:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8000d84:	2340      	movs	r3, #64	; 0x40
 8000d86:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8000db8:	2380      	movs	r3, #128	; 0x80
 8000dba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8000dec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000df0:	4bab      	ldr	r3, [pc, #684]	; (80010a0 <ETH_MACDMAConfig+0x388>)
 8000df2:	4013      	ands	r3, r2
 8000df4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000df8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8000dfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000dfc:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8000dfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8000e00:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8000e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8000e04:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8000e0a:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8000e0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8000e0e:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8000e10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8000e12:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8000e18:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8000e1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8000e1c:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8000e1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8000e20:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8000e22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8000e24:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8000e26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8000e28:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8000e2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8000e2c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000e2e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e32:	4313      	orrs	r3, r2
 8000e34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e40:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	f7ff fbf5 	bl	800063c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000e5a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000e5c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8000e5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000e60:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8000e62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8000e64:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8000e66:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8000e6a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8000e6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8000e70:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8000e72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8000e76:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8000e78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8000e7c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8000e80:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8000e88:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000e8a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fbd0 	bl	800063c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000ea4:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000eae:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000eb8:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8000ec4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000ec8:	f64f 7341 	movw	r3, #65345	; 0xff41
 8000ecc:	4013      	ands	r3, r2
 8000ece:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000ed2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000ed6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8000ed8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000edc:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8000ede:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8000ee2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8000ee4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8000ee8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8000eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8000eee:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8000ef0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8000ef4:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000ef6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000efa:	4313      	orrs	r3, r2
 8000efc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f08:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f7ff fb91 	bl	800063c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f22:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000f24:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8000f28:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	430a      	orrs	r2, r1
 8000f32:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000f3e:	2001      	movs	r0, #1
 8000f40:	f7ff fb7c 	bl	800063c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f4c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8000f52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f56:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8000f5c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f60:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8000f72:	2304      	movs	r3, #4
 8000f74:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8000f76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8000f7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f80:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8000f82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f86:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8000f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f8c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8000f96:	2300      	movs	r3, #0
 8000f98:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	f241 0318 	movw	r3, #4120	; 0x1018
 8000fa2:	4413      	add	r3, r2
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8000faa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000fae:	4b3d      	ldr	r3, [pc, #244]	; (80010a4 <ETH_MACDMAConfig+0x38c>)
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000fb6:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8000fb8:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000fba:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8000fbc:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8000fbe:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8000fc0:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8000fc2:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8000fc4:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8000fc6:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8000fc8:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8000fca:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8000fcc:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8000fce:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8000fd2:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8000fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8000fd6:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000fd8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f241 0318 	movw	r3, #4120	; 0x1018
 8000fea:	4413      	add	r3, r2
 8000fec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000ff0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	f241 0318 	movw	r3, #4120	; 0x1018
 8000ffa:	4413      	add	r3, r2
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001002:	2001      	movs	r0, #1
 8001004:	f7ff fb1a 	bl	800063c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	f241 0318 	movw	r3, #4120	; 0x1018
 8001010:	4413      	add	r3, r2
 8001012:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001016:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800101a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800101c:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800101e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8001020:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8001022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001024:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8001026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8001028:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800102a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800102c:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800102e:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8001030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8001032:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800103c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001040:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff faf3 	bl	800063c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800105e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001062:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d10d      	bne.n	8001088 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	f241 031c 	movw	r3, #4124	; 0x101c
 8001074:	4413      	add	r3, r2
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	6811      	ldr	r1, [r2, #0]
 800107c:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <ETH_MACDMAConfig+0x390>)
 800107e:	431a      	orrs	r2, r3
 8001080:	f241 031c 	movw	r3, #4124	; 0x101c
 8001084:	440b      	add	r3, r1
 8001086:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	461a      	mov	r2, r3
 800108e:	2100      	movs	r1, #0
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 f80b 	bl	80010ac <ETH_MACAddressConfig>
}
 8001096:	bf00      	nop
 8001098:	37c0      	adds	r7, #192	; 0xc0
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	ff20810f 	.word	0xff20810f
 80010a4:	f8de3f23 	.word	0xf8de3f23
 80010a8:	00010040 	.word	0x00010040

080010ac <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3305      	adds	r3, #5
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	021b      	lsls	r3, r3, #8
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	3204      	adds	r2, #4
 80010c4:	7812      	ldrb	r2, [r2, #0]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	4b11      	ldr	r3, [pc, #68]	; (8001114 <ETH_MACAddressConfig+0x68>)
 80010ce:	4413      	add	r3, r2
 80010d0:	461a      	mov	r2, r3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3303      	adds	r3, #3
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	061a      	lsls	r2, r3, #24
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3302      	adds	r3, #2
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	041b      	lsls	r3, r3, #16
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3301      	adds	r3, #1
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	4313      	orrs	r3, r2
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	7812      	ldrb	r2, [r2, #0]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <ETH_MACAddressConfig+0x6c>)
 80010fe:	4413      	add	r3, r2
 8001100:	461a      	mov	r2, r3
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	6013      	str	r3, [r2, #0]
}
 8001106:	bf00      	nop
 8001108:	371c      	adds	r7, #28
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40028040 	.word	0x40028040
 8001118:	40028044 	.word	0x40028044

0800111c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	e175      	b.n	8001428 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800113c:	2201      	movs	r2, #1
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	429a      	cmp	r2, r3
 8001156:	f040 8164 	bne.w	8001422 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x4e>
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	2b12      	cmp	r3, #18
 8001168:	d123      	bne.n	80011b2 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	08da      	lsrs	r2, r3, #3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3208      	adds	r2, #8
 8001172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	220f      	movs	r2, #15
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	691a      	ldr	r2, [r3, #16]
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	08da      	lsrs	r2, r3, #3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3208      	adds	r2, #8
 80011ac:	69b9      	ldr	r1, [r7, #24]
 80011ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0203 	and.w	r2, r3, #3
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d00b      	beq.n	8001206 <HAL_GPIO_Init+0xea>
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d007      	beq.n	8001206 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011fa:	2b11      	cmp	r3, #17
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2b12      	cmp	r3, #18
 8001204:	d130      	bne.n	8001268 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	2203      	movs	r2, #3
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4013      	ands	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	68da      	ldr	r2, [r3, #12]
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4313      	orrs	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800123c:	2201      	movs	r2, #1
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	43db      	mvns	r3, r3
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	4013      	ands	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 0201 	and.w	r2, r3, #1
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	2203      	movs	r2, #3
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	689a      	ldr	r2, [r3, #8]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f000 80be 	beq.w	8001422 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	4b65      	ldr	r3, [pc, #404]	; (800143c <HAL_GPIO_Init+0x320>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	4a64      	ldr	r2, [pc, #400]	; (800143c <HAL_GPIO_Init+0x320>)
 80012ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b0:	6453      	str	r3, [r2, #68]	; 0x44
 80012b2:	4b62      	ldr	r3, [pc, #392]	; (800143c <HAL_GPIO_Init+0x320>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80012be:	4a60      	ldr	r2, [pc, #384]	; (8001440 <HAL_GPIO_Init+0x324>)
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	3302      	adds	r3, #2
 80012c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	220f      	movs	r2, #15
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a57      	ldr	r2, [pc, #348]	; (8001444 <HAL_GPIO_Init+0x328>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d037      	beq.n	800135a <HAL_GPIO_Init+0x23e>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a56      	ldr	r2, [pc, #344]	; (8001448 <HAL_GPIO_Init+0x32c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d031      	beq.n	8001356 <HAL_GPIO_Init+0x23a>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a55      	ldr	r2, [pc, #340]	; (800144c <HAL_GPIO_Init+0x330>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d02b      	beq.n	8001352 <HAL_GPIO_Init+0x236>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a54      	ldr	r2, [pc, #336]	; (8001450 <HAL_GPIO_Init+0x334>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d025      	beq.n	800134e <HAL_GPIO_Init+0x232>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a53      	ldr	r2, [pc, #332]	; (8001454 <HAL_GPIO_Init+0x338>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d01f      	beq.n	800134a <HAL_GPIO_Init+0x22e>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a52      	ldr	r2, [pc, #328]	; (8001458 <HAL_GPIO_Init+0x33c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d019      	beq.n	8001346 <HAL_GPIO_Init+0x22a>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a51      	ldr	r2, [pc, #324]	; (800145c <HAL_GPIO_Init+0x340>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x226>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a50      	ldr	r2, [pc, #320]	; (8001460 <HAL_GPIO_Init+0x344>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x222>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a4f      	ldr	r2, [pc, #316]	; (8001464 <HAL_GPIO_Init+0x348>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x21e>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4e      	ldr	r2, [pc, #312]	; (8001468 <HAL_GPIO_Init+0x34c>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x21a>
 8001332:	2309      	movs	r3, #9
 8001334:	e012      	b.n	800135c <HAL_GPIO_Init+0x240>
 8001336:	230a      	movs	r3, #10
 8001338:	e010      	b.n	800135c <HAL_GPIO_Init+0x240>
 800133a:	2308      	movs	r3, #8
 800133c:	e00e      	b.n	800135c <HAL_GPIO_Init+0x240>
 800133e:	2307      	movs	r3, #7
 8001340:	e00c      	b.n	800135c <HAL_GPIO_Init+0x240>
 8001342:	2306      	movs	r3, #6
 8001344:	e00a      	b.n	800135c <HAL_GPIO_Init+0x240>
 8001346:	2305      	movs	r3, #5
 8001348:	e008      	b.n	800135c <HAL_GPIO_Init+0x240>
 800134a:	2304      	movs	r3, #4
 800134c:	e006      	b.n	800135c <HAL_GPIO_Init+0x240>
 800134e:	2303      	movs	r3, #3
 8001350:	e004      	b.n	800135c <HAL_GPIO_Init+0x240>
 8001352:	2302      	movs	r3, #2
 8001354:	e002      	b.n	800135c <HAL_GPIO_Init+0x240>
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <HAL_GPIO_Init+0x240>
 800135a:	2300      	movs	r3, #0
 800135c:	69fa      	ldr	r2, [r7, #28]
 800135e:	f002 0203 	and.w	r2, r2, #3
 8001362:	0092      	lsls	r2, r2, #2
 8001364:	4093      	lsls	r3, r2
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800136c:	4934      	ldr	r1, [pc, #208]	; (8001440 <HAL_GPIO_Init+0x324>)
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	089b      	lsrs	r3, r3, #2
 8001372:	3302      	adds	r3, #2
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800137a:	4b3c      	ldr	r3, [pc, #240]	; (800146c <HAL_GPIO_Init+0x350>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	43db      	mvns	r3, r3
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	4013      	ands	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d003      	beq.n	800139e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800139e:	4a33      	ldr	r2, [pc, #204]	; (800146c <HAL_GPIO_Init+0x350>)
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013a4:	4b31      	ldr	r3, [pc, #196]	; (800146c <HAL_GPIO_Init+0x350>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d003      	beq.n	80013c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013c8:	4a28      	ldr	r2, [pc, #160]	; (800146c <HAL_GPIO_Init+0x350>)
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ce:	4b27      	ldr	r3, [pc, #156]	; (800146c <HAL_GPIO_Init+0x350>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	43db      	mvns	r3, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4013      	ands	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013f2:	4a1e      	ldr	r2, [pc, #120]	; (800146c <HAL_GPIO_Init+0x350>)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013f8:	4b1c      	ldr	r3, [pc, #112]	; (800146c <HAL_GPIO_Init+0x350>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	43db      	mvns	r3, r3
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	4013      	ands	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	4313      	orrs	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800141c:	4a13      	ldr	r2, [pc, #76]	; (800146c <HAL_GPIO_Init+0x350>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3301      	adds	r3, #1
 8001426:	61fb      	str	r3, [r7, #28]
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	2b0f      	cmp	r3, #15
 800142c:	f67f ae86 	bls.w	800113c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001430:	bf00      	nop
 8001432:	3724      	adds	r7, #36	; 0x24
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40023800 	.word	0x40023800
 8001440:	40013800 	.word	0x40013800
 8001444:	40020000 	.word	0x40020000
 8001448:	40020400 	.word	0x40020400
 800144c:	40020800 	.word	0x40020800
 8001450:	40020c00 	.word	0x40020c00
 8001454:	40021000 	.word	0x40021000
 8001458:	40021400 	.word	0x40021400
 800145c:	40021800 	.word	0x40021800
 8001460:	40021c00 	.word	0x40021c00
 8001464:	40022000 	.word	0x40022000
 8001468:	40022400 	.word	0x40022400
 800146c:	40013c00 	.word	0x40013c00

08001470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
 800147c:	4613      	mov	r3, r2
 800147e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001480:	787b      	ldrb	r3, [r7, #1]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800148c:	e003      	b.n	8001496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800148e:	887b      	ldrh	r3, [r7, #2]
 8001490:	041a      	lsls	r2, r3, #16
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	619a      	str	r2, [r3, #24]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014ae:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	88fb      	ldrh	r3, [r7, #6]
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d006      	beq.n	80014c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014ba:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014bc:	88fb      	ldrh	r3, [r7, #6]
 80014be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014c0:	88fb      	ldrh	r3, [r7, #6]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 fff6 	bl	80054b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40013c00 	.word	0x40013c00

080014d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d6:	b08f      	sub	sp, #60	; 0x3c
 80014d8:	af0a      	add	r7, sp, #40	; 0x28
 80014da:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e10a      	b.n	80016fc <HAL_PCD_Init+0x228>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d106      	bne.n	8001500 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f004 f930 	bl	8005760 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2203      	movs	r2, #3
 8001504:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f002 f905 	bl	800371c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	687e      	ldr	r6, [r7, #4]
 800151a:	466d      	mov	r5, sp
 800151c:	f106 0410 	add.w	r4, r6, #16
 8001520:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001522:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001524:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001526:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001528:	e894 0003 	ldmia.w	r4, {r0, r1}
 800152c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001530:	1d33      	adds	r3, r6, #4
 8001532:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001534:	6838      	ldr	r0, [r7, #0]
 8001536:	f002 f899 	bl	800366c <USB_CoreInit>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d005      	beq.n	800154c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2202      	movs	r2, #2
 8001544:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e0d7      	b.n	80016fc <HAL_PCD_Init+0x228>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f002 f8f3 	bl	800373e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001558:	2300      	movs	r3, #0
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e04a      	b.n	80015f4 <HAL_PCD_Init+0x120>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800155e:	7bfa      	ldrb	r2, [r7, #15]
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	4613      	mov	r3, r2
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	1a9b      	subs	r3, r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	333d      	adds	r3, #61	; 0x3d
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	1a9b      	subs	r3, r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	333c      	adds	r3, #60	; 0x3c
 8001582:	7bfa      	ldrb	r2, [r7, #15]
 8001584:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	b298      	uxth	r0, r3
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	1a9b      	subs	r3, r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	3342      	adds	r3, #66	; 0x42
 800159a:	4602      	mov	r2, r0
 800159c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800159e:	7bfa      	ldrb	r2, [r7, #15]
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	333f      	adds	r3, #63	; 0x3f
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80015b2:	7bfa      	ldrb	r2, [r7, #15]
 80015b4:	6879      	ldr	r1, [r7, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	1a9b      	subs	r3, r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	440b      	add	r3, r1
 80015c0:	3344      	adds	r3, #68	; 0x44
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	6879      	ldr	r1, [r7, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	1a9b      	subs	r3, r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	3348      	adds	r3, #72	; 0x48
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	4613      	mov	r3, r2
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	1a9b      	subs	r3, r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	3350      	adds	r3, #80	; 0x50
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	3301      	adds	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
 80015f4:	7bfa      	ldrb	r2, [r7, #15]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d3af      	bcc.n	800155e <HAL_PCD_Init+0x8a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015fe:	2300      	movs	r3, #0
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e044      	b.n	800168e <HAL_PCD_Init+0x1ba>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001604:	7bfa      	ldrb	r2, [r7, #15]
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4613      	mov	r3, r2
 800160a:	00db      	lsls	r3, r3, #3
 800160c:	1a9b      	subs	r3, r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800161a:	7bfa      	ldrb	r2, [r7, #15]
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	1a9b      	subs	r3, r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	440b      	add	r3, r1
 8001628:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800162c:	7bfa      	ldrb	r2, [r7, #15]
 800162e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001630:	7bfa      	ldrb	r2, [r7, #15]
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	4613      	mov	r3, r2
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	1a9b      	subs	r3, r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800165c:	7bfa      	ldrb	r2, [r7, #15]
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	4613      	mov	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	1a9b      	subs	r3, r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	440b      	add	r3, r1
 800166a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001672:	7bfa      	ldrb	r2, [r7, #15]
 8001674:	6879      	ldr	r1, [r7, #4]
 8001676:	4613      	mov	r3, r2
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	1a9b      	subs	r3, r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	440b      	add	r3, r1
 8001680:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001688:	7bfb      	ldrb	r3, [r7, #15]
 800168a:	3301      	adds	r3, #1
 800168c:	73fb      	strb	r3, [r7, #15]
 800168e:	7bfa      	ldrb	r2, [r7, #15]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	429a      	cmp	r2, r3
 8001696:	d3b5      	bcc.n	8001604 <HAL_PCD_Init+0x130>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	687e      	ldr	r6, [r7, #4]
 80016a0:	466d      	mov	r5, sp
 80016a2:	f106 0410 	add.w	r4, r6, #16
 80016a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80016b6:	1d33      	adds	r3, r6, #4
 80016b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ba:	6838      	ldr	r0, [r7, #0]
 80016bc:	f002 f86a 	bl	8003794 <USB_DevInit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_PCD_Init+0x1fe>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e014      	b.n	80016fc <HAL_PCD_Init+0x228>
  }

  hpcd->USB_Address = 0U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2201      	movs	r2, #1
 80016de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d102      	bne.n	80016f0 <HAL_PCD_Init+0x21c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f000 f80a 	bl	8001704 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f002 fa2a 	bl	8003b4e <USB_DevDisconnect>

  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001704 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_PCDEx_ActivateLPM+0x44>)
 8001734:	4313      	orrs	r3, r2
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800173a:	2300      	movs	r3, #0
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	10000003 	.word	0x10000003

0800174c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001756:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800175a:	6013      	str	r3, [r2, #0]
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	40007000 	.word	0x40007000

0800176c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	4b23      	ldr	r3, [pc, #140]	; (8001804 <HAL_PWREx_EnableOverDrive+0x98>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	4a22      	ldr	r2, [pc, #136]	; (8001804 <HAL_PWREx_EnableOverDrive+0x98>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001780:	6413      	str	r3, [r2, #64]	; 0x40
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_PWREx_EnableOverDrive+0x98>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800178e:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a1d      	ldr	r2, [pc, #116]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001798:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800179a:	f7fe ff43 	bl	8000624 <HAL_GetTick>
 800179e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017a0:	e009      	b.n	80017b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017a2:	f7fe ff3f 	bl	8000624 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017b0:	d901      	bls.n	80017b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e022      	b.n	80017fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017b6:	4b14      	ldr	r3, [pc, #80]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c2:	d1ee      	bne.n	80017a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80017c4:	4b10      	ldr	r3, [pc, #64]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a0f      	ldr	r2, [pc, #60]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017d0:	f7fe ff28 	bl	8000624 <HAL_GetTick>
 80017d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80017d6:	e009      	b.n	80017ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017d8:	f7fe ff24 	bl	8000624 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017e6:	d901      	bls.n	80017ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e007      	b.n	80017fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80017f8:	d1ee      	bne.n	80017d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40023800 	.word	0x40023800
 8001808:	40007000 	.word	0x40007000

0800180c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8001814:	2300      	movs	r3, #0
 8001816:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e25e      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 8087 	beq.w	800193e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001830:	4b96      	ldr	r3, [pc, #600]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b04      	cmp	r3, #4
 800183a:	d00c      	beq.n	8001856 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800183c:	4b93      	ldr	r3, [pc, #588]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 030c 	and.w	r3, r3, #12
 8001844:	2b08      	cmp	r3, #8
 8001846:	d112      	bne.n	800186e <HAL_RCC_OscConfig+0x62>
 8001848:	4b90      	ldr	r3, [pc, #576]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001850:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001854:	d10b      	bne.n	800186e <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001856:	4b8d      	ldr	r3, [pc, #564]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d06c      	beq.n	800193c <HAL_RCC_OscConfig+0x130>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d168      	bne.n	800193c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e238      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001876:	d106      	bne.n	8001886 <HAL_RCC_OscConfig+0x7a>
 8001878:	4b84      	ldr	r3, [pc, #528]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a83      	ldr	r2, [pc, #524]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800187e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001882:	6013      	str	r3, [r2, #0]
 8001884:	e02e      	b.n	80018e4 <HAL_RCC_OscConfig+0xd8>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10c      	bne.n	80018a8 <HAL_RCC_OscConfig+0x9c>
 800188e:	4b7f      	ldr	r3, [pc, #508]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a7e      	ldr	r2, [pc, #504]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	4b7c      	ldr	r3, [pc, #496]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a7b      	ldr	r2, [pc, #492]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e01d      	b.n	80018e4 <HAL_RCC_OscConfig+0xd8>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018b0:	d10c      	bne.n	80018cc <HAL_RCC_OscConfig+0xc0>
 80018b2:	4b76      	ldr	r3, [pc, #472]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a75      	ldr	r2, [pc, #468]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b73      	ldr	r3, [pc, #460]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a72      	ldr	r2, [pc, #456]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	e00b      	b.n	80018e4 <HAL_RCC_OscConfig+0xd8>
 80018cc:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a6e      	ldr	r2, [pc, #440]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b6c      	ldr	r3, [pc, #432]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a6b      	ldr	r2, [pc, #428]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80018de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d013      	beq.n	8001914 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ec:	f7fe fe9a 	bl	8000624 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f4:	f7fe fe96 	bl	8000624 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b64      	cmp	r3, #100	; 0x64
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e1ec      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	4b61      	ldr	r3, [pc, #388]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0f0      	beq.n	80018f4 <HAL_RCC_OscConfig+0xe8>
 8001912:	e014      	b.n	800193e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001914:	f7fe fe86 	bl	8000624 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800191c:	f7fe fe82 	bl	8000624 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b64      	cmp	r3, #100	; 0x64
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e1d8      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800192e:	4b57      	ldr	r3, [pc, #348]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_OscConfig+0x110>
 800193a:	e000      	b.n	800193e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d069      	beq.n	8001a1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800194a:	4b50      	ldr	r3, [pc, #320]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 030c 	and.w	r3, r3, #12
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00b      	beq.n	800196e <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001956:	4b4d      	ldr	r3, [pc, #308]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	2b08      	cmp	r3, #8
 8001960:	d11c      	bne.n	800199c <HAL_RCC_OscConfig+0x190>
 8001962:	4b4a      	ldr	r3, [pc, #296]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d116      	bne.n	800199c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196e:	4b47      	ldr	r3, [pc, #284]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d005      	beq.n	8001986 <HAL_RCC_OscConfig+0x17a>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d001      	beq.n	8001986 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e1ac      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	00db      	lsls	r3, r3, #3
 8001994:	493d      	ldr	r1, [pc, #244]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001996:	4313      	orrs	r3, r2
 8001998:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800199a:	e040      	b.n	8001a1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d023      	beq.n	80019ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019a4:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a38      	ldr	r2, [pc, #224]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b0:	f7fe fe38 	bl	8000624 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b8:	f7fe fe34 	bl	8000624 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e18a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ca:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d6:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	4929      	ldr	r1, [pc, #164]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	600b      	str	r3, [r1, #0]
 80019ea:	e018      	b.n	8001a1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a26      	ldr	r2, [pc, #152]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 80019f2:	f023 0301 	bic.w	r3, r3, #1
 80019f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7fe fe14 	bl	8000624 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a00:	f7fe fe10 	bl	8000624 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e166      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d038      	beq.n	8001a9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d019      	beq.n	8001a66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a32:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a36:	4a15      	ldr	r2, [pc, #84]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a3e:	f7fe fdf1 	bl	8000624 <HAL_GetTick>
 8001a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a46:	f7fe fded 	bl	8000624 <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e143      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0f0      	beq.n	8001a46 <HAL_RCC_OscConfig+0x23a>
 8001a64:	e01a      	b.n	8001a9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a6a:	4a08      	ldr	r2, [pc, #32]	; (8001a8c <HAL_RCC_OscConfig+0x280>)
 8001a6c:	f023 0301 	bic.w	r3, r3, #1
 8001a70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a72:	f7fe fdd7 	bl	8000624 <HAL_GetTick>
 8001a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	e00a      	b.n	8001a90 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a7a:	f7fe fdd3 	bl	8000624 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d903      	bls.n	8001a90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e129      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
 8001a8c:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a90:	4b95      	ldr	r3, [pc, #596]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1ee      	bne.n	8001a7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 80a4 	beq.w	8001bf2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aaa:	4b8f      	ldr	r3, [pc, #572]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10d      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	4b8c      	ldr	r3, [pc, #560]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	4a8b      	ldr	r2, [pc, #556]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac2:	4b89      	ldr	r3, [pc, #548]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ad2:	4b86      	ldr	r3, [pc, #536]	; (8001cec <HAL_RCC_OscConfig+0x4e0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d118      	bne.n	8001b10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001ade:	4b83      	ldr	r3, [pc, #524]	; (8001cec <HAL_RCC_OscConfig+0x4e0>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a82      	ldr	r2, [pc, #520]	; (8001cec <HAL_RCC_OscConfig+0x4e0>)
 8001ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aea:	f7fe fd9b 	bl	8000624 <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001af2:	f7fe fd97 	bl	8000624 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b64      	cmp	r3, #100	; 0x64
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e0ed      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b04:	4b79      	ldr	r3, [pc, #484]	; (8001cec <HAL_RCC_OscConfig+0x4e0>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f0      	beq.n	8001af2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d106      	bne.n	8001b26 <HAL_RCC_OscConfig+0x31a>
 8001b18:	4b73      	ldr	r3, [pc, #460]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1c:	4a72      	ldr	r2, [pc, #456]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6713      	str	r3, [r2, #112]	; 0x70
 8001b24:	e02d      	b.n	8001b82 <HAL_RCC_OscConfig+0x376>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10c      	bne.n	8001b48 <HAL_RCC_OscConfig+0x33c>
 8001b2e:	4b6e      	ldr	r3, [pc, #440]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b32:	4a6d      	ldr	r2, [pc, #436]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	6713      	str	r3, [r2, #112]	; 0x70
 8001b3a:	4b6b      	ldr	r3, [pc, #428]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3e:	4a6a      	ldr	r2, [pc, #424]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b40:	f023 0304 	bic.w	r3, r3, #4
 8001b44:	6713      	str	r3, [r2, #112]	; 0x70
 8001b46:	e01c      	b.n	8001b82 <HAL_RCC_OscConfig+0x376>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b05      	cmp	r3, #5
 8001b4e:	d10c      	bne.n	8001b6a <HAL_RCC_OscConfig+0x35e>
 8001b50:	4b65      	ldr	r3, [pc, #404]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b54:	4a64      	ldr	r2, [pc, #400]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b56:	f043 0304 	orr.w	r3, r3, #4
 8001b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b5c:	4b62      	ldr	r3, [pc, #392]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b60:	4a61      	ldr	r2, [pc, #388]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6713      	str	r3, [r2, #112]	; 0x70
 8001b68:	e00b      	b.n	8001b82 <HAL_RCC_OscConfig+0x376>
 8001b6a:	4b5f      	ldr	r3, [pc, #380]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b6e:	4a5e      	ldr	r2, [pc, #376]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6713      	str	r3, [r2, #112]	; 0x70
 8001b76:	4b5c      	ldr	r3, [pc, #368]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7a:	4a5b      	ldr	r2, [pc, #364]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001b7c:	f023 0304 	bic.w	r3, r3, #4
 8001b80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d015      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8a:	f7fe fd4b 	bl	8000624 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b90:	e00a      	b.n	8001ba8 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b92:	f7fe fd47 	bl	8000624 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e09b      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba8:	4b4f      	ldr	r3, [pc, #316]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d0ee      	beq.n	8001b92 <HAL_RCC_OscConfig+0x386>
 8001bb4:	e014      	b.n	8001be0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb6:	f7fe fd35 	bl	8000624 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bbe:	f7fe fd31 	bl	8000624 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e085      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd4:	4b44      	ldr	r3, [pc, #272]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1ee      	bne.n	8001bbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001be0:	7dfb      	ldrb	r3, [r7, #23]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d105      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be6:	4b40      	ldr	r3, [pc, #256]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	4a3f      	ldr	r2, [pc, #252]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d071      	beq.n	8001cde <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bfa:	4b3b      	ldr	r3, [pc, #236]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 030c 	and.w	r3, r3, #12
 8001c02:	2b08      	cmp	r3, #8
 8001c04:	d069      	beq.n	8001cda <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d14b      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0e:	4b36      	ldr	r3, [pc, #216]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a35      	ldr	r2, [pc, #212]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1a:	f7fe fd03 	bl	8000624 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c22:	f7fe fcff 	bl	8000624 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e055      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c34:	4b2c      	ldr	r3, [pc, #176]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1f0      	bne.n	8001c22 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69da      	ldr	r2, [r3, #28]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4e:	019b      	lsls	r3, r3, #6
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c56:	085b      	lsrs	r3, r3, #1
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	041b      	lsls	r3, r3, #16
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c62:	061b      	lsls	r3, r3, #24
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	071b      	lsls	r3, r3, #28
 8001c6c:	491e      	ldr	r1, [pc, #120]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c72:	4b1d      	ldr	r3, [pc, #116]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a1c      	ldr	r2, [pc, #112]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7e:	f7fe fcd1 	bl	8000624 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c86:	f7fe fccd 	bl	8000624 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e023      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c98:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0f0      	beq.n	8001c86 <HAL_RCC_OscConfig+0x47a>
 8001ca4:	e01b      	b.n	8001cde <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a0f      	ldr	r2, [pc, #60]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001cac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb2:	f7fe fcb7 	bl	8000624 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cba:	f7fe fcb3 	bl	8000624 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e009      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_RCC_OscConfig+0x4dc>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1f0      	bne.n	8001cba <HAL_RCC_OscConfig+0x4ae>
 8001cd8:	e001      	b.n	8001cde <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40007000 	.word	0x40007000

08001cf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0ce      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d08:	4b69      	ldr	r3, [pc, #420]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d910      	bls.n	8001d38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d16:	4b66      	ldr	r3, [pc, #408]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 020f 	bic.w	r2, r3, #15
 8001d1e:	4964      	ldr	r1, [pc, #400]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d26:	4b62      	ldr	r3, [pc, #392]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d001      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0b6      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d020      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d50:	4b58      	ldr	r3, [pc, #352]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4a57      	ldr	r2, [pc, #348]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d68:	4b52      	ldr	r3, [pc, #328]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	4a51      	ldr	r2, [pc, #324]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d74:	4b4f      	ldr	r3, [pc, #316]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	494c      	ldr	r1, [pc, #304]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d040      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d107      	bne.n	8001daa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	4b46      	ldr	r3, [pc, #280]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d115      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e07d      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d107      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db2:	4b40      	ldr	r3, [pc, #256]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d109      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e071      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc2:	4b3c      	ldr	r3, [pc, #240]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e069      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd2:	4b38      	ldr	r3, [pc, #224]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f023 0203 	bic.w	r2, r3, #3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	4935      	ldr	r1, [pc, #212]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de4:	f7fe fc1e 	bl	8000624 <HAL_GetTick>
 8001de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dea:	e00a      	b.n	8001e02 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dec:	f7fe fc1a 	bl	8000624 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e051      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e02:	4b2c      	ldr	r3, [pc, #176]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 020c 	and.w	r2, r3, #12
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d1eb      	bne.n	8001dec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e14:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 030f 	and.w	r3, r3, #15
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d210      	bcs.n	8001e44 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e22:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 020f 	bic.w	r2, r3, #15
 8001e2a:	4921      	ldr	r1, [pc, #132]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e32:	4b1f      	ldr	r3, [pc, #124]	; (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d001      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e030      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e50:	4b18      	ldr	r3, [pc, #96]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	4915      	ldr	r1, [pc, #84]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d009      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	490d      	ldr	r1, [pc, #52]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e82:	f000 f81d 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 8001e86:	4601      	mov	r1, r0
 8001e88:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	4a09      	ldr	r2, [pc, #36]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	fa21 f303 	lsr.w	r3, r1, r3
 8001e9a:	4a08      	ldr	r2, [pc, #32]	; (8001ebc <HAL_RCC_ClockConfig+0x1cc>)
 8001e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f003 fcba 	bl	8005818 <HAL_InitTick>

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023c00 	.word	0x40023c00
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	080062f8 	.word	0x080062f8
 8001ebc:	20000008 	.word	0x20000008

08001ec0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ed6:	4b63      	ldr	r3, [pc, #396]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d007      	beq.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x32>
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d008      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x38>
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f040 80b4 	bne.w	8002054 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001eec:	4b5e      	ldr	r3, [pc, #376]	; (8002068 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001eee:	60bb      	str	r3, [r7, #8]
       break;
 8001ef0:	e0b3      	b.n	800205a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ef2:	4b5e      	ldr	r3, [pc, #376]	; (800206c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001ef4:	60bb      	str	r3, [r7, #8]
      break;
 8001ef6:	e0b0      	b.n	800205a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ef8:	4b5a      	ldr	r3, [pc, #360]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f00:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f02:	4b58      	ldr	r3, [pc, #352]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d04a      	beq.n	8001fa4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f0e:	4b55      	ldr	r3, [pc, #340]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	099b      	lsrs	r3, r3, #6
 8001f14:	f04f 0400 	mov.w	r4, #0
 8001f18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	ea03 0501 	and.w	r5, r3, r1
 8001f24:	ea04 0602 	and.w	r6, r4, r2
 8001f28:	4629      	mov	r1, r5
 8001f2a:	4632      	mov	r2, r6
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	f04f 0400 	mov.w	r4, #0
 8001f34:	0154      	lsls	r4, r2, #5
 8001f36:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f3a:	014b      	lsls	r3, r1, #5
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4622      	mov	r2, r4
 8001f40:	1b49      	subs	r1, r1, r5
 8001f42:	eb62 0206 	sbc.w	r2, r2, r6
 8001f46:	f04f 0300 	mov.w	r3, #0
 8001f4a:	f04f 0400 	mov.w	r4, #0
 8001f4e:	0194      	lsls	r4, r2, #6
 8001f50:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001f54:	018b      	lsls	r3, r1, #6
 8001f56:	1a5b      	subs	r3, r3, r1
 8001f58:	eb64 0402 	sbc.w	r4, r4, r2
 8001f5c:	f04f 0100 	mov.w	r1, #0
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	00e2      	lsls	r2, r4, #3
 8001f66:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001f6a:	00d9      	lsls	r1, r3, #3
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4614      	mov	r4, r2
 8001f70:	195b      	adds	r3, r3, r5
 8001f72:	eb44 0406 	adc.w	r4, r4, r6
 8001f76:	f04f 0100 	mov.w	r1, #0
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	0262      	lsls	r2, r4, #9
 8001f80:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001f84:	0259      	lsls	r1, r3, #9
 8001f86:	460b      	mov	r3, r1
 8001f88:	4614      	mov	r4, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f04f 0400 	mov.w	r4, #0
 8001f94:	461a      	mov	r2, r3
 8001f96:	4623      	mov	r3, r4
 8001f98:	f7fe f9a2 	bl	80002e0 <__aeabi_uldivmod>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	460c      	mov	r4, r1
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	e049      	b.n	8002038 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fa4:	4b2f      	ldr	r3, [pc, #188]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	099b      	lsrs	r3, r3, #6
 8001faa:	f04f 0400 	mov.w	r4, #0
 8001fae:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	ea03 0501 	and.w	r5, r3, r1
 8001fba:	ea04 0602 	and.w	r6, r4, r2
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	4632      	mov	r2, r6
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	f04f 0400 	mov.w	r4, #0
 8001fca:	0154      	lsls	r4, r2, #5
 8001fcc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fd0:	014b      	lsls	r3, r1, #5
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	1b49      	subs	r1, r1, r5
 8001fd8:	eb62 0206 	sbc.w	r2, r2, r6
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	f04f 0400 	mov.w	r4, #0
 8001fe4:	0194      	lsls	r4, r2, #6
 8001fe6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001fea:	018b      	lsls	r3, r1, #6
 8001fec:	1a5b      	subs	r3, r3, r1
 8001fee:	eb64 0402 	sbc.w	r4, r4, r2
 8001ff2:	f04f 0100 	mov.w	r1, #0
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	00e2      	lsls	r2, r4, #3
 8001ffc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002000:	00d9      	lsls	r1, r3, #3
 8002002:	460b      	mov	r3, r1
 8002004:	4614      	mov	r4, r2
 8002006:	195b      	adds	r3, r3, r5
 8002008:	eb44 0406 	adc.w	r4, r4, r6
 800200c:	f04f 0100 	mov.w	r1, #0
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	02a2      	lsls	r2, r4, #10
 8002016:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800201a:	0299      	lsls	r1, r3, #10
 800201c:	460b      	mov	r3, r1
 800201e:	4614      	mov	r4, r2
 8002020:	4618      	mov	r0, r3
 8002022:	4621      	mov	r1, r4
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f04f 0400 	mov.w	r4, #0
 800202a:	461a      	mov	r2, r3
 800202c:	4623      	mov	r3, r4
 800202e:	f7fe f957 	bl	80002e0 <__aeabi_uldivmod>
 8002032:	4603      	mov	r3, r0
 8002034:	460c      	mov	r4, r1
 8002036:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	0c1b      	lsrs	r3, r3, #16
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	3301      	adds	r3, #1
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002050:	60bb      	str	r3, [r7, #8]
      break;
 8002052:	e002      	b.n	800205a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002054:	4b04      	ldr	r3, [pc, #16]	; (8002068 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002056:	60bb      	str	r3, [r7, #8]
      break;
 8002058:	bf00      	nop
    }
  }
  return sysclockfreq;
 800205a:	68bb      	ldr	r3, [r7, #8]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002064:	40023800 	.word	0x40023800
 8002068:	00f42400 	.word	0x00f42400
 800206c:	007a1200 	.word	0x007a1200

08002070 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_RCC_GetHCLKFreq+0x14>)
 8002076:	681b      	ldr	r3, [r3, #0]
}
 8002078:	4618      	mov	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000008 	.word	0x20000008

08002088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800208c:	f7ff fff0 	bl	8002070 <HAL_RCC_GetHCLKFreq>
 8002090:	4601      	mov	r1, r0
 8002092:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	0a9b      	lsrs	r3, r3, #10
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	4a03      	ldr	r2, [pc, #12]	; (80020ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800209e:	5cd3      	ldrb	r3, [r2, r3]
 80020a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40023800 	.word	0x40023800
 80020ac:	08006308 	.word	0x08006308

080020b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80020b4:	f7ff ffdc 	bl	8002070 <HAL_RCC_GetHCLKFreq>
 80020b8:	4601      	mov	r1, r0
 80020ba:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	0b5b      	lsrs	r3, r3, #13
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020c6:	5cd3      	ldrb	r3, [r2, r3]
 80020c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40023800 	.word	0x40023800
 80020d4:	08006308 	.word	0x08006308

080020d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	220f      	movs	r2, #15
 80020e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80020e8:	4b12      	ldr	r3, [pc, #72]	; (8002134 <HAL_RCC_GetClockConfig+0x5c>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 0203 	and.w	r2, r3, #3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80020f4:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <HAL_RCC_GetClockConfig+0x5c>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002100:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <HAL_RCC_GetClockConfig+0x5c>)
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800210c:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_RCC_GetClockConfig+0x5c>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	08db      	lsrs	r3, r3, #3
 8002112:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <HAL_RCC_GetClockConfig+0x60>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 020f 	and.w	r2, r3, #15
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	601a      	str	r2, [r3, #0]
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800
 8002138:	40023c00 	.word	0x40023c00

0800213c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d012      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002164:	4b69      	ldr	r3, [pc, #420]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4a68      	ldr	r2, [pc, #416]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800216a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800216e:	6093      	str	r3, [r2, #8]
 8002170:	4b66      	ldr	r3, [pc, #408]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002178:	4964      	ldr	r1, [pc, #400]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800217a:	4313      	orrs	r3, r2
 800217c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002186:	2301      	movs	r3, #1
 8002188:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d017      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002196:	4b5d      	ldr	r3, [pc, #372]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002198:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800219c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a4:	4959      	ldr	r1, [pc, #356]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021b4:	d101      	bne.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d017      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021d2:	4b4e      	ldr	r3, [pc, #312]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	494a      	ldr	r1, [pc, #296]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021f0:	d101      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80021f2:	2301      	movs	r3, #1
 80021f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80021fe:	2301      	movs	r3, #1
 8002200:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800220e:	2301      	movs	r3, #1
 8002210:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0320 	and.w	r3, r3, #32
 800221a:	2b00      	cmp	r3, #0
 800221c:	f000 808b 	beq.w	8002336 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002220:	4b3a      	ldr	r3, [pc, #232]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	4a39      	ldr	r2, [pc, #228]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222a:	6413      	str	r3, [r2, #64]	; 0x40
 800222c:	4b37      	ldr	r3, [pc, #220]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002238:	4b35      	ldr	r3, [pc, #212]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a34      	ldr	r2, [pc, #208]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002242:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002244:	f7fe f9ee 	bl	8000624 <HAL_GetTick>
 8002248:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800224a:	e008      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224c:	f7fe f9ea 	bl	8000624 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	; 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e38d      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800225e:	4b2c      	ldr	r3, [pc, #176]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800226a:	4b28      	ldr	r3, [pc, #160]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800226c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800226e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002272:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d035      	beq.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d02e      	beq.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002288:	4b20      	ldr	r3, [pc, #128]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800228a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800228c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002290:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002292:	4b1e      	ldr	r3, [pc, #120]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002296:	4a1d      	ldr	r2, [pc, #116]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800229e:	4b1b      	ldr	r3, [pc, #108]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a2:	4a1a      	ldr	r2, [pc, #104]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80022aa:	4a18      	ldr	r2, [pc, #96]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80022b0:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d114      	bne.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022bc:	f7fe f9b2 	bl	8000624 <HAL_GetTick>
 80022c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c2:	e00a      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022c4:	f7fe f9ae 	bl	8000624 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d901      	bls.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e34f      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0ee      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022f2:	d111      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002302:	400b      	ands	r3, r1
 8002304:	4901      	ldr	r1, [pc, #4]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002306:	4313      	orrs	r3, r2
 8002308:	608b      	str	r3, [r1, #8]
 800230a:	e00b      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800230c:	40023800 	.word	0x40023800
 8002310:	40007000 	.word	0x40007000
 8002314:	0ffffcff 	.word	0x0ffffcff
 8002318:	4bb3      	ldr	r3, [pc, #716]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	4ab2      	ldr	r2, [pc, #712]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800231e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002322:	6093      	str	r3, [r2, #8]
 8002324:	4bb0      	ldr	r3, [pc, #704]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002326:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002330:	49ad      	ldr	r1, [pc, #692]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002332:	4313      	orrs	r3, r2
 8002334:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0310 	and.w	r3, r3, #16
 800233e:	2b00      	cmp	r3, #0
 8002340:	d010      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002342:	4ba9      	ldr	r3, [pc, #676]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002344:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002348:	4aa7      	ldr	r2, [pc, #668]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800234a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800234e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002352:	4ba5      	ldr	r3, [pc, #660]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002354:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235c:	49a2      	ldr	r1, [pc, #648]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00a      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002370:	4b9d      	ldr	r3, [pc, #628]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002376:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800237e:	499a      	ldr	r1, [pc, #616]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00a      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002392:	4b95      	ldr	r3, [pc, #596]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002398:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023a0:	4991      	ldr	r1, [pc, #580]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00a      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023b4:	4b8c      	ldr	r3, [pc, #560]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023c2:	4989      	ldr	r1, [pc, #548]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00a      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023d6:	4b84      	ldr	r3, [pc, #528]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e4:	4980      	ldr	r1, [pc, #512]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00a      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023f8:	4b7b      	ldr	r3, [pc, #492]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80023fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	4978      	ldr	r1, [pc, #480]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00a      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800241a:	4b73      	ldr	r3, [pc, #460]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800241c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002420:	f023 020c 	bic.w	r2, r3, #12
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002428:	496f      	ldr	r1, [pc, #444]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800242a:	4313      	orrs	r3, r2
 800242c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00a      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800243c:	4b6a      	ldr	r3, [pc, #424]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002442:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244a:	4967      	ldr	r1, [pc, #412]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00a      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800245e:	4b62      	ldr	r3, [pc, #392]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002464:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800246c:	495e      	ldr	r1, [pc, #376]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800246e:	4313      	orrs	r3, r2
 8002470:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00a      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002480:	4b59      	ldr	r3, [pc, #356]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002486:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248e:	4956      	ldr	r1, [pc, #344]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002490:	4313      	orrs	r3, r2
 8002492:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00a      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80024a2:	4b51      	ldr	r3, [pc, #324]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b0:	494d      	ldr	r1, [pc, #308]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00a      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80024c4:	4b48      	ldr	r3, [pc, #288]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d2:	4945      	ldr	r1, [pc, #276]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d00a      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80024e6:	4b40      	ldr	r3, [pc, #256]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f4:	493c      	ldr	r1, [pc, #240]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00a      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002508:	4b37      	ldr	r3, [pc, #220]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800250a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800250e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002516:	4934      	ldr	r1, [pc, #208]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002518:	4313      	orrs	r3, r2
 800251a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d011      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800252a:	4b2f      	ldr	r3, [pc, #188]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800252c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002530:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002538:	492b      	ldr	r1, [pc, #172]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800253a:	4313      	orrs	r3, r2
 800253c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002544:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002548:	d101      	bne.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800254a:	2301      	movs	r3, #1
 800254c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800255a:	2301      	movs	r3, #1
 800255c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00a      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800256a:	4b1f      	ldr	r3, [pc, #124]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800256c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002570:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002578:	491b      	ldr	r1, [pc, #108]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800257a:	4313      	orrs	r3, r2
 800257c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00b      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800258c:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800258e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002592:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800259c:	4912      	ldr	r1, [pc, #72]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00b      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80025b0:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025c0:	4909      	ldr	r1, [pc, #36]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00f      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025d4:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025da:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e4:	e002      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80025e6:	bf00      	nop
 80025e8:	40023800 	.word	0x40023800
 80025ec:	4985      	ldr	r1, [pc, #532]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00b      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002600:	4b80      	ldr	r3, [pc, #512]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002602:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002606:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002610:	497c      	ldr	r1, [pc, #496]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002612:	4313      	orrs	r3, r2
 8002614:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d005      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002626:	f040 80d6 	bne.w	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800262a:	4b76      	ldr	r3, [pc, #472]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a75      	ldr	r2, [pc, #468]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002630:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002634:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002636:	f7fd fff5 	bl	8000624 <HAL_GetTick>
 800263a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800263e:	f7fd fff1 	bl	8000624 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b64      	cmp	r3, #100	; 0x64
 800264a:	d901      	bls.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e194      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002650:	4b6c      	ldr	r3, [pc, #432]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1f0      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0301 	and.w	r3, r3, #1
 8002664:	2b00      	cmp	r3, #0
 8002666:	d021      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800266c:	2b00      	cmp	r3, #0
 800266e:	d11d      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002670:	4b64      	ldr	r3, [pc, #400]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002676:	0c1b      	lsrs	r3, r3, #16
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800267e:	4b61      	ldr	r3, [pc, #388]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002680:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002684:	0e1b      	lsrs	r3, r3, #24
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	019a      	lsls	r2, r3, #6
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	041b      	lsls	r3, r3, #16
 8002696:	431a      	orrs	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	061b      	lsls	r3, r3, #24
 800269c:	431a      	orrs	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	071b      	lsls	r3, r3, #28
 80026a4:	4957      	ldr	r1, [pc, #348]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026c0:	d00a      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d02e      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026d6:	d129      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80026d8:	4b4a      	ldr	r3, [pc, #296]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80026da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026de:	0c1b      	lsrs	r3, r3, #16
 80026e0:	f003 0303 	and.w	r3, r3, #3
 80026e4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026e6:	4b47      	ldr	r3, [pc, #284]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80026e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026ec:	0f1b      	lsrs	r3, r3, #28
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	019a      	lsls	r2, r3, #6
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	041b      	lsls	r3, r3, #16
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	061b      	lsls	r3, r3, #24
 8002706:	431a      	orrs	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	071b      	lsls	r3, r3, #28
 800270c:	493d      	ldr	r1, [pc, #244]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002714:	4b3b      	ldr	r3, [pc, #236]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800271a:	f023 021f 	bic.w	r2, r3, #31
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002722:	3b01      	subs	r3, #1
 8002724:	4937      	ldr	r1, [pc, #220]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002726:	4313      	orrs	r3, r2
 8002728:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01d      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002738:	4b32      	ldr	r3, [pc, #200]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800273a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800273e:	0e1b      	lsrs	r3, r3, #24
 8002740:	f003 030f 	and.w	r3, r3, #15
 8002744:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002746:	4b2f      	ldr	r3, [pc, #188]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002748:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800274c:	0f1b      	lsrs	r3, r3, #28
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	019a      	lsls	r2, r3, #6
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	041b      	lsls	r3, r3, #16
 8002760:	431a      	orrs	r2, r3
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	061b      	lsls	r3, r3, #24
 8002766:	431a      	orrs	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	071b      	lsls	r3, r3, #28
 800276c:	4925      	ldr	r1, [pc, #148]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800276e:	4313      	orrs	r3, r2
 8002770:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d011      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	019a      	lsls	r2, r3, #6
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	041b      	lsls	r3, r3, #16
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	061b      	lsls	r3, r3, #24
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	071b      	lsls	r3, r3, #28
 800279c:	4919      	ldr	r1, [pc, #100]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80027a4:	4b17      	ldr	r3, [pc, #92]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a16      	ldr	r2, [pc, #88]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b0:	f7fd ff38 	bl	8000624 <HAL_GetTick>
 80027b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80027b8:	f7fd ff34 	bl	8000624 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b64      	cmp	r3, #100	; 0x64
 80027c4:	d901      	bls.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e0d7      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027ca:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	f040 80cd 	bne.w	8002978 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a08      	ldr	r2, [pc, #32]	; (8002804 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027ea:	f7fd ff1b 	bl	8000624 <HAL_GetTick>
 80027ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027f0:	e00a      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80027f2:	f7fd ff17 	bl	8000624 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b64      	cmp	r3, #100	; 0x64
 80027fe:	d903      	bls.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e0ba      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8002804:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002808:	4b5e      	ldr	r3, [pc, #376]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002814:	d0ed      	beq.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002826:	2b00      	cmp	r3, #0
 8002828:	d009      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002832:	2b00      	cmp	r3, #0
 8002834:	d02e      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	2b00      	cmp	r3, #0
 800283c:	d12a      	bne.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800283e:	4b51      	ldr	r3, [pc, #324]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002844:	0c1b      	lsrs	r3, r3, #16
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800284c:	4b4d      	ldr	r3, [pc, #308]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800284e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002852:	0f1b      	lsrs	r3, r3, #28
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	019a      	lsls	r2, r3, #6
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	041b      	lsls	r3, r3, #16
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	061b      	lsls	r3, r3, #24
 800286c:	431a      	orrs	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	071b      	lsls	r3, r3, #28
 8002872:	4944      	ldr	r1, [pc, #272]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002874:	4313      	orrs	r3, r2
 8002876:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800287a:	4b42      	ldr	r3, [pc, #264]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800287c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002880:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002888:	3b01      	subs	r3, #1
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	493d      	ldr	r1, [pc, #244]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800288e:	4313      	orrs	r3, r2
 8002890:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d022      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028a8:	d11d      	bne.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028aa:	4b36      	ldr	r3, [pc, #216]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80028ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b0:	0e1b      	lsrs	r3, r3, #24
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80028b8:	4b32      	ldr	r3, [pc, #200]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	0f1b      	lsrs	r3, r3, #28
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	019a      	lsls	r2, r3, #6
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	041b      	lsls	r3, r3, #16
 80028d2:	431a      	orrs	r2, r3
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	061b      	lsls	r3, r3, #24
 80028d8:	431a      	orrs	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	071b      	lsls	r3, r3, #28
 80028de:	4929      	ldr	r1, [pc, #164]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d028      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028f2:	4b24      	ldr	r3, [pc, #144]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80028f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f8:	0e1b      	lsrs	r3, r3, #24
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002900:	4b20      	ldr	r3, [pc, #128]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002906:	0c1b      	lsrs	r3, r3, #16
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	019a      	lsls	r2, r3, #6
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	041b      	lsls	r3, r3, #16
 8002918:	431a      	orrs	r2, r3
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	061b      	lsls	r3, r3, #24
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	071b      	lsls	r3, r3, #28
 8002926:	4917      	ldr	r1, [pc, #92]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002928:	4313      	orrs	r3, r2
 800292a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800292e:	4b15      	ldr	r3, [pc, #84]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002934:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293c:	4911      	ldr	r1, [pc, #68]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800293e:	4313      	orrs	r3, r2
 8002940:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002944:	4b0f      	ldr	r3, [pc, #60]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a0e      	ldr	r2, [pc, #56]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800294a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800294e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002950:	f7fd fe68 	bl	8000624 <HAL_GetTick>
 8002954:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002956:	e008      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002958:	f7fd fe64 	bl	8000624 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b64      	cmp	r3, #100	; 0x64
 8002964:	d901      	bls.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e007      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800296a:	4b06      	ldr	r3, [pc, #24]	; (8002984 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002972:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002976:	d1ef      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3720      	adds	r7, #32
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800

08002988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e01d      	b.n	80029d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d106      	bne.n	80029b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f815 	bl	80029de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3304      	adds	r3, #4
 80029c4:	4619      	mov	r1, r3
 80029c6:	4610      	mov	r0, r2
 80029c8:	f000 f986 	bl	8002cd8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0201 	orr.w	r2, r2, #1
 8002a0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <HAL_TIM_Base_Start_IT+0x50>)
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	d00b      	beq.n	8002a36 <HAL_TIM_Base_Start_IT+0x42>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a24:	d007      	beq.n	8002a36 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0201 	orr.w	r2, r2, #1
 8002a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	00010007 	.word	0x00010007

08002a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d122      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d11b      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0202 	mvn.w	r2, #2
 8002a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f905 	bl	8002c9a <HAL_TIM_IC_CaptureCallback>
 8002a90:	e005      	b.n	8002a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f8f7 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f908 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d122      	bne.n	8002af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d11b      	bne.n	8002af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0204 	mvn.w	r2, #4
 8002ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f8db 	bl	8002c9a <HAL_TIM_IC_CaptureCallback>
 8002ae4:	e005      	b.n	8002af2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f8cd 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f8de 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d122      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d11b      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0208 	mvn.w	r2, #8
 8002b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2204      	movs	r2, #4
 8002b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f8b1 	bl	8002c9a <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f8a3 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f8b4 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b10      	cmp	r3, #16
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0310 	and.w	r3, r3, #16
 8002b64:	2b10      	cmp	r3, #16
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0210 	mvn.w	r2, #16
 8002b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2208      	movs	r2, #8
 8002b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f887 	bl	8002c9a <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f879 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f88a 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d10e      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d107      	bne.n	8002bcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0201 	mvn.w	r2, #1
 8002bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f002 fc8c 	bl	80054e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd6:	2b80      	cmp	r3, #128	; 0x80
 8002bd8:	d10e      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be4:	2b80      	cmp	r3, #128	; 0x80
 8002be6:	d107      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f91a 	bl	8002e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c06:	d10e      	bne.n	8002c26 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c12:	2b80      	cmp	r3, #128	; 0x80
 8002c14:	d107      	bne.n	8002c26 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f90d 	bl	8002e40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c30:	2b40      	cmp	r3, #64	; 0x40
 8002c32:	d10e      	bne.n	8002c52 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c3e:	2b40      	cmp	r3, #64	; 0x40
 8002c40:	d107      	bne.n	8002c52 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f838 	bl	8002cc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	f003 0320 	and.w	r3, r3, #32
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d10e      	bne.n	8002c7e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b20      	cmp	r3, #32
 8002c6c:	d107      	bne.n	8002c7e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f06f 0220 	mvn.w	r2, #32
 8002c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f8cd 	bl	8002e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b083      	sub	sp, #12
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a40      	ldr	r2, [pc, #256]	; (8002dec <TIM_Base_SetConfig+0x114>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d013      	beq.n	8002d18 <TIM_Base_SetConfig+0x40>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf6:	d00f      	beq.n	8002d18 <TIM_Base_SetConfig+0x40>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a3d      	ldr	r2, [pc, #244]	; (8002df0 <TIM_Base_SetConfig+0x118>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d00b      	beq.n	8002d18 <TIM_Base_SetConfig+0x40>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a3c      	ldr	r2, [pc, #240]	; (8002df4 <TIM_Base_SetConfig+0x11c>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d007      	beq.n	8002d18 <TIM_Base_SetConfig+0x40>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a3b      	ldr	r2, [pc, #236]	; (8002df8 <TIM_Base_SetConfig+0x120>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d003      	beq.n	8002d18 <TIM_Base_SetConfig+0x40>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a3a      	ldr	r2, [pc, #232]	; (8002dfc <TIM_Base_SetConfig+0x124>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d108      	bne.n	8002d2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a2f      	ldr	r2, [pc, #188]	; (8002dec <TIM_Base_SetConfig+0x114>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d02b      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d38:	d027      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a2c      	ldr	r2, [pc, #176]	; (8002df0 <TIM_Base_SetConfig+0x118>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d023      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a2b      	ldr	r2, [pc, #172]	; (8002df4 <TIM_Base_SetConfig+0x11c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d01f      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a2a      	ldr	r2, [pc, #168]	; (8002df8 <TIM_Base_SetConfig+0x120>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d01b      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a29      	ldr	r2, [pc, #164]	; (8002dfc <TIM_Base_SetConfig+0x124>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d017      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a28      	ldr	r2, [pc, #160]	; (8002e00 <TIM_Base_SetConfig+0x128>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d013      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a27      	ldr	r2, [pc, #156]	; (8002e04 <TIM_Base_SetConfig+0x12c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d00f      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a26      	ldr	r2, [pc, #152]	; (8002e08 <TIM_Base_SetConfig+0x130>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00b      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a25      	ldr	r2, [pc, #148]	; (8002e0c <TIM_Base_SetConfig+0x134>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d007      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a24      	ldr	r2, [pc, #144]	; (8002e10 <TIM_Base_SetConfig+0x138>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d003      	beq.n	8002d8a <TIM_Base_SetConfig+0xb2>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a23      	ldr	r2, [pc, #140]	; (8002e14 <TIM_Base_SetConfig+0x13c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d108      	bne.n	8002d9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <TIM_Base_SetConfig+0x114>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d003      	beq.n	8002dd0 <TIM_Base_SetConfig+0xf8>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a0c      	ldr	r2, [pc, #48]	; (8002dfc <TIM_Base_SetConfig+0x124>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d103      	bne.n	8002dd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	691a      	ldr	r2, [r3, #16]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	615a      	str	r2, [r3, #20]
}
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	40010000 	.word	0x40010000
 8002df0:	40000400 	.word	0x40000400
 8002df4:	40000800 	.word	0x40000800
 8002df8:	40000c00 	.word	0x40000c00
 8002dfc:	40010400 	.word	0x40010400
 8002e00:	40014000 	.word	0x40014000
 8002e04:	40014400 	.word	0x40014400
 8002e08:	40014800 	.word	0x40014800
 8002e0c:	40001800 	.word	0x40001800
 8002e10:	40001c00 	.word	0x40001c00
 8002e14:	40002000 	.word	0x40002000

08002e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e040      	b.n	8002ee8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f002 fc2e 	bl	80056d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2224      	movs	r2, #36	; 0x24
 8002e80:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0201 	bic.w	r2, r2, #1
 8002e90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f82c 	bl	8002ef0 <UART_SetConfig>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e022      	b.n	8002ee8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d002      	beq.n	8002eb0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 fac4 	bl	8003438 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ebe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ece:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 0201 	orr.w	r2, r2, #1
 8002ede:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fb4b 	bl	800357c <UART_CheckIdleState>
 8002ee6:	4603      	mov	r3, r0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4bb1      	ldr	r3, [pc, #708]	; (80031e4 <UART_SetConfig+0x2f4>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6812      	ldr	r2, [r2, #0]
 8002f26:	6939      	ldr	r1, [r7, #16]
 8002f28:	430b      	orrs	r3, r1
 8002f2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a9f      	ldr	r2, [pc, #636]	; (80031e8 <UART_SetConfig+0x2f8>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d121      	bne.n	8002fb4 <UART_SetConfig+0xc4>
 8002f70:	4b9e      	ldr	r3, [pc, #632]	; (80031ec <UART_SetConfig+0x2fc>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d816      	bhi.n	8002fac <UART_SetConfig+0xbc>
 8002f7e:	a201      	add	r2, pc, #4	; (adr r2, 8002f84 <UART_SetConfig+0x94>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08002f95 	.word	0x08002f95
 8002f88:	08002fa1 	.word	0x08002fa1
 8002f8c:	08002f9b 	.word	0x08002f9b
 8002f90:	08002fa7 	.word	0x08002fa7
 8002f94:	2301      	movs	r3, #1
 8002f96:	77fb      	strb	r3, [r7, #31]
 8002f98:	e151      	b.n	800323e <UART_SetConfig+0x34e>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	77fb      	strb	r3, [r7, #31]
 8002f9e:	e14e      	b.n	800323e <UART_SetConfig+0x34e>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	77fb      	strb	r3, [r7, #31]
 8002fa4:	e14b      	b.n	800323e <UART_SetConfig+0x34e>
 8002fa6:	2308      	movs	r3, #8
 8002fa8:	77fb      	strb	r3, [r7, #31]
 8002faa:	e148      	b.n	800323e <UART_SetConfig+0x34e>
 8002fac:	2310      	movs	r3, #16
 8002fae:	77fb      	strb	r3, [r7, #31]
 8002fb0:	bf00      	nop
 8002fb2:	e144      	b.n	800323e <UART_SetConfig+0x34e>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a8d      	ldr	r2, [pc, #564]	; (80031f0 <UART_SetConfig+0x300>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d134      	bne.n	8003028 <UART_SetConfig+0x138>
 8002fbe:	4b8b      	ldr	r3, [pc, #556]	; (80031ec <UART_SetConfig+0x2fc>)
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc4:	f003 030c 	and.w	r3, r3, #12
 8002fc8:	2b0c      	cmp	r3, #12
 8002fca:	d829      	bhi.n	8003020 <UART_SetConfig+0x130>
 8002fcc:	a201      	add	r2, pc, #4	; (adr r2, 8002fd4 <UART_SetConfig+0xe4>)
 8002fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd2:	bf00      	nop
 8002fd4:	08003009 	.word	0x08003009
 8002fd8:	08003021 	.word	0x08003021
 8002fdc:	08003021 	.word	0x08003021
 8002fe0:	08003021 	.word	0x08003021
 8002fe4:	08003015 	.word	0x08003015
 8002fe8:	08003021 	.word	0x08003021
 8002fec:	08003021 	.word	0x08003021
 8002ff0:	08003021 	.word	0x08003021
 8002ff4:	0800300f 	.word	0x0800300f
 8002ff8:	08003021 	.word	0x08003021
 8002ffc:	08003021 	.word	0x08003021
 8003000:	08003021 	.word	0x08003021
 8003004:	0800301b 	.word	0x0800301b
 8003008:	2300      	movs	r3, #0
 800300a:	77fb      	strb	r3, [r7, #31]
 800300c:	e117      	b.n	800323e <UART_SetConfig+0x34e>
 800300e:	2302      	movs	r3, #2
 8003010:	77fb      	strb	r3, [r7, #31]
 8003012:	e114      	b.n	800323e <UART_SetConfig+0x34e>
 8003014:	2304      	movs	r3, #4
 8003016:	77fb      	strb	r3, [r7, #31]
 8003018:	e111      	b.n	800323e <UART_SetConfig+0x34e>
 800301a:	2308      	movs	r3, #8
 800301c:	77fb      	strb	r3, [r7, #31]
 800301e:	e10e      	b.n	800323e <UART_SetConfig+0x34e>
 8003020:	2310      	movs	r3, #16
 8003022:	77fb      	strb	r3, [r7, #31]
 8003024:	bf00      	nop
 8003026:	e10a      	b.n	800323e <UART_SetConfig+0x34e>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a71      	ldr	r2, [pc, #452]	; (80031f4 <UART_SetConfig+0x304>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d120      	bne.n	8003074 <UART_SetConfig+0x184>
 8003032:	4b6e      	ldr	r3, [pc, #440]	; (80031ec <UART_SetConfig+0x2fc>)
 8003034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003038:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800303c:	2b10      	cmp	r3, #16
 800303e:	d00f      	beq.n	8003060 <UART_SetConfig+0x170>
 8003040:	2b10      	cmp	r3, #16
 8003042:	d802      	bhi.n	800304a <UART_SetConfig+0x15a>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <UART_SetConfig+0x164>
 8003048:	e010      	b.n	800306c <UART_SetConfig+0x17c>
 800304a:	2b20      	cmp	r3, #32
 800304c:	d005      	beq.n	800305a <UART_SetConfig+0x16a>
 800304e:	2b30      	cmp	r3, #48	; 0x30
 8003050:	d009      	beq.n	8003066 <UART_SetConfig+0x176>
 8003052:	e00b      	b.n	800306c <UART_SetConfig+0x17c>
 8003054:	2300      	movs	r3, #0
 8003056:	77fb      	strb	r3, [r7, #31]
 8003058:	e0f1      	b.n	800323e <UART_SetConfig+0x34e>
 800305a:	2302      	movs	r3, #2
 800305c:	77fb      	strb	r3, [r7, #31]
 800305e:	e0ee      	b.n	800323e <UART_SetConfig+0x34e>
 8003060:	2304      	movs	r3, #4
 8003062:	77fb      	strb	r3, [r7, #31]
 8003064:	e0eb      	b.n	800323e <UART_SetConfig+0x34e>
 8003066:	2308      	movs	r3, #8
 8003068:	77fb      	strb	r3, [r7, #31]
 800306a:	e0e8      	b.n	800323e <UART_SetConfig+0x34e>
 800306c:	2310      	movs	r3, #16
 800306e:	77fb      	strb	r3, [r7, #31]
 8003070:	bf00      	nop
 8003072:	e0e4      	b.n	800323e <UART_SetConfig+0x34e>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a5f      	ldr	r2, [pc, #380]	; (80031f8 <UART_SetConfig+0x308>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d120      	bne.n	80030c0 <UART_SetConfig+0x1d0>
 800307e:	4b5b      	ldr	r3, [pc, #364]	; (80031ec <UART_SetConfig+0x2fc>)
 8003080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003084:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003088:	2b40      	cmp	r3, #64	; 0x40
 800308a:	d00f      	beq.n	80030ac <UART_SetConfig+0x1bc>
 800308c:	2b40      	cmp	r3, #64	; 0x40
 800308e:	d802      	bhi.n	8003096 <UART_SetConfig+0x1a6>
 8003090:	2b00      	cmp	r3, #0
 8003092:	d005      	beq.n	80030a0 <UART_SetConfig+0x1b0>
 8003094:	e010      	b.n	80030b8 <UART_SetConfig+0x1c8>
 8003096:	2b80      	cmp	r3, #128	; 0x80
 8003098:	d005      	beq.n	80030a6 <UART_SetConfig+0x1b6>
 800309a:	2bc0      	cmp	r3, #192	; 0xc0
 800309c:	d009      	beq.n	80030b2 <UART_SetConfig+0x1c2>
 800309e:	e00b      	b.n	80030b8 <UART_SetConfig+0x1c8>
 80030a0:	2300      	movs	r3, #0
 80030a2:	77fb      	strb	r3, [r7, #31]
 80030a4:	e0cb      	b.n	800323e <UART_SetConfig+0x34e>
 80030a6:	2302      	movs	r3, #2
 80030a8:	77fb      	strb	r3, [r7, #31]
 80030aa:	e0c8      	b.n	800323e <UART_SetConfig+0x34e>
 80030ac:	2304      	movs	r3, #4
 80030ae:	77fb      	strb	r3, [r7, #31]
 80030b0:	e0c5      	b.n	800323e <UART_SetConfig+0x34e>
 80030b2:	2308      	movs	r3, #8
 80030b4:	77fb      	strb	r3, [r7, #31]
 80030b6:	e0c2      	b.n	800323e <UART_SetConfig+0x34e>
 80030b8:	2310      	movs	r3, #16
 80030ba:	77fb      	strb	r3, [r7, #31]
 80030bc:	bf00      	nop
 80030be:	e0be      	b.n	800323e <UART_SetConfig+0x34e>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a4d      	ldr	r2, [pc, #308]	; (80031fc <UART_SetConfig+0x30c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d124      	bne.n	8003114 <UART_SetConfig+0x224>
 80030ca:	4b48      	ldr	r3, [pc, #288]	; (80031ec <UART_SetConfig+0x2fc>)
 80030cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d012      	beq.n	8003100 <UART_SetConfig+0x210>
 80030da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030de:	d802      	bhi.n	80030e6 <UART_SetConfig+0x1f6>
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d007      	beq.n	80030f4 <UART_SetConfig+0x204>
 80030e4:	e012      	b.n	800310c <UART_SetConfig+0x21c>
 80030e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030ea:	d006      	beq.n	80030fa <UART_SetConfig+0x20a>
 80030ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030f0:	d009      	beq.n	8003106 <UART_SetConfig+0x216>
 80030f2:	e00b      	b.n	800310c <UART_SetConfig+0x21c>
 80030f4:	2300      	movs	r3, #0
 80030f6:	77fb      	strb	r3, [r7, #31]
 80030f8:	e0a1      	b.n	800323e <UART_SetConfig+0x34e>
 80030fa:	2302      	movs	r3, #2
 80030fc:	77fb      	strb	r3, [r7, #31]
 80030fe:	e09e      	b.n	800323e <UART_SetConfig+0x34e>
 8003100:	2304      	movs	r3, #4
 8003102:	77fb      	strb	r3, [r7, #31]
 8003104:	e09b      	b.n	800323e <UART_SetConfig+0x34e>
 8003106:	2308      	movs	r3, #8
 8003108:	77fb      	strb	r3, [r7, #31]
 800310a:	e098      	b.n	800323e <UART_SetConfig+0x34e>
 800310c:	2310      	movs	r3, #16
 800310e:	77fb      	strb	r3, [r7, #31]
 8003110:	bf00      	nop
 8003112:	e094      	b.n	800323e <UART_SetConfig+0x34e>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a39      	ldr	r2, [pc, #228]	; (8003200 <UART_SetConfig+0x310>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d124      	bne.n	8003168 <UART_SetConfig+0x278>
 800311e:	4b33      	ldr	r3, [pc, #204]	; (80031ec <UART_SetConfig+0x2fc>)
 8003120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003124:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800312c:	d012      	beq.n	8003154 <UART_SetConfig+0x264>
 800312e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003132:	d802      	bhi.n	800313a <UART_SetConfig+0x24a>
 8003134:	2b00      	cmp	r3, #0
 8003136:	d007      	beq.n	8003148 <UART_SetConfig+0x258>
 8003138:	e012      	b.n	8003160 <UART_SetConfig+0x270>
 800313a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800313e:	d006      	beq.n	800314e <UART_SetConfig+0x25e>
 8003140:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003144:	d009      	beq.n	800315a <UART_SetConfig+0x26a>
 8003146:	e00b      	b.n	8003160 <UART_SetConfig+0x270>
 8003148:	2301      	movs	r3, #1
 800314a:	77fb      	strb	r3, [r7, #31]
 800314c:	e077      	b.n	800323e <UART_SetConfig+0x34e>
 800314e:	2302      	movs	r3, #2
 8003150:	77fb      	strb	r3, [r7, #31]
 8003152:	e074      	b.n	800323e <UART_SetConfig+0x34e>
 8003154:	2304      	movs	r3, #4
 8003156:	77fb      	strb	r3, [r7, #31]
 8003158:	e071      	b.n	800323e <UART_SetConfig+0x34e>
 800315a:	2308      	movs	r3, #8
 800315c:	77fb      	strb	r3, [r7, #31]
 800315e:	e06e      	b.n	800323e <UART_SetConfig+0x34e>
 8003160:	2310      	movs	r3, #16
 8003162:	77fb      	strb	r3, [r7, #31]
 8003164:	bf00      	nop
 8003166:	e06a      	b.n	800323e <UART_SetConfig+0x34e>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a25      	ldr	r2, [pc, #148]	; (8003204 <UART_SetConfig+0x314>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d124      	bne.n	80031bc <UART_SetConfig+0x2cc>
 8003172:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <UART_SetConfig+0x2fc>)
 8003174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003178:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800317c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003180:	d012      	beq.n	80031a8 <UART_SetConfig+0x2b8>
 8003182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003186:	d802      	bhi.n	800318e <UART_SetConfig+0x29e>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d007      	beq.n	800319c <UART_SetConfig+0x2ac>
 800318c:	e012      	b.n	80031b4 <UART_SetConfig+0x2c4>
 800318e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003192:	d006      	beq.n	80031a2 <UART_SetConfig+0x2b2>
 8003194:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003198:	d009      	beq.n	80031ae <UART_SetConfig+0x2be>
 800319a:	e00b      	b.n	80031b4 <UART_SetConfig+0x2c4>
 800319c:	2300      	movs	r3, #0
 800319e:	77fb      	strb	r3, [r7, #31]
 80031a0:	e04d      	b.n	800323e <UART_SetConfig+0x34e>
 80031a2:	2302      	movs	r3, #2
 80031a4:	77fb      	strb	r3, [r7, #31]
 80031a6:	e04a      	b.n	800323e <UART_SetConfig+0x34e>
 80031a8:	2304      	movs	r3, #4
 80031aa:	77fb      	strb	r3, [r7, #31]
 80031ac:	e047      	b.n	800323e <UART_SetConfig+0x34e>
 80031ae:	2308      	movs	r3, #8
 80031b0:	77fb      	strb	r3, [r7, #31]
 80031b2:	e044      	b.n	800323e <UART_SetConfig+0x34e>
 80031b4:	2310      	movs	r3, #16
 80031b6:	77fb      	strb	r3, [r7, #31]
 80031b8:	bf00      	nop
 80031ba:	e040      	b.n	800323e <UART_SetConfig+0x34e>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a11      	ldr	r2, [pc, #68]	; (8003208 <UART_SetConfig+0x318>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d139      	bne.n	800323a <UART_SetConfig+0x34a>
 80031c6:	4b09      	ldr	r3, [pc, #36]	; (80031ec <UART_SetConfig+0x2fc>)
 80031c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80031d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031d4:	d027      	beq.n	8003226 <UART_SetConfig+0x336>
 80031d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031da:	d817      	bhi.n	800320c <UART_SetConfig+0x31c>
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01c      	beq.n	800321a <UART_SetConfig+0x32a>
 80031e0:	e027      	b.n	8003232 <UART_SetConfig+0x342>
 80031e2:	bf00      	nop
 80031e4:	efff69f3 	.word	0xefff69f3
 80031e8:	40011000 	.word	0x40011000
 80031ec:	40023800 	.word	0x40023800
 80031f0:	40004400 	.word	0x40004400
 80031f4:	40004800 	.word	0x40004800
 80031f8:	40004c00 	.word	0x40004c00
 80031fc:	40005000 	.word	0x40005000
 8003200:	40011400 	.word	0x40011400
 8003204:	40007800 	.word	0x40007800
 8003208:	40007c00 	.word	0x40007c00
 800320c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003210:	d006      	beq.n	8003220 <UART_SetConfig+0x330>
 8003212:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003216:	d009      	beq.n	800322c <UART_SetConfig+0x33c>
 8003218:	e00b      	b.n	8003232 <UART_SetConfig+0x342>
 800321a:	2300      	movs	r3, #0
 800321c:	77fb      	strb	r3, [r7, #31]
 800321e:	e00e      	b.n	800323e <UART_SetConfig+0x34e>
 8003220:	2302      	movs	r3, #2
 8003222:	77fb      	strb	r3, [r7, #31]
 8003224:	e00b      	b.n	800323e <UART_SetConfig+0x34e>
 8003226:	2304      	movs	r3, #4
 8003228:	77fb      	strb	r3, [r7, #31]
 800322a:	e008      	b.n	800323e <UART_SetConfig+0x34e>
 800322c:	2308      	movs	r3, #8
 800322e:	77fb      	strb	r3, [r7, #31]
 8003230:	e005      	b.n	800323e <UART_SetConfig+0x34e>
 8003232:	2310      	movs	r3, #16
 8003234:	77fb      	strb	r3, [r7, #31]
 8003236:	bf00      	nop
 8003238:	e001      	b.n	800323e <UART_SetConfig+0x34e>
 800323a:	2310      	movs	r3, #16
 800323c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003246:	d17c      	bne.n	8003342 <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8003248:	7ffb      	ldrb	r3, [r7, #31]
 800324a:	2b08      	cmp	r3, #8
 800324c:	d859      	bhi.n	8003302 <UART_SetConfig+0x412>
 800324e:	a201      	add	r2, pc, #4	; (adr r2, 8003254 <UART_SetConfig+0x364>)
 8003250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003254:	08003279 	.word	0x08003279
 8003258:	08003297 	.word	0x08003297
 800325c:	080032b5 	.word	0x080032b5
 8003260:	08003303 	.word	0x08003303
 8003264:	080032cd 	.word	0x080032cd
 8003268:	08003303 	.word	0x08003303
 800326c:	08003303 	.word	0x08003303
 8003270:	08003303 	.word	0x08003303
 8003274:	080032eb 	.word	0x080032eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003278:	f7fe ff06 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 800327c:	4603      	mov	r3, r0
 800327e:	005a      	lsls	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	085b      	lsrs	r3, r3, #1
 8003286:	441a      	add	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003290:	b29b      	uxth	r3, r3
 8003292:	61bb      	str	r3, [r7, #24]
        break;
 8003294:	e038      	b.n	8003308 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003296:	f7fe ff0b 	bl	80020b0 <HAL_RCC_GetPCLK2Freq>
 800329a:	4603      	mov	r3, r0
 800329c:	005a      	lsls	r2, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	085b      	lsrs	r3, r3, #1
 80032a4:	441a      	add	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	61bb      	str	r3, [r7, #24]
        break;
 80032b2:	e029      	b.n	8003308 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	085a      	lsrs	r2, r3, #1
 80032ba:	4b5d      	ldr	r3, [pc, #372]	; (8003430 <UART_SetConfig+0x540>)
 80032bc:	4413      	add	r3, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6852      	ldr	r2, [r2, #4]
 80032c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	61bb      	str	r3, [r7, #24]
        break;
 80032ca:	e01d      	b.n	8003308 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80032cc:	f7fe fdf8 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 80032d0:	4603      	mov	r3, r0
 80032d2:	005a      	lsls	r2, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	085b      	lsrs	r3, r3, #1
 80032da:	441a      	add	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	61bb      	str	r3, [r7, #24]
        break;
 80032e8:	e00e      	b.n	8003308 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	085b      	lsrs	r3, r3, #1
 80032f0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	61bb      	str	r3, [r7, #24]
        break;
 8003300:	e002      	b.n	8003308 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	75fb      	strb	r3, [r7, #23]
        break;
 8003306:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	2b0f      	cmp	r3, #15
 800330c:	d916      	bls.n	800333c <UART_SetConfig+0x44c>
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003314:	d212      	bcs.n	800333c <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	b29b      	uxth	r3, r3
 800331a:	f023 030f 	bic.w	r3, r3, #15
 800331e:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	085b      	lsrs	r3, r3, #1
 8003324:	b29b      	uxth	r3, r3
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	b29a      	uxth	r2, r3
 800332c:	89fb      	ldrh	r3, [r7, #14]
 800332e:	4313      	orrs	r3, r2
 8003330:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	89fa      	ldrh	r2, [r7, #14]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	e06e      	b.n	800341a <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	75fb      	strb	r3, [r7, #23]
 8003340:	e06b      	b.n	800341a <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8003342:	7ffb      	ldrb	r3, [r7, #31]
 8003344:	2b08      	cmp	r3, #8
 8003346:	d857      	bhi.n	80033f8 <UART_SetConfig+0x508>
 8003348:	a201      	add	r2, pc, #4	; (adr r2, 8003350 <UART_SetConfig+0x460>)
 800334a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334e:	bf00      	nop
 8003350:	08003375 	.word	0x08003375
 8003354:	08003391 	.word	0x08003391
 8003358:	080033ad 	.word	0x080033ad
 800335c:	080033f9 	.word	0x080033f9
 8003360:	080033c5 	.word	0x080033c5
 8003364:	080033f9 	.word	0x080033f9
 8003368:	080033f9 	.word	0x080033f9
 800336c:	080033f9 	.word	0x080033f9
 8003370:	080033e1 	.word	0x080033e1
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003374:	f7fe fe88 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8003378:	4602      	mov	r2, r0
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	085b      	lsrs	r3, r3, #1
 8003380:	441a      	add	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	fbb2 f3f3 	udiv	r3, r2, r3
 800338a:	b29b      	uxth	r3, r3
 800338c:	61bb      	str	r3, [r7, #24]
        break;
 800338e:	e036      	b.n	80033fe <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003390:	f7fe fe8e 	bl	80020b0 <HAL_RCC_GetPCLK2Freq>
 8003394:	4602      	mov	r2, r0
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	085b      	lsrs	r3, r3, #1
 800339c:	441a      	add	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	61bb      	str	r3, [r7, #24]
        break;
 80033aa:	e028      	b.n	80033fe <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	085a      	lsrs	r2, r3, #1
 80033b2:	4b20      	ldr	r3, [pc, #128]	; (8003434 <UART_SetConfig+0x544>)
 80033b4:	4413      	add	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6852      	ldr	r2, [r2, #4]
 80033ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80033be:	b29b      	uxth	r3, r3
 80033c0:	61bb      	str	r3, [r7, #24]
        break;
 80033c2:	e01c      	b.n	80033fe <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033c4:	f7fe fd7c 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	085b      	lsrs	r3, r3, #1
 80033d0:	441a      	add	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	b29b      	uxth	r3, r3
 80033dc:	61bb      	str	r3, [r7, #24]
        break;
 80033de:	e00e      	b.n	80033fe <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	085b      	lsrs	r3, r3, #1
 80033e6:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	61bb      	str	r3, [r7, #24]
        break;
 80033f6:	e002      	b.n	80033fe <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	75fb      	strb	r3, [r7, #23]
        break;
 80033fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	2b0f      	cmp	r3, #15
 8003402:	d908      	bls.n	8003416 <UART_SetConfig+0x526>
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800340a:	d204      	bcs.n	8003416 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	60da      	str	r2, [r3, #12]
 8003414:	e001      	b.n	800341a <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003426:	7dfb      	ldrb	r3, [r7, #23]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3720      	adds	r7, #32
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	01e84800 	.word	0x01e84800
 8003434:	00f42400 	.word	0x00f42400

08003438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00a      	beq.n	80034a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00a      	beq.n	80034c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	f003 0310 	and.w	r3, r3, #16
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003514:	2b00      	cmp	r3, #0
 8003516:	d01a      	beq.n	800354e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003536:	d10a      	bne.n	800354e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]
  }
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af02      	add	r7, sp, #8
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800358a:	f7fd f84b 	bl	8000624 <HAL_GetTick>
 800358e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0308 	and.w	r3, r3, #8
 800359a:	2b08      	cmp	r3, #8
 800359c:	d10e      	bne.n	80035bc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800359e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f814 	bl	80035da <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e00a      	b.n	80035d2 <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2220      	movs	r2, #32
 80035c6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b084      	sub	sp, #16
 80035de:	af00      	add	r7, sp, #0
 80035e0:	60f8      	str	r0, [r7, #12]
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	603b      	str	r3, [r7, #0]
 80035e6:	4613      	mov	r3, r2
 80035e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ea:	e02a      	b.n	8003642 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035f2:	d026      	beq.n	8003642 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f4:	f7fd f816 	bl	8000624 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	429a      	cmp	r2, r3
 8003602:	d302      	bcc.n	800360a <UART_WaitOnFlagUntilTimeout+0x30>
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d11b      	bne.n	8003642 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003618:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0201 	bic.w	r2, r2, #1
 8003628:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2220      	movs	r2, #32
 800362e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2220      	movs	r2, #32
 8003634:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e00f      	b.n	8003662 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	69da      	ldr	r2, [r3, #28]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	4013      	ands	r3, r2
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	429a      	cmp	r2, r3
 8003650:	bf0c      	ite	eq
 8003652:	2301      	moveq	r3, #1
 8003654:	2300      	movne	r3, #0
 8003656:	b2db      	uxtb	r3, r3
 8003658:	461a      	mov	r2, r3
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	429a      	cmp	r2, r3
 800365e:	d0c5      	beq.n	80035ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800366c:	b084      	sub	sp, #16
 800366e:	b580      	push	{r7, lr}
 8003670:	b084      	sub	sp, #16
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	f107 001c 	add.w	r0, r7, #28
 800367a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800367e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003680:	2b01      	cmp	r3, #1
 8003682:	d120      	bne.n	80036c6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003688:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	4b20      	ldr	r3, [pc, #128]	; (8003718 <USB_CoreInit+0xac>)
 8003696:	4013      	ands	r3, r2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80036a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d105      	bne.n	80036ba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 fa60 	bl	8003b80 <USB_CoreReset>
 80036c0:	4603      	mov	r3, r0
 80036c2:	73fb      	strb	r3, [r7, #15]
 80036c4:	e010      	b.n	80036e8 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 fa54 	bl	8003b80 <USB_CoreReset>
 80036d8:	4603      	mov	r3, r0
 80036da:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80036e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d10b      	bne.n	8003706 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f043 0206 	orr.w	r2, r3, #6
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f043 0220 	orr.w	r2, r3, #32
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003712:	b004      	add	sp, #16
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	ffbdffbf 	.word	0xffbdffbf

0800371c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f023 0201 	bic.w	r2, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
 8003746:	460b      	mov	r3, r1
 8003748:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003756:	78fb      	ldrb	r3, [r7, #3]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d106      	bne.n	800376a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	60da      	str	r2, [r3, #12]
 8003768:	e00b      	b.n	8003782 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800376a:	78fb      	ldrb	r3, [r7, #3]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d106      	bne.n	800377e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	60da      	str	r2, [r3, #12]
 800377c:	e001      	b.n	8003782 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e003      	b.n	800378a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8003782:	2032      	movs	r0, #50	; 0x32
 8003784:	f7fc ff5a 	bl	800063c <HAL_Delay>

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003794:	b084      	sub	sp, #16
 8003796:	b580      	push	{r7, lr}
 8003798:	b086      	sub	sp, #24
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
 800379e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80037a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]
 80037b2:	e009      	b.n	80037c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	3340      	adds	r3, #64	; 0x40
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	2200      	movs	r2, #0
 80037c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	3301      	adds	r3, #1
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	2b0e      	cmp	r3, #14
 80037cc:	d9f2      	bls.n	80037b4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80037ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d112      	bne.n	80037fa <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	e005      	b.n	8003806 <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800380c:	461a      	mov	r2, r3
 800380e:	2300      	movs	r3, #0
 8003810:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003818:	4619      	mov	r1, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003820:	461a      	mov	r2, r3
 8003822:	680b      	ldr	r3, [r1, #0]
 8003824:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003828:	2b01      	cmp	r3, #1
 800382a:	d10c      	bne.n	8003846 <USB_DevInit+0xb2>
  {
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	2b00      	cmp	r3, #0
 8003830:	d104      	bne.n	800383c <USB_DevInit+0xa8>
    {
      /* Set High speed phy */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003832:	2100      	movs	r1, #0
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f971 	bl	8003b1c <USB_SetDevSpeed>
 800383a:	e018      	b.n	800386e <USB_DevInit+0xda>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800383c:	2101      	movs	r1, #1
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f96c 	bl	8003b1c <USB_SetDevSpeed>
 8003844:	e013      	b.n	800386e <USB_DevInit+0xda>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8003846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003848:	2b03      	cmp	r3, #3
 800384a:	d10c      	bne.n	8003866 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800384c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800384e:	2b00      	cmp	r3, #0
 8003850:	d104      	bne.n	800385c <USB_DevInit+0xc8>
    {
      /* Set High speed phy */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003852:	2100      	movs	r1, #0
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f961 	bl	8003b1c <USB_SetDevSpeed>
 800385a:	e008      	b.n	800386e <USB_DevInit+0xda>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800385c:	2101      	movs	r1, #1
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f95c 	bl	8003b1c <USB_SetDevSpeed>
 8003864:	e003      	b.n	800386e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Full speed phy */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003866:	2103      	movs	r1, #3
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f957 	bl	8003b1c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800386e:	2110      	movs	r1, #16
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f90b 	bl	8003a8c <USB_FlushTxFifo>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 f929 	bl	8003ad8 <USB_FlushRxFifo>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003896:	461a      	mov	r2, r3
 8003898:	2300      	movs	r3, #0
 800389a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038a2:	461a      	mov	r2, r3
 80038a4:	2300      	movs	r3, #0
 80038a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ae:	461a      	mov	r2, r3
 80038b0:	2300      	movs	r3, #0
 80038b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80038b4:	2300      	movs	r3, #0
 80038b6:	613b      	str	r3, [r7, #16]
 80038b8:	e043      	b.n	8003942 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	015a      	lsls	r2, r3, #5
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	4413      	add	r3, r2
 80038c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038d0:	d118      	bne.n	8003904 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10a      	bne.n	80038ee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038e4:	461a      	mov	r2, r3
 80038e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80038ea:	6013      	str	r3, [r2, #0]
 80038ec:	e013      	b.n	8003916 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	015a      	lsls	r2, r3, #5
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4413      	add	r3, r2
 80038f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038fa:	461a      	mov	r2, r3
 80038fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	e008      	b.n	8003916 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	015a      	lsls	r2, r3, #5
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4413      	add	r3, r2
 800390c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003910:	461a      	mov	r2, r3
 8003912:	2300      	movs	r3, #0
 8003914:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	4413      	add	r3, r2
 800391e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003922:	461a      	mov	r2, r3
 8003924:	2300      	movs	r3, #0
 8003926:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4413      	add	r3, r2
 8003930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003934:	461a      	mov	r2, r3
 8003936:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800393a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	3301      	adds	r3, #1
 8003940:	613b      	str	r3, [r7, #16]
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	429a      	cmp	r2, r3
 8003948:	d3b7      	bcc.n	80038ba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	e043      	b.n	80039d8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	015a      	lsls	r2, r3, #5
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4413      	add	r3, r2
 8003958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003962:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003966:	d118      	bne.n	800399a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10a      	bne.n	8003984 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	015a      	lsls	r2, r3, #5
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4413      	add	r3, r2
 8003976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800397a:	461a      	mov	r2, r3
 800397c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	e013      	b.n	80039ac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4413      	add	r3, r2
 800398c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003990:	461a      	mov	r2, r3
 8003992:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	e008      	b.n	80039ac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a6:	461a      	mov	r2, r3
 80039a8:	2300      	movs	r3, #0
 80039aa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	015a      	lsls	r2, r3, #5
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4413      	add	r3, r2
 80039b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039b8:	461a      	mov	r2, r3
 80039ba:	2300      	movs	r3, #0
 80039bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	015a      	lsls	r2, r3, #5
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4413      	add	r3, r2
 80039c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039ca:	461a      	mov	r2, r3
 80039cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	3301      	adds	r3, #1
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d3b7      	bcc.n	8003950 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039f2:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80039f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d110      	bne.n	8003a1c <USB_DevInit+0x288>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b1e      	ldr	r3, [pc, #120]	; (8003a7c <USB_DevInit+0x2e8>)
 8003a04:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a14:	4619      	mov	r1, r3
 8003a16:	4b1a      	ldr	r3, [pc, #104]	; (8003a80 <USB_DevInit+0x2ec>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	630b      	str	r3, [r1, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003a28:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d105      	bne.n	8003a3c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f043 0210 	orr.w	r2, r3, #16
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	699a      	ldr	r2, [r3, #24]
 8003a40:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <USB_DevInit+0x2f0>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d005      	beq.n	8003a5a <USB_DevInit+0x2c6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	f043 0208 	orr.w	r2, r3, #8
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003a5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d105      	bne.n	8003a6c <USB_DevInit+0x2d8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699a      	ldr	r2, [r3, #24]
 8003a64:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <USB_DevInit+0x2f4>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a78:	b004      	add	sp, #16
 8003a7a:	4770      	bx	lr
 8003a7c:	00800100 	.word	0x00800100
 8003a80:	00010003 	.word	0x00010003
 8003a84:	803c3800 	.word	0x803c3800
 8003a88:	40000004 	.word	0x40000004

08003a8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	019b      	lsls	r3, r3, #6
 8003a9e:	f043 0220 	orr.w	r2, r3, #32
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4a09      	ldr	r2, [pc, #36]	; (8003ad4 <USB_FlushTxFifo+0x48>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d901      	bls.n	8003ab8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e006      	b.n	8003ac6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d0f0      	beq.n	8003aa6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	00030d40 	.word	0x00030d40

08003ad8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2210      	movs	r2, #16
 8003ae8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	3301      	adds	r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4a09      	ldr	r2, [pc, #36]	; (8003b18 <USB_FlushRxFifo+0x40>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d901      	bls.n	8003afc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e006      	b.n	8003b0a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b10      	cmp	r3, #16
 8003b06:	d0f0      	beq.n	8003aea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3714      	adds	r7, #20
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	00030d40 	.word	0x00030d40

08003b1c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	78fb      	ldrb	r3, [r7, #3]
 8003b36:	68f9      	ldr	r1, [r7, #12]
 8003b38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b68:	f043 0302 	orr.w	r3, r3, #2
 8003b6c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8003b6e:	2003      	movs	r0, #3
 8003b70:	f7fc fd64 	bl	800063c <HAL_Delay>

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4a13      	ldr	r2, [pc, #76]	; (8003be4 <USB_CoreReset+0x64>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e01b      	b.n	8003bd6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	daf2      	bge.n	8003b8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f043 0201 	orr.w	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a09      	ldr	r2, [pc, #36]	; (8003be4 <USB_CoreReset+0x64>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e006      	b.n	8003bd6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d0f0      	beq.n	8003bb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3714      	adds	r7, #20
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	00030d40 	.word	0x00030d40

08003be8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f103 0208 	add.w	r2, r3, #8
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f103 0208 	add.w	r2, r3, #8
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f103 0208 	add.w	r2, r3, #8
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c42:	b480      	push	{r7}
 8003c44:	b085      	sub	sp, #20
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	601a      	str	r2, [r3, #0]
}
 8003c7e:	bf00      	nop
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b085      	sub	sp, #20
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ca0:	d103      	bne.n	8003caa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	e00c      	b.n	8003cc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	3308      	adds	r3, #8
 8003cae:	60fb      	str	r3, [r7, #12]
 8003cb0:	e002      	b.n	8003cb8 <vListInsert+0x2e>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d2f6      	bcs.n	8003cb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	601a      	str	r2, [r3, #0]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6892      	ldr	r2, [r2, #8]
 8003d12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6852      	ldr	r2, [r2, #4]
 8003d1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d103      	bne.n	8003d30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	1e5a      	subs	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08c      	sub	sp, #48	; 0x30
 8003d54:	af04      	add	r7, sp, #16
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 ff47 	bl	8004bf8 <pvPortMalloc>
 8003d6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003d72:	2054      	movs	r0, #84	; 0x54
 8003d74:	f000 ff40 	bl	8004bf8 <pvPortMalloc>
 8003d78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
 8003d86:	e005      	b.n	8003d94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d88:	6978      	ldr	r0, [r7, #20]
 8003d8a:	f000 fffd 	bl	8004d88 <vPortFree>
 8003d8e:	e001      	b.n	8003d94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d90:	2300      	movs	r3, #0
 8003d92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d013      	beq.n	8003dc2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9303      	str	r3, [sp, #12]
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	9302      	str	r3, [sp, #8]
 8003da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f80e 	bl	8003dd2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003db6:	69f8      	ldr	r0, [r7, #28]
 8003db8:	f000 f88c 	bl	8003ed4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	61bb      	str	r3, [r7, #24]
 8003dc0:	e002      	b.n	8003dc8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003dc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003dc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003dc8:	69bb      	ldr	r3, [r7, #24]
	}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3720      	adds	r7, #32
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b088      	sub	sp, #32
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003dea:	440b      	add	r3, r1
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	4413      	add	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	f023 0307 	bic.w	r3, r3, #7
 8003df8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00b      	beq.n	8003e1c <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e08:	b672      	cpsid	i
 8003e0a:	f383 8811 	msr	BASEPRI, r3
 8003e0e:	f3bf 8f6f 	isb	sy
 8003e12:	f3bf 8f4f 	dsb	sy
 8003e16:	b662      	cpsie	i
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	e7fe      	b.n	8003e1a <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61fb      	str	r3, [r7, #28]
 8003e20:	e012      	b.n	8003e48 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	4413      	add	r3, r2
 8003e28:	7819      	ldrb	r1, [r3, #0]
 8003e2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	4413      	add	r3, r2
 8003e30:	3334      	adds	r3, #52	; 0x34
 8003e32:	460a      	mov	r2, r1
 8003e34:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d006      	beq.n	8003e50 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	3301      	adds	r3, #1
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	2b0f      	cmp	r3, #15
 8003e4c:	d9e9      	bls.n	8003e22 <prvInitialiseNewTask+0x50>
 8003e4e:	e000      	b.n	8003e52 <prvInitialiseNewTask+0x80>
		{
			break;
 8003e50:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e5c:	2b06      	cmp	r3, #6
 8003e5e:	d901      	bls.n	8003e64 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e60:	2306      	movs	r3, #6
 8003e62:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e68:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e6e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e72:	2200      	movs	r2, #0
 8003e74:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	3304      	adds	r3, #4
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff fed4 	bl	8003c28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	3318      	adds	r3, #24
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff fecf 	bl	8003c28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e92:	f1c3 0207 	rsb	r2, r3, #7
 8003e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	68f9      	ldr	r1, [r7, #12]
 8003eb2:	69b8      	ldr	r0, [r7, #24]
 8003eb4:	f000 fcb6 	bl	8004824 <pxPortInitialiseStack>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ebc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ec8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eca:	bf00      	nop
 8003ecc:	3720      	adds	r7, #32
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003edc:	f000 fdac 	bl	8004a38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003ee0:	4b2a      	ldr	r3, [pc, #168]	; (8003f8c <prvAddNewTaskToReadyList+0xb8>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	4a29      	ldr	r2, [pc, #164]	; (8003f8c <prvAddNewTaskToReadyList+0xb8>)
 8003ee8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003eea:	4b29      	ldr	r3, [pc, #164]	; (8003f90 <prvAddNewTaskToReadyList+0xbc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003ef2:	4a27      	ldr	r2, [pc, #156]	; (8003f90 <prvAddNewTaskToReadyList+0xbc>)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ef8:	4b24      	ldr	r3, [pc, #144]	; (8003f8c <prvAddNewTaskToReadyList+0xb8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d110      	bne.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f00:	f000 fa8a 	bl	8004418 <prvInitialiseTaskLists>
 8003f04:	e00d      	b.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f06:	4b23      	ldr	r3, [pc, #140]	; (8003f94 <prvAddNewTaskToReadyList+0xc0>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d109      	bne.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <prvAddNewTaskToReadyList+0xbc>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d802      	bhi.n	8003f22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f1c:	4a1c      	ldr	r2, [pc, #112]	; (8003f90 <prvAddNewTaskToReadyList+0xbc>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <prvAddNewTaskToReadyList+0xc4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	4a1b      	ldr	r2, [pc, #108]	; (8003f98 <prvAddNewTaskToReadyList+0xc4>)
 8003f2a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	2201      	movs	r2, #1
 8003f32:	409a      	lsls	r2, r3
 8003f34:	4b19      	ldr	r3, [pc, #100]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	4a18      	ldr	r2, [pc, #96]	; (8003f9c <prvAddNewTaskToReadyList+0xc8>)
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f42:	4613      	mov	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4a15      	ldr	r2, [pc, #84]	; (8003fa0 <prvAddNewTaskToReadyList+0xcc>)
 8003f4c:	441a      	add	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3304      	adds	r3, #4
 8003f52:	4619      	mov	r1, r3
 8003f54:	4610      	mov	r0, r2
 8003f56:	f7ff fe74 	bl	8003c42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f5a:	f000 fd9f 	bl	8004a9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <prvAddNewTaskToReadyList+0xc0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00e      	beq.n	8003f84 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f66:	4b0a      	ldr	r3, [pc, #40]	; (8003f90 <prvAddNewTaskToReadyList+0xbc>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d207      	bcs.n	8003f84 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <prvAddNewTaskToReadyList+0xd0>)
 8003f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	2000018c 	.word	0x2000018c
 8003f90:	2000008c 	.word	0x2000008c
 8003f94:	20000198 	.word	0x20000198
 8003f98:	200001a8 	.word	0x200001a8
 8003f9c:	20000194 	.word	0x20000194
 8003fa0:	20000090 	.word	0x20000090
 8003fa4:	e000ed04 	.word	0xe000ed04

08003fa8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003fae:	4b1d      	ldr	r3, [pc, #116]	; (8004024 <vTaskStartScheduler+0x7c>)
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	2280      	movs	r2, #128	; 0x80
 8003fba:	491b      	ldr	r1, [pc, #108]	; (8004028 <vTaskStartScheduler+0x80>)
 8003fbc:	481b      	ldr	r0, [pc, #108]	; (800402c <vTaskStartScheduler+0x84>)
 8003fbe:	f7ff fec7 	bl	8003d50 <xTaskCreate>
 8003fc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d117      	bne.n	8003ffa <vTaskStartScheduler+0x52>
 8003fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fce:	b672      	cpsid	i
 8003fd0:	f383 8811 	msr	BASEPRI, r3
 8003fd4:	f3bf 8f6f 	isb	sy
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	b662      	cpsie	i
 8003fde:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fe0:	4b13      	ldr	r3, [pc, #76]	; (8004030 <vTaskStartScheduler+0x88>)
 8003fe2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fe6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fe8:	4b12      	ldr	r3, [pc, #72]	; (8004034 <vTaskStartScheduler+0x8c>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003fee:	4b12      	ldr	r3, [pc, #72]	; (8004038 <vTaskStartScheduler+0x90>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ff4:	f000 fca4 	bl	8004940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ff8:	e00f      	b.n	800401a <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004000:	d10b      	bne.n	800401a <vTaskStartScheduler+0x72>
 8004002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004006:	b672      	cpsid	i
 8004008:	f383 8811 	msr	BASEPRI, r3
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f3bf 8f4f 	dsb	sy
 8004014:	b662      	cpsie	i
 8004016:	607b      	str	r3, [r7, #4]
 8004018:	e7fe      	b.n	8004018 <vTaskStartScheduler+0x70>
}
 800401a:	bf00      	nop
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	200001b0 	.word	0x200001b0
 8004028:	080062c4 	.word	0x080062c4
 800402c:	080043e9 	.word	0x080043e9
 8004030:	200001ac 	.word	0x200001ac
 8004034:	20000198 	.word	0x20000198
 8004038:	20000190 	.word	0x20000190

0800403c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004040:	4b04      	ldr	r3, [pc, #16]	; (8004054 <vTaskSuspendAll+0x18>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	3301      	adds	r3, #1
 8004046:	4a03      	ldr	r2, [pc, #12]	; (8004054 <vTaskSuspendAll+0x18>)
 8004048:	6013      	str	r3, [r2, #0]
}
 800404a:	bf00      	nop
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	200001b4 	.word	0x200001b4

08004058 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004066:	4b42      	ldr	r3, [pc, #264]	; (8004170 <xTaskResumeAll+0x118>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10b      	bne.n	8004086 <xTaskResumeAll+0x2e>
 800406e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004072:	b672      	cpsid	i
 8004074:	f383 8811 	msr	BASEPRI, r3
 8004078:	f3bf 8f6f 	isb	sy
 800407c:	f3bf 8f4f 	dsb	sy
 8004080:	b662      	cpsie	i
 8004082:	603b      	str	r3, [r7, #0]
 8004084:	e7fe      	b.n	8004084 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004086:	f000 fcd7 	bl	8004a38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800408a:	4b39      	ldr	r3, [pc, #228]	; (8004170 <xTaskResumeAll+0x118>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	4a37      	ldr	r2, [pc, #220]	; (8004170 <xTaskResumeAll+0x118>)
 8004092:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004094:	4b36      	ldr	r3, [pc, #216]	; (8004170 <xTaskResumeAll+0x118>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d161      	bne.n	8004160 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800409c:	4b35      	ldr	r3, [pc, #212]	; (8004174 <xTaskResumeAll+0x11c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d05d      	beq.n	8004160 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040a4:	e02e      	b.n	8004104 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80040a6:	4b34      	ldr	r3, [pc, #208]	; (8004178 <xTaskResumeAll+0x120>)
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	3318      	adds	r3, #24
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff fe22 	bl	8003cfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	3304      	adds	r3, #4
 80040bc:	4618      	mov	r0, r3
 80040be:	f7ff fe1d 	bl	8003cfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c6:	2201      	movs	r2, #1
 80040c8:	409a      	lsls	r2, r3
 80040ca:	4b2c      	ldr	r3, [pc, #176]	; (800417c <xTaskResumeAll+0x124>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	4a2a      	ldr	r2, [pc, #168]	; (800417c <xTaskResumeAll+0x124>)
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d8:	4613      	mov	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4a27      	ldr	r2, [pc, #156]	; (8004180 <xTaskResumeAll+0x128>)
 80040e2:	441a      	add	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	3304      	adds	r3, #4
 80040e8:	4619      	mov	r1, r3
 80040ea:	4610      	mov	r0, r2
 80040ec:	f7ff fda9 	bl	8003c42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f4:	4b23      	ldr	r3, [pc, #140]	; (8004184 <xTaskResumeAll+0x12c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d302      	bcc.n	8004104 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80040fe:	4b22      	ldr	r3, [pc, #136]	; (8004188 <xTaskResumeAll+0x130>)
 8004100:	2201      	movs	r2, #1
 8004102:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004104:	4b1c      	ldr	r3, [pc, #112]	; (8004178 <xTaskResumeAll+0x120>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1cc      	bne.n	80040a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004112:	f000 f9fd 	bl	8004510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004116:	4b1d      	ldr	r3, [pc, #116]	; (800418c <xTaskResumeAll+0x134>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d010      	beq.n	8004144 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004122:	f000 f847 	bl	80041b4 <xTaskIncrementTick>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d002      	beq.n	8004132 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800412c:	4b16      	ldr	r3, [pc, #88]	; (8004188 <xTaskResumeAll+0x130>)
 800412e:	2201      	movs	r2, #1
 8004130:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3b01      	subs	r3, #1
 8004136:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f1      	bne.n	8004122 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800413e:	4b13      	ldr	r3, [pc, #76]	; (800418c <xTaskResumeAll+0x134>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004144:	4b10      	ldr	r3, [pc, #64]	; (8004188 <xTaskResumeAll+0x130>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d009      	beq.n	8004160 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800414c:	2301      	movs	r3, #1
 800414e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004150:	4b0f      	ldr	r3, [pc, #60]	; (8004190 <xTaskResumeAll+0x138>)
 8004152:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004160:	f000 fc9c 	bl	8004a9c <vPortExitCritical>

	return xAlreadyYielded;
 8004164:	68bb      	ldr	r3, [r7, #8]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	200001b4 	.word	0x200001b4
 8004174:	2000018c 	.word	0x2000018c
 8004178:	2000014c 	.word	0x2000014c
 800417c:	20000194 	.word	0x20000194
 8004180:	20000090 	.word	0x20000090
 8004184:	2000008c 	.word	0x2000008c
 8004188:	200001a0 	.word	0x200001a0
 800418c:	2000019c 	.word	0x2000019c
 8004190:	e000ed04 	.word	0xe000ed04

08004194 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800419a:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <xTaskGetTickCount+0x1c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80041a0:	687b      	ldr	r3, [r7, #4]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	20000190 	.word	0x20000190

080041b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041be:	4b51      	ldr	r3, [pc, #324]	; (8004304 <xTaskIncrementTick+0x150>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f040 808e 	bne.w	80042e4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041c8:	4b4f      	ldr	r3, [pc, #316]	; (8004308 <xTaskIncrementTick+0x154>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3301      	adds	r3, #1
 80041ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041d0:	4a4d      	ldr	r2, [pc, #308]	; (8004308 <xTaskIncrementTick+0x154>)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d121      	bne.n	8004220 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80041dc:	4b4b      	ldr	r3, [pc, #300]	; (800430c <xTaskIncrementTick+0x158>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00b      	beq.n	80041fe <xTaskIncrementTick+0x4a>
 80041e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ea:	b672      	cpsid	i
 80041ec:	f383 8811 	msr	BASEPRI, r3
 80041f0:	f3bf 8f6f 	isb	sy
 80041f4:	f3bf 8f4f 	dsb	sy
 80041f8:	b662      	cpsie	i
 80041fa:	603b      	str	r3, [r7, #0]
 80041fc:	e7fe      	b.n	80041fc <xTaskIncrementTick+0x48>
 80041fe:	4b43      	ldr	r3, [pc, #268]	; (800430c <xTaskIncrementTick+0x158>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	4b42      	ldr	r3, [pc, #264]	; (8004310 <xTaskIncrementTick+0x15c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a40      	ldr	r2, [pc, #256]	; (800430c <xTaskIncrementTick+0x158>)
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	4a40      	ldr	r2, [pc, #256]	; (8004310 <xTaskIncrementTick+0x15c>)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	4b40      	ldr	r3, [pc, #256]	; (8004314 <xTaskIncrementTick+0x160>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3301      	adds	r3, #1
 8004218:	4a3e      	ldr	r2, [pc, #248]	; (8004314 <xTaskIncrementTick+0x160>)
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	f000 f978 	bl	8004510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004220:	4b3d      	ldr	r3, [pc, #244]	; (8004318 <xTaskIncrementTick+0x164>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	429a      	cmp	r2, r3
 8004228:	d34d      	bcc.n	80042c6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800422a:	4b38      	ldr	r3, [pc, #224]	; (800430c <xTaskIncrementTick+0x158>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <xTaskIncrementTick+0x84>
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <xTaskIncrementTick+0x86>
 8004238:	2300      	movs	r3, #0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d004      	beq.n	8004248 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800423e:	4b36      	ldr	r3, [pc, #216]	; (8004318 <xTaskIncrementTick+0x164>)
 8004240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004244:	601a      	str	r2, [r3, #0]
					break;
 8004246:	e03e      	b.n	80042c6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004248:	4b30      	ldr	r3, [pc, #192]	; (800430c <xTaskIncrementTick+0x158>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	429a      	cmp	r2, r3
 800425e:	d203      	bcs.n	8004268 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004260:	4a2d      	ldr	r2, [pc, #180]	; (8004318 <xTaskIncrementTick+0x164>)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6013      	str	r3, [r2, #0]
						break;
 8004266:	e02e      	b.n	80042c6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	3304      	adds	r3, #4
 800426c:	4618      	mov	r0, r3
 800426e:	f7ff fd45 	bl	8003cfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004276:	2b00      	cmp	r3, #0
 8004278:	d004      	beq.n	8004284 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	3318      	adds	r3, #24
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff fd3c 	bl	8003cfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	2201      	movs	r2, #1
 800428a:	409a      	lsls	r2, r3
 800428c:	4b23      	ldr	r3, [pc, #140]	; (800431c <xTaskIncrementTick+0x168>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4313      	orrs	r3, r2
 8004292:	4a22      	ldr	r2, [pc, #136]	; (800431c <xTaskIncrementTick+0x168>)
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4a1f      	ldr	r2, [pc, #124]	; (8004320 <xTaskIncrementTick+0x16c>)
 80042a4:	441a      	add	r2, r3
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	3304      	adds	r3, #4
 80042aa:	4619      	mov	r1, r3
 80042ac:	4610      	mov	r0, r2
 80042ae:	f7ff fcc8 	bl	8003c42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b6:	4b1b      	ldr	r3, [pc, #108]	; (8004324 <xTaskIncrementTick+0x170>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	429a      	cmp	r2, r3
 80042be:	d3b4      	bcc.n	800422a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80042c0:	2301      	movs	r3, #1
 80042c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042c4:	e7b1      	b.n	800422a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80042c6:	4b17      	ldr	r3, [pc, #92]	; (8004324 <xTaskIncrementTick+0x170>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042cc:	4914      	ldr	r1, [pc, #80]	; (8004320 <xTaskIncrementTick+0x16c>)
 80042ce:	4613      	mov	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	440b      	add	r3, r1
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d907      	bls.n	80042ee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80042de:	2301      	movs	r3, #1
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	e004      	b.n	80042ee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80042e4:	4b10      	ldr	r3, [pc, #64]	; (8004328 <xTaskIncrementTick+0x174>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3301      	adds	r3, #1
 80042ea:	4a0f      	ldr	r2, [pc, #60]	; (8004328 <xTaskIncrementTick+0x174>)
 80042ec:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80042ee:	4b0f      	ldr	r3, [pc, #60]	; (800432c <xTaskIncrementTick+0x178>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80042f6:	2301      	movs	r3, #1
 80042f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80042fa:	697b      	ldr	r3, [r7, #20]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3718      	adds	r7, #24
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	200001b4 	.word	0x200001b4
 8004308:	20000190 	.word	0x20000190
 800430c:	20000144 	.word	0x20000144
 8004310:	20000148 	.word	0x20000148
 8004314:	200001a4 	.word	0x200001a4
 8004318:	200001ac 	.word	0x200001ac
 800431c:	20000194 	.word	0x20000194
 8004320:	20000090 	.word	0x20000090
 8004324:	2000008c 	.word	0x2000008c
 8004328:	2000019c 	.word	0x2000019c
 800432c:	200001a0 	.word	0x200001a0

08004330 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004330:	b480      	push	{r7}
 8004332:	b087      	sub	sp, #28
 8004334:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004336:	4b27      	ldr	r3, [pc, #156]	; (80043d4 <vTaskSwitchContext+0xa4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800433e:	4b26      	ldr	r3, [pc, #152]	; (80043d8 <vTaskSwitchContext+0xa8>)
 8004340:	2201      	movs	r2, #1
 8004342:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004344:	e040      	b.n	80043c8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004346:	4b24      	ldr	r3, [pc, #144]	; (80043d8 <vTaskSwitchContext+0xa8>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800434c:	4b23      	ldr	r3, [pc, #140]	; (80043dc <vTaskSwitchContext+0xac>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	fab3 f383 	clz	r3, r3
 8004358:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800435a:	7afb      	ldrb	r3, [r7, #11]
 800435c:	f1c3 031f 	rsb	r3, r3, #31
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	491f      	ldr	r1, [pc, #124]	; (80043e0 <vTaskSwitchContext+0xb0>)
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10b      	bne.n	800438e <vTaskSwitchContext+0x5e>
	__asm volatile
 8004376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437a:	b672      	cpsid	i
 800437c:	f383 8811 	msr	BASEPRI, r3
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	f3bf 8f4f 	dsb	sy
 8004388:	b662      	cpsie	i
 800438a:	607b      	str	r3, [r7, #4]
 800438c:	e7fe      	b.n	800438c <vTaskSwitchContext+0x5c>
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	4613      	mov	r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	4413      	add	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	4a11      	ldr	r2, [pc, #68]	; (80043e0 <vTaskSwitchContext+0xb0>)
 800439a:	4413      	add	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	605a      	str	r2, [r3, #4]
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3308      	adds	r3, #8
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d104      	bne.n	80043be <vTaskSwitchContext+0x8e>
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	4a07      	ldr	r2, [pc, #28]	; (80043e4 <vTaskSwitchContext+0xb4>)
 80043c6:	6013      	str	r3, [r2, #0]
}
 80043c8:	bf00      	nop
 80043ca:	371c      	adds	r7, #28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	200001b4 	.word	0x200001b4
 80043d8:	200001a0 	.word	0x200001a0
 80043dc:	20000194 	.word	0x20000194
 80043e0:	20000090 	.word	0x20000090
 80043e4:	2000008c 	.word	0x2000008c

080043e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80043f0:	f000 f852 	bl	8004498 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043f4:	4b06      	ldr	r3, [pc, #24]	; (8004410 <prvIdleTask+0x28>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d9f9      	bls.n	80043f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80043fc:	4b05      	ldr	r3, [pc, #20]	; (8004414 <prvIdleTask+0x2c>)
 80043fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800440c:	e7f0      	b.n	80043f0 <prvIdleTask+0x8>
 800440e:	bf00      	nop
 8004410:	20000090 	.word	0x20000090
 8004414:	e000ed04 	.word	0xe000ed04

08004418 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800441e:	2300      	movs	r3, #0
 8004420:	607b      	str	r3, [r7, #4]
 8004422:	e00c      	b.n	800443e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	4613      	mov	r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	4a12      	ldr	r2, [pc, #72]	; (8004478 <prvInitialiseTaskLists+0x60>)
 8004430:	4413      	add	r3, r2
 8004432:	4618      	mov	r0, r3
 8004434:	f7ff fbd8 	bl	8003be8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3301      	adds	r3, #1
 800443c:	607b      	str	r3, [r7, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b06      	cmp	r3, #6
 8004442:	d9ef      	bls.n	8004424 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004444:	480d      	ldr	r0, [pc, #52]	; (800447c <prvInitialiseTaskLists+0x64>)
 8004446:	f7ff fbcf 	bl	8003be8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800444a:	480d      	ldr	r0, [pc, #52]	; (8004480 <prvInitialiseTaskLists+0x68>)
 800444c:	f7ff fbcc 	bl	8003be8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004450:	480c      	ldr	r0, [pc, #48]	; (8004484 <prvInitialiseTaskLists+0x6c>)
 8004452:	f7ff fbc9 	bl	8003be8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004456:	480c      	ldr	r0, [pc, #48]	; (8004488 <prvInitialiseTaskLists+0x70>)
 8004458:	f7ff fbc6 	bl	8003be8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800445c:	480b      	ldr	r0, [pc, #44]	; (800448c <prvInitialiseTaskLists+0x74>)
 800445e:	f7ff fbc3 	bl	8003be8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004462:	4b0b      	ldr	r3, [pc, #44]	; (8004490 <prvInitialiseTaskLists+0x78>)
 8004464:	4a05      	ldr	r2, [pc, #20]	; (800447c <prvInitialiseTaskLists+0x64>)
 8004466:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004468:	4b0a      	ldr	r3, [pc, #40]	; (8004494 <prvInitialiseTaskLists+0x7c>)
 800446a:	4a05      	ldr	r2, [pc, #20]	; (8004480 <prvInitialiseTaskLists+0x68>)
 800446c:	601a      	str	r2, [r3, #0]
}
 800446e:	bf00      	nop
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000090 	.word	0x20000090
 800447c:	2000011c 	.word	0x2000011c
 8004480:	20000130 	.word	0x20000130
 8004484:	2000014c 	.word	0x2000014c
 8004488:	20000160 	.word	0x20000160
 800448c:	20000178 	.word	0x20000178
 8004490:	20000144 	.word	0x20000144
 8004494:	20000148 	.word	0x20000148

08004498 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800449e:	e019      	b.n	80044d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80044a0:	f000 faca 	bl	8004a38 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80044a4:	4b0f      	ldr	r3, [pc, #60]	; (80044e4 <prvCheckTasksWaitingTermination+0x4c>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7ff fc23 	bl	8003cfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80044b6:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <prvCheckTasksWaitingTermination+0x50>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	4a0a      	ldr	r2, [pc, #40]	; (80044e8 <prvCheckTasksWaitingTermination+0x50>)
 80044be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80044c0:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <prvCheckTasksWaitingTermination+0x54>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	4a09      	ldr	r2, [pc, #36]	; (80044ec <prvCheckTasksWaitingTermination+0x54>)
 80044c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80044ca:	f000 fae7 	bl	8004a9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f80e 	bl	80044f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <prvCheckTasksWaitingTermination+0x54>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1e1      	bne.n	80044a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80044dc:	bf00      	nop
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	20000160 	.word	0x20000160
 80044e8:	2000018c 	.word	0x2000018c
 80044ec:	20000174 	.word	0x20000174

080044f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fc43 	bl	8004d88 <vPortFree>
			vPortFree( pxTCB );
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fc40 	bl	8004d88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004516:	4b0f      	ldr	r3, [pc, #60]	; (8004554 <prvResetNextTaskUnblockTime+0x44>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <prvResetNextTaskUnblockTime+0x14>
 8004520:	2301      	movs	r3, #1
 8004522:	e000      	b.n	8004526 <prvResetNextTaskUnblockTime+0x16>
 8004524:	2300      	movs	r3, #0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d004      	beq.n	8004534 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800452a:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <prvResetNextTaskUnblockTime+0x48>)
 800452c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004530:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004532:	e008      	b.n	8004546 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004534:	4b07      	ldr	r3, [pc, #28]	; (8004554 <prvResetNextTaskUnblockTime+0x44>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	4a05      	ldr	r2, [pc, #20]	; (8004558 <prvResetNextTaskUnblockTime+0x48>)
 8004544:	6013      	str	r3, [r2, #0]
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	20000144 	.word	0x20000144
 8004558:	200001ac 	.word	0x200001ac

0800455c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800456a:	f000 fa65 	bl	8004a38 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800456e:	4b26      	ldr	r3, [pc, #152]	; (8004608 <xTaskNotifyWait+0xac>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d01a      	beq.n	80045b2 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800457c:	4b22      	ldr	r3, [pc, #136]	; (8004608 <xTaskNotifyWait+0xac>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	43d2      	mvns	r2, r2
 8004586:	400a      	ands	r2, r1
 8004588:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800458a:	4b1f      	ldr	r3, [pc, #124]	; (8004608 <xTaskNotifyWait+0xac>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800459a:	2101      	movs	r1, #1
 800459c:	6838      	ldr	r0, [r7, #0]
 800459e:	f000 f8db 	bl	8004758 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80045a2:	4b1a      	ldr	r3, [pc, #104]	; (800460c <xTaskNotifyWait+0xb0>)
 80045a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80045b2:	f000 fa73 	bl	8004a9c <vPortExitCritical>

		taskENTER_CRITICAL();
 80045b6:	f000 fa3f 	bl	8004a38 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d004      	beq.n	80045ca <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80045c0:	4b11      	ldr	r3, [pc, #68]	; (8004608 <xTaskNotifyWait+0xac>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80045ca:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <xTaskNotifyWait+0xac>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d002      	beq.n	80045de <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	e008      	b.n	80045f0 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <xTaskNotifyWait+0xac>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	43d2      	mvns	r2, r2
 80045e8:	400a      	ands	r2, r1
 80045ea:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80045ec:	2301      	movs	r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80045f0:	4b05      	ldr	r3, [pc, #20]	; (8004608 <xTaskNotifyWait+0xac>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80045fa:	f000 fa4f 	bl	8004a9c <vPortExitCritical>

		return xReturn;
 80045fe:	697b      	ldr	r3, [r7, #20]
	}
 8004600:	4618      	mov	r0, r3
 8004602:	3718      	adds	r7, #24
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	2000008c 	.word	0x2000008c
 800460c:	e000ed04 	.word	0xe000ed04

08004610 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08a      	sub	sp, #40	; 0x28
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	603b      	str	r3, [r7, #0]
 800461c:	4613      	mov	r3, r2
 800461e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004620:	2301      	movs	r3, #1
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10b      	bne.n	8004642 <xTaskGenericNotify+0x32>
 800462a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462e:	b672      	cpsid	i
 8004630:	f383 8811 	msr	BASEPRI, r3
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	b662      	cpsie	i
 800463e:	61bb      	str	r3, [r7, #24]
 8004640:	e7fe      	b.n	8004640 <xTaskGenericNotify+0x30>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8004646:	f000 f9f7 	bl	8004a38 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d003      	beq.n	8004658 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004650:	6a3b      	ldr	r3, [r7, #32]
 8004652:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800465e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8004668:	79fb      	ldrb	r3, [r7, #7]
 800466a:	2b04      	cmp	r3, #4
 800466c:	d827      	bhi.n	80046be <xTaskGenericNotify+0xae>
 800466e:	a201      	add	r2, pc, #4	; (adr r2, 8004674 <xTaskGenericNotify+0x64>)
 8004670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004674:	080046bf 	.word	0x080046bf
 8004678:	08004689 	.word	0x08004689
 800467c:	08004697 	.word	0x08004697
 8004680:	080046a3 	.word	0x080046a3
 8004684:	080046ab 	.word	0x080046ab
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004688:	6a3b      	ldr	r3, [r7, #32]
 800468a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	431a      	orrs	r2, r3
 8004690:	6a3b      	ldr	r3, [r7, #32]
 8004692:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8004694:	e013      	b.n	80046be <xTaskGenericNotify+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800469a:	1c5a      	adds	r2, r3, #1
 800469c:	6a3b      	ldr	r3, [r7, #32]
 800469e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80046a0:	e00d      	b.n	80046be <xTaskGenericNotify+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80046a8:	e009      	b.n	80046be <xTaskGenericNotify+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80046aa:	7ffb      	ldrb	r3, [r7, #31]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d003      	beq.n	80046b8 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80046b6:	e001      	b.n	80046bc <xTaskGenericNotify+0xac>
						xReturn = pdFAIL;
 80046b8:	2300      	movs	r3, #0
 80046ba:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80046bc:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80046be:	7ffb      	ldrb	r3, [r7, #31]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d13a      	bne.n	800473a <xTaskGenericNotify+0x12a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	3304      	adds	r3, #4
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff fb17 	bl	8003cfc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d2:	2201      	movs	r2, #1
 80046d4:	409a      	lsls	r2, r3
 80046d6:	4b1c      	ldr	r3, [pc, #112]	; (8004748 <xTaskGenericNotify+0x138>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4313      	orrs	r3, r2
 80046dc:	4a1a      	ldr	r2, [pc, #104]	; (8004748 <xTaskGenericNotify+0x138>)
 80046de:	6013      	str	r3, [r2, #0]
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e4:	4613      	mov	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4a17      	ldr	r2, [pc, #92]	; (800474c <xTaskGenericNotify+0x13c>)
 80046ee:	441a      	add	r2, r3
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	3304      	adds	r3, #4
 80046f4:	4619      	mov	r1, r3
 80046f6:	4610      	mov	r0, r2
 80046f8:	f7ff faa3 	bl	8003c42 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80046fc:	6a3b      	ldr	r3, [r7, #32]
 80046fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00b      	beq.n	800471c <xTaskGenericNotify+0x10c>
 8004704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004708:	b672      	cpsid	i
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	b662      	cpsie	i
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	e7fe      	b.n	800471a <xTaskGenericNotify+0x10a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800471c:	6a3b      	ldr	r3, [r7, #32]
 800471e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <xTaskGenericNotify+0x140>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004726:	429a      	cmp	r2, r3
 8004728:	d907      	bls.n	800473a <xTaskGenericNotify+0x12a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800472a:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <xTaskGenericNotify+0x144>)
 800472c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004730:	601a      	str	r2, [r3, #0]
 8004732:	f3bf 8f4f 	dsb	sy
 8004736:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800473a:	f000 f9af 	bl	8004a9c <vPortExitCritical>

		return xReturn;
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8004740:	4618      	mov	r0, r3
 8004742:	3728      	adds	r7, #40	; 0x28
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000194 	.word	0x20000194
 800474c:	20000090 	.word	0x20000090
 8004750:	2000008c 	.word	0x2000008c
 8004754:	e000ed04 	.word	0xe000ed04

08004758 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004762:	4b29      	ldr	r3, [pc, #164]	; (8004808 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004768:	4b28      	ldr	r3, [pc, #160]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	3304      	adds	r3, #4
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff fac4 	bl	8003cfc <uxListRemove>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10b      	bne.n	8004792 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800477a:	4b24      	ldr	r3, [pc, #144]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004780:	2201      	movs	r2, #1
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	43da      	mvns	r2, r3
 8004788:	4b21      	ldr	r3, [pc, #132]	; (8004810 <prvAddCurrentTaskToDelayedList+0xb8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4013      	ands	r3, r2
 800478e:	4a20      	ldr	r2, [pc, #128]	; (8004810 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004790:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004798:	d10a      	bne.n	80047b0 <prvAddCurrentTaskToDelayedList+0x58>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d007      	beq.n	80047b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047a0:	4b1a      	ldr	r3, [pc, #104]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3304      	adds	r3, #4
 80047a6:	4619      	mov	r1, r3
 80047a8:	481a      	ldr	r0, [pc, #104]	; (8004814 <prvAddCurrentTaskToDelayedList+0xbc>)
 80047aa:	f7ff fa4a 	bl	8003c42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80047ae:	e026      	b.n	80047fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4413      	add	r3, r2
 80047b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80047b8:	4b14      	ldr	r3, [pc, #80]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d209      	bcs.n	80047dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047c8:	4b13      	ldr	r3, [pc, #76]	; (8004818 <prvAddCurrentTaskToDelayedList+0xc0>)
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	4b0f      	ldr	r3, [pc, #60]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3304      	adds	r3, #4
 80047d2:	4619      	mov	r1, r3
 80047d4:	4610      	mov	r0, r2
 80047d6:	f7ff fa58 	bl	8003c8a <vListInsert>
}
 80047da:	e010      	b.n	80047fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047dc:	4b0f      	ldr	r3, [pc, #60]	; (800481c <prvAddCurrentTaskToDelayedList+0xc4>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	4b0a      	ldr	r3, [pc, #40]	; (800480c <prvAddCurrentTaskToDelayedList+0xb4>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3304      	adds	r3, #4
 80047e6:	4619      	mov	r1, r3
 80047e8:	4610      	mov	r0, r2
 80047ea:	f7ff fa4e 	bl	8003c8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80047ee:	4b0c      	ldr	r3, [pc, #48]	; (8004820 <prvAddCurrentTaskToDelayedList+0xc8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d202      	bcs.n	80047fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80047f8:	4a09      	ldr	r2, [pc, #36]	; (8004820 <prvAddCurrentTaskToDelayedList+0xc8>)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	6013      	str	r3, [r2, #0]
}
 80047fe:	bf00      	nop
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20000190 	.word	0x20000190
 800480c:	2000008c 	.word	0x2000008c
 8004810:	20000194 	.word	0x20000194
 8004814:	20000178 	.word	0x20000178
 8004818:	20000148 	.word	0x20000148
 800481c:	20000144 	.word	0x20000144
 8004820:	200001ac 	.word	0x200001ac

08004824 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	3b04      	subs	r3, #4
 8004834:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800483c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3b04      	subs	r3, #4
 8004842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f023 0201 	bic.w	r2, r3, #1
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	3b04      	subs	r3, #4
 8004852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004854:	4a0c      	ldr	r2, [pc, #48]	; (8004888 <pxPortInitialiseStack+0x64>)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3b14      	subs	r3, #20
 800485e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	3b04      	subs	r3, #4
 800486a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f06f 0202 	mvn.w	r2, #2
 8004872:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b20      	subs	r3, #32
 8004878:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800487a:	68fb      	ldr	r3, [r7, #12]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	0800488d 	.word	0x0800488d

0800488c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004892:	2300      	movs	r3, #0
 8004894:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004896:	4b13      	ldr	r3, [pc, #76]	; (80048e4 <prvTaskExitError+0x58>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800489e:	d00b      	beq.n	80048b8 <prvTaskExitError+0x2c>
 80048a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a4:	b672      	cpsid	i
 80048a6:	f383 8811 	msr	BASEPRI, r3
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	b662      	cpsie	i
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	e7fe      	b.n	80048b6 <prvTaskExitError+0x2a>
 80048b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048bc:	b672      	cpsid	i
 80048be:	f383 8811 	msr	BASEPRI, r3
 80048c2:	f3bf 8f6f 	isb	sy
 80048c6:	f3bf 8f4f 	dsb	sy
 80048ca:	b662      	cpsie	i
 80048cc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80048ce:	bf00      	nop
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0fc      	beq.n	80048d0 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80048d6:	bf00      	nop
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	20000004 	.word	0x20000004
	...

080048f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80048f0:	4b07      	ldr	r3, [pc, #28]	; (8004910 <pxCurrentTCBConst2>)
 80048f2:	6819      	ldr	r1, [r3, #0]
 80048f4:	6808      	ldr	r0, [r1, #0]
 80048f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048fa:	f380 8809 	msr	PSP, r0
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	f04f 0000 	mov.w	r0, #0
 8004906:	f380 8811 	msr	BASEPRI, r0
 800490a:	4770      	bx	lr
 800490c:	f3af 8000 	nop.w

08004910 <pxCurrentTCBConst2>:
 8004910:	2000008c 	.word	0x2000008c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop

08004918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004918:	4808      	ldr	r0, [pc, #32]	; (800493c <prvPortStartFirstTask+0x24>)
 800491a:	6800      	ldr	r0, [r0, #0]
 800491c:	6800      	ldr	r0, [r0, #0]
 800491e:	f380 8808 	msr	MSP, r0
 8004922:	f04f 0000 	mov.w	r0, #0
 8004926:	f380 8814 	msr	CONTROL, r0
 800492a:	b662      	cpsie	i
 800492c:	b661      	cpsie	f
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	f3bf 8f6f 	isb	sy
 8004936:	df00      	svc	0
 8004938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800493a:	bf00      	nop
 800493c:	e000ed08 	.word	0xe000ed08

08004940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004946:	4b36      	ldr	r3, [pc, #216]	; (8004a20 <xPortStartScheduler+0xe0>)
 8004948:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	b2db      	uxtb	r3, r3
 8004950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	22ff      	movs	r2, #255	; 0xff
 8004956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	b2db      	uxtb	r3, r3
 800495e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004968:	b2da      	uxtb	r2, r3
 800496a:	4b2e      	ldr	r3, [pc, #184]	; (8004a24 <xPortStartScheduler+0xe4>)
 800496c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800496e:	4b2e      	ldr	r3, [pc, #184]	; (8004a28 <xPortStartScheduler+0xe8>)
 8004970:	2207      	movs	r2, #7
 8004972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004974:	e009      	b.n	800498a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004976:	4b2c      	ldr	r3, [pc, #176]	; (8004a28 <xPortStartScheduler+0xe8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	3b01      	subs	r3, #1
 800497c:	4a2a      	ldr	r2, [pc, #168]	; (8004a28 <xPortStartScheduler+0xe8>)
 800497e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	b2db      	uxtb	r3, r3
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	b2db      	uxtb	r3, r3
 8004988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800498a:	78fb      	ldrb	r3, [r7, #3]
 800498c:	b2db      	uxtb	r3, r3
 800498e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004992:	2b80      	cmp	r3, #128	; 0x80
 8004994:	d0ef      	beq.n	8004976 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004996:	4b24      	ldr	r3, [pc, #144]	; (8004a28 <xPortStartScheduler+0xe8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f1c3 0307 	rsb	r3, r3, #7
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d00b      	beq.n	80049ba <xPortStartScheduler+0x7a>
 80049a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a6:	b672      	cpsid	i
 80049a8:	f383 8811 	msr	BASEPRI, r3
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	b662      	cpsie	i
 80049b6:	60bb      	str	r3, [r7, #8]
 80049b8:	e7fe      	b.n	80049b8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80049ba:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <xPortStartScheduler+0xe8>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	021b      	lsls	r3, r3, #8
 80049c0:	4a19      	ldr	r2, [pc, #100]	; (8004a28 <xPortStartScheduler+0xe8>)
 80049c2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80049c4:	4b18      	ldr	r3, [pc, #96]	; (8004a28 <xPortStartScheduler+0xe8>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80049cc:	4a16      	ldr	r2, [pc, #88]	; (8004a28 <xPortStartScheduler+0xe8>)
 80049ce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80049d8:	4b14      	ldr	r3, [pc, #80]	; (8004a2c <xPortStartScheduler+0xec>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a13      	ldr	r2, [pc, #76]	; (8004a2c <xPortStartScheduler+0xec>)
 80049de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80049e4:	4b11      	ldr	r3, [pc, #68]	; (8004a2c <xPortStartScheduler+0xec>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a10      	ldr	r2, [pc, #64]	; (8004a2c <xPortStartScheduler+0xec>)
 80049ea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80049ee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80049f0:	f000 f8d4 	bl	8004b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80049f4:	4b0e      	ldr	r3, [pc, #56]	; (8004a30 <xPortStartScheduler+0xf0>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80049fa:	f000 f8f3 	bl	8004be4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80049fe:	4b0d      	ldr	r3, [pc, #52]	; (8004a34 <xPortStartScheduler+0xf4>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a0c      	ldr	r2, [pc, #48]	; (8004a34 <xPortStartScheduler+0xf4>)
 8004a04:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004a08:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004a0a:	f7ff ff85 	bl	8004918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004a0e:	f7ff fc8f 	bl	8004330 <vTaskSwitchContext>
	prvTaskExitError();
 8004a12:	f7ff ff3b 	bl	800488c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	e000e400 	.word	0xe000e400
 8004a24:	200001b8 	.word	0x200001b8
 8004a28:	200001bc 	.word	0x200001bc
 8004a2c:	e000ed20 	.word	0xe000ed20
 8004a30:	20000004 	.word	0x20000004
 8004a34:	e000ef34 	.word	0xe000ef34

08004a38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a42:	b672      	cpsid	i
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	b662      	cpsie	i
 8004a52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004a54:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <vPortEnterCritical+0x5c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	4a0e      	ldr	r2, [pc, #56]	; (8004a94 <vPortEnterCritical+0x5c>)
 8004a5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004a5e:	4b0d      	ldr	r3, [pc, #52]	; (8004a94 <vPortEnterCritical+0x5c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d110      	bne.n	8004a88 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004a66:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <vPortEnterCritical+0x60>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00b      	beq.n	8004a88 <vPortEnterCritical+0x50>
 8004a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a74:	b672      	cpsid	i
 8004a76:	f383 8811 	msr	BASEPRI, r3
 8004a7a:	f3bf 8f6f 	isb	sy
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	b662      	cpsie	i
 8004a84:	603b      	str	r3, [r7, #0]
 8004a86:	e7fe      	b.n	8004a86 <vPortEnterCritical+0x4e>
	}
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	20000004 	.word	0x20000004
 8004a98:	e000ed04 	.word	0xe000ed04

08004a9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004aa2:	4b12      	ldr	r3, [pc, #72]	; (8004aec <vPortExitCritical+0x50>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10b      	bne.n	8004ac2 <vPortExitCritical+0x26>
 8004aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aae:	b672      	cpsid	i
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	b662      	cpsie	i
 8004abe:	607b      	str	r3, [r7, #4]
 8004ac0:	e7fe      	b.n	8004ac0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8004ac2:	4b0a      	ldr	r3, [pc, #40]	; (8004aec <vPortExitCritical+0x50>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	4a08      	ldr	r2, [pc, #32]	; (8004aec <vPortExitCritical+0x50>)
 8004aca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <vPortExitCritical+0x50>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <vPortExitCritical+0x42>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	20000004 	.word	0x20000004

08004af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004af0:	f3ef 8009 	mrs	r0, PSP
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	4b15      	ldr	r3, [pc, #84]	; (8004b50 <pxCurrentTCBConst>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	f01e 0f10 	tst.w	lr, #16
 8004b00:	bf08      	it	eq
 8004b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b0a:	6010      	str	r0, [r2, #0]
 8004b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004b10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004b14:	b672      	cpsid	i
 8004b16:	f380 8811 	msr	BASEPRI, r0
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	b662      	cpsie	i
 8004b24:	f7ff fc04 	bl	8004330 <vTaskSwitchContext>
 8004b28:	f04f 0000 	mov.w	r0, #0
 8004b2c:	f380 8811 	msr	BASEPRI, r0
 8004b30:	bc09      	pop	{r0, r3}
 8004b32:	6819      	ldr	r1, [r3, #0]
 8004b34:	6808      	ldr	r0, [r1, #0]
 8004b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b3a:	f01e 0f10 	tst.w	lr, #16
 8004b3e:	bf08      	it	eq
 8004b40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004b44:	f380 8809 	msr	PSP, r0
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop

08004b50 <pxCurrentTCBConst>:
 8004b50:	2000008c 	.word	0x2000008c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop

08004b58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b62:	b672      	cpsid	i
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	b662      	cpsie	i
 8004b72:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004b74:	f7ff fb1e 	bl	80041b4 <xTaskIncrementTick>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004b7e:	4b06      	ldr	r3, [pc, #24]	; (8004b98 <SysTick_Handler+0x40>)
 8004b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	2300      	movs	r3, #0
 8004b88:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004b90:	bf00      	nop
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	e000ed04 	.word	0xe000ed04

08004b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <vPortSetupTimerInterrupt+0x34>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ba6:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <vPortSetupTimerInterrupt+0x38>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004bac:	4b0a      	ldr	r3, [pc, #40]	; (8004bd8 <vPortSetupTimerInterrupt+0x3c>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a0a      	ldr	r2, [pc, #40]	; (8004bdc <vPortSetupTimerInterrupt+0x40>)
 8004bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb6:	099b      	lsrs	r3, r3, #6
 8004bb8:	4a09      	ldr	r2, [pc, #36]	; (8004be0 <vPortSetupTimerInterrupt+0x44>)
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004bbe:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <vPortSetupTimerInterrupt+0x34>)
 8004bc0:	2207      	movs	r2, #7
 8004bc2:	601a      	str	r2, [r3, #0]
}
 8004bc4:	bf00      	nop
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	e000e010 	.word	0xe000e010
 8004bd4:	e000e018 	.word	0xe000e018
 8004bd8:	20000008 	.word	0x20000008
 8004bdc:	10624dd3 	.word	0x10624dd3
 8004be0:	e000e014 	.word	0xe000e014

08004be4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004be4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004bf4 <vPortEnableVFP+0x10>
 8004be8:	6801      	ldr	r1, [r0, #0]
 8004bea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004bee:	6001      	str	r1, [r0, #0]
 8004bf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004bf2:	bf00      	nop
 8004bf4:	e000ed88 	.word	0xe000ed88

08004bf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08a      	sub	sp, #40	; 0x28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c04:	f7ff fa1a 	bl	800403c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c08:	4b5a      	ldr	r3, [pc, #360]	; (8004d74 <pvPortMalloc+0x17c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004c10:	f000 f916 	bl	8004e40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c14:	4b58      	ldr	r3, [pc, #352]	; (8004d78 <pvPortMalloc+0x180>)
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f040 8090 	bne.w	8004d42 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d01e      	beq.n	8004c66 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004c28:	2208      	movs	r2, #8
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d015      	beq.n	8004c66 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f023 0307 	bic.w	r3, r3, #7
 8004c40:	3308      	adds	r3, #8
 8004c42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f003 0307 	and.w	r3, r3, #7
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <pvPortMalloc+0x6e>
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c52:	b672      	cpsid	i
 8004c54:	f383 8811 	msr	BASEPRI, r3
 8004c58:	f3bf 8f6f 	isb	sy
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	b662      	cpsie	i
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	e7fe      	b.n	8004c64 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d06a      	beq.n	8004d42 <pvPortMalloc+0x14a>
 8004c6c:	4b43      	ldr	r3, [pc, #268]	; (8004d7c <pvPortMalloc+0x184>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d865      	bhi.n	8004d42 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004c76:	4b42      	ldr	r3, [pc, #264]	; (8004d80 <pvPortMalloc+0x188>)
 8004c78:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004c7a:	4b41      	ldr	r3, [pc, #260]	; (8004d80 <pvPortMalloc+0x188>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c80:	e004      	b.n	8004c8c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c84:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d903      	bls.n	8004c9e <pvPortMalloc+0xa6>
 8004c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1f1      	bne.n	8004c82 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c9e:	4b35      	ldr	r3, [pc, #212]	; (8004d74 <pvPortMalloc+0x17c>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d04c      	beq.n	8004d42 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2208      	movs	r2, #8
 8004cae:	4413      	add	r3, r2
 8004cb0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	6a3b      	ldr	r3, [r7, #32]
 8004cb8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	1ad2      	subs	r2, r2, r3
 8004cc2:	2308      	movs	r3, #8
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d920      	bls.n	8004d0c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4413      	add	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00b      	beq.n	8004cf4 <pvPortMalloc+0xfc>
 8004cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce0:	b672      	cpsid	i
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	b662      	cpsie	i
 8004cf0:	613b      	str	r3, [r7, #16]
 8004cf2:	e7fe      	b.n	8004cf2 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	1ad2      	subs	r2, r2, r3
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d06:	69b8      	ldr	r0, [r7, #24]
 8004d08:	f000 f8fc 	bl	8004f04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	; (8004d7c <pvPortMalloc+0x184>)
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	4a19      	ldr	r2, [pc, #100]	; (8004d7c <pvPortMalloc+0x184>)
 8004d18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004d1a:	4b18      	ldr	r3, [pc, #96]	; (8004d7c <pvPortMalloc+0x184>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	4b19      	ldr	r3, [pc, #100]	; (8004d84 <pvPortMalloc+0x18c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d203      	bcs.n	8004d2e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004d26:	4b15      	ldr	r3, [pc, #84]	; (8004d7c <pvPortMalloc+0x184>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a16      	ldr	r2, [pc, #88]	; (8004d84 <pvPortMalloc+0x18c>)
 8004d2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	4b11      	ldr	r3, [pc, #68]	; (8004d78 <pvPortMalloc+0x180>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	431a      	orrs	r2, r3
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3e:	2200      	movs	r2, #0
 8004d40:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004d42:	f7ff f989 	bl	8004058 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00b      	beq.n	8004d68 <pvPortMalloc+0x170>
 8004d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d54:	b672      	cpsid	i
 8004d56:	f383 8811 	msr	BASEPRI, r3
 8004d5a:	f3bf 8f6f 	isb	sy
 8004d5e:	f3bf 8f4f 	dsb	sy
 8004d62:	b662      	cpsie	i
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	e7fe      	b.n	8004d66 <pvPortMalloc+0x16e>
	return pvReturn;
 8004d68:	69fb      	ldr	r3, [r7, #28]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3728      	adds	r7, #40	; 0x28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20003dc8 	.word	0x20003dc8
 8004d78:	20003dd4 	.word	0x20003dd4
 8004d7c:	20003dcc 	.word	0x20003dcc
 8004d80:	20003dc0 	.word	0x20003dc0
 8004d84:	20003dd0 	.word	0x20003dd0

08004d88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d04a      	beq.n	8004e30 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d9a:	2308      	movs	r3, #8
 8004d9c:	425b      	negs	r3, r3
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4413      	add	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	4b22      	ldr	r3, [pc, #136]	; (8004e38 <vPortFree+0xb0>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4013      	ands	r3, r2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10b      	bne.n	8004dce <vPortFree+0x46>
 8004db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dba:	b672      	cpsid	i
 8004dbc:	f383 8811 	msr	BASEPRI, r3
 8004dc0:	f3bf 8f6f 	isb	sy
 8004dc4:	f3bf 8f4f 	dsb	sy
 8004dc8:	b662      	cpsie	i
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	e7fe      	b.n	8004dcc <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00b      	beq.n	8004dee <vPortFree+0x66>
 8004dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dda:	b672      	cpsid	i
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	b662      	cpsie	i
 8004dea:	60bb      	str	r3, [r7, #8]
 8004dec:	e7fe      	b.n	8004dec <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	4b11      	ldr	r3, [pc, #68]	; (8004e38 <vPortFree+0xb0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4013      	ands	r3, r2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d019      	beq.n	8004e30 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d115      	bne.n	8004e30 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <vPortFree+0xb0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	401a      	ands	r2, r3
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004e14:	f7ff f912 	bl	800403c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	685a      	ldr	r2, [r3, #4]
 8004e1c:	4b07      	ldr	r3, [pc, #28]	; (8004e3c <vPortFree+0xb4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4413      	add	r3, r2
 8004e22:	4a06      	ldr	r2, [pc, #24]	; (8004e3c <vPortFree+0xb4>)
 8004e24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004e26:	6938      	ldr	r0, [r7, #16]
 8004e28:	f000 f86c 	bl	8004f04 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004e2c:	f7ff f914 	bl	8004058 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004e30:	bf00      	nop
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	20003dd4 	.word	0x20003dd4
 8004e3c:	20003dcc 	.word	0x20003dcc

08004e40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004e46:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004e4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004e4c:	4b27      	ldr	r3, [pc, #156]	; (8004eec <prvHeapInit+0xac>)
 8004e4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00c      	beq.n	8004e74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	3307      	adds	r3, #7
 8004e5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f023 0307 	bic.w	r3, r3, #7
 8004e66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	4a1f      	ldr	r2, [pc, #124]	; (8004eec <prvHeapInit+0xac>)
 8004e70:	4413      	add	r3, r2
 8004e72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004e78:	4a1d      	ldr	r2, [pc, #116]	; (8004ef0 <prvHeapInit+0xb0>)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e7e:	4b1c      	ldr	r3, [pc, #112]	; (8004ef0 <prvHeapInit+0xb0>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	4413      	add	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e8c:	2208      	movs	r2, #8
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	1a9b      	subs	r3, r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0307 	bic.w	r3, r3, #7
 8004e9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4a15      	ldr	r2, [pc, #84]	; (8004ef4 <prvHeapInit+0xb4>)
 8004ea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ea2:	4b14      	ldr	r3, [pc, #80]	; (8004ef4 <prvHeapInit+0xb4>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004eaa:	4b12      	ldr	r3, [pc, #72]	; (8004ef4 <prvHeapInit+0xb4>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	1ad2      	subs	r2, r2, r3
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	; (8004ef4 <prvHeapInit+0xb4>)
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4a0a      	ldr	r2, [pc, #40]	; (8004ef8 <prvHeapInit+0xb8>)
 8004ece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	4a09      	ldr	r2, [pc, #36]	; (8004efc <prvHeapInit+0xbc>)
 8004ed6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ed8:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <prvHeapInit+0xc0>)
 8004eda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004ede:	601a      	str	r2, [r3, #0]
}
 8004ee0:	bf00      	nop
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	200001c0 	.word	0x200001c0
 8004ef0:	20003dc0 	.word	0x20003dc0
 8004ef4:	20003dc8 	.word	0x20003dc8
 8004ef8:	20003dd0 	.word	0x20003dd0
 8004efc:	20003dcc 	.word	0x20003dcc
 8004f00:	20003dd4 	.word	0x20003dd4

08004f04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f0c:	4b28      	ldr	r3, [pc, #160]	; (8004fb0 <prvInsertBlockIntoFreeList+0xac>)
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	e002      	b.n	8004f18 <prvInsertBlockIntoFreeList+0x14>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60fb      	str	r3, [r7, #12]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d8f7      	bhi.n	8004f12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d108      	bne.n	8004f46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	441a      	add	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	441a      	add	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d118      	bne.n	8004f8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4b15      	ldr	r3, [pc, #84]	; (8004fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d00d      	beq.n	8004f82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	441a      	add	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	e008      	b.n	8004f94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f82:	4b0c      	ldr	r3, [pc, #48]	; (8004fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e003      	b.n	8004f94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d002      	beq.n	8004fa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fa2:	bf00      	nop
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	20003dc0 	.word	0x20003dc0
 8004fb4:	20003dc8 	.word	0x20003dc8

08004fb8 <main>:
void printmsg(char *msg);

char msg[10] = "batata\n";
char usr_msg[100];

int main(void){
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af02      	add	r7, sp, #8
	//initialise_monitor_handles();
  HAL_Init();
 8004fbe:	f7fb fb0f 	bl	80005e0 <HAL_Init>
  SystemClock_Config();
 8004fc2:	f000 f8a3 	bl	800510c <SystemClock_Config>
  MX_GPIO_Init();
 8004fc6:	f000 f9cb 	bl	8005360 <MX_GPIO_Init>
  MX_ETH_Init();
 8004fca:	f000 f935 	bl	8005238 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8004fce:	f000 f969 	bl	80052a4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8004fd2:	f000 f997 	bl	8005304 <MX_USB_OTG_FS_PCD_Init>
  // osKernelStart();

  //xTaskCreate(vTask1_handler, "Task-1", configMINIMAL_STACK_SIZE, NULL, 1, &xTaskHandle1 );
  //xTaskCreate(vTask2_handler, "Task-2", configMINIMAL_STACK_SIZE, NULL, 1, &xTaskHandle2 );

  xTaskCreate(vTask1_handler, "Task-1", 500, NULL, 2, &xTaskHandle1 );
 8004fd6:	4b0c      	ldr	r3, [pc, #48]	; (8005008 <main+0x50>)
 8004fd8:	9301      	str	r3, [sp, #4]
 8004fda:	2302      	movs	r3, #2
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004fe4:	4909      	ldr	r1, [pc, #36]	; (800500c <main+0x54>)
 8004fe6:	480a      	ldr	r0, [pc, #40]	; (8005010 <main+0x58>)
 8004fe8:	f7fe feb2 	bl	8003d50 <xTaskCreate>
  xTaskCreate(vTask2_handler, "Task-2", 500, NULL, 2, &xTaskHandle2 );
 8004fec:	4b09      	ldr	r3, [pc, #36]	; (8005014 <main+0x5c>)
 8004fee:	9301      	str	r3, [sp, #4]
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004ffa:	4907      	ldr	r1, [pc, #28]	; (8005018 <main+0x60>)
 8004ffc:	4807      	ldr	r0, [pc, #28]	; (800501c <main+0x64>)
 8004ffe:	f7fe fea7 	bl	8003d50 <xTaskCreate>
  vTaskStartScheduler();
 8005002:	f7fe ffd1 	bl	8003fa8 <vTaskStartScheduler>
  
  while(1){
 8005006:	e7fe      	b.n	8005006 <main+0x4e>
 8005008:	20003dd8 	.word	0x20003dd8
 800500c:	080062cc 	.word	0x080062cc
 8005010:	08005021 	.word	0x08005021
 8005014:	20003ddc 	.word	0x20003ddc
 8005018:	080062d4 	.word	0x080062d4
 800501c:	08005071 	.word	0x08005071

08005020 <vTask1_handler>:
  }

}

// TaskFunction_t
void vTask1_handler(void *params){		// funcao principal de envio de imagem pelo ETHERNET
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
	uint32_t current_notification_value = 0;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
	while(1){
		if(xTaskNotifyWait(0, 0, &current_notification_value, portMAX_DELAY) != 0){
 800502c:	f107 020c 	add.w	r2, r7, #12
 8005030:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005034:	2100      	movs	r1, #0
 8005036:	2000      	movs	r0, #0
 8005038:	f7ff fa90 	bl	800455c <xTaskNotifyWait>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f4      	beq.n	800502c <vTask1_handler+0xc>
			LD2_GPIO_Port -> ODR ^= LD2_Pin;		// toogle LED2
 8005042:	4b08      	ldr	r3, [pc, #32]	; (8005064 <vTask1_handler+0x44>)
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	4a07      	ldr	r2, [pc, #28]	; (8005064 <vTask1_handler+0x44>)
 8005048:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 800504c:	6153      	str	r3, [r2, #20]
			// vTaskDelay(100);		// retira esta thread de processamento por 100ms
			rtos_delay(100);
 800504e:	2064      	movs	r0, #100	; 0x64
 8005050:	f000 f83c 	bl	80050cc <rtos_delay>
			sprintf(usr_msg, "count: %ld \n", current_notification_value);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	461a      	mov	r2, r3
 8005058:	4903      	ldr	r1, [pc, #12]	; (8005068 <vTask1_handler+0x48>)
 800505a:	4804      	ldr	r0, [pc, #16]	; (800506c <vTask1_handler+0x4c>)
 800505c:	f000 fd2a 	bl	8005ab4 <siprintf>
		if(xTaskNotifyWait(0, 0, &current_notification_value, portMAX_DELAY) != 0){
 8005060:	e7e4      	b.n	800502c <vTask1_handler+0xc>
 8005062:	bf00      	nop
 8005064:	40020400 	.word	0x40020400
 8005068:	080062dc 	.word	0x080062dc
 800506c:	20003df4 	.word	0x20003df4

08005070 <vTask2_handler>:
		// vTaskDelete(NULL); // deletar a si mesma
	}
	//taskYield();
}

void vTask2_handler(void *params){		// funcao principal de calculo da imagem a enviar
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
	while(1){
		LD1_GPIO_Port -> ODR ^= LD1_Pin;		// toogle LED1
 8005078:	4b0f      	ldr	r3, [pc, #60]	; (80050b8 <vTask2_handler+0x48>)
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	4a0e      	ldr	r2, [pc, #56]	; (80050b8 <vTask2_handler+0x48>)
 800507e:	f083 0301 	eor.w	r3, r3, #1
 8005082:	6153      	str	r3, [r2, #20]
		rtos_delay(100);
 8005084:	2064      	movs	r0, #100	; 0x64
 8005086:	f000 f821 	bl	80050cc <rtos_delay>
		if(USER_Btn_GPIO_Port -> IDR &  USER_Btn_Pin){
 800508a:	4b0c      	ldr	r3, [pc, #48]	; (80050bc <vTask2_handler+0x4c>)
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0f0      	beq.n	8005078 <vTask2_handler+0x8>
			sprintf(usr_msg, "123456789\n");
 8005096:	4a0a      	ldr	r2, [pc, #40]	; (80050c0 <vTask2_handler+0x50>)
 8005098:	4b0a      	ldr	r3, [pc, #40]	; (80050c4 <vTask2_handler+0x54>)
 800509a:	cb03      	ldmia	r3!, {r0, r1}
 800509c:	6010      	str	r0, [r2, #0]
 800509e:	6051      	str	r1, [r2, #4]
 80050a0:	8819      	ldrh	r1, [r3, #0]
 80050a2:	789b      	ldrb	r3, [r3, #2]
 80050a4:	8111      	strh	r1, [r2, #8]
 80050a6:	7293      	strb	r3, [r2, #10]
			xTaskNotify(vTask1_handler, 0x0, eNoAction);
 80050a8:	2300      	movs	r3, #0
 80050aa:	2200      	movs	r2, #0
 80050ac:	2100      	movs	r1, #0
 80050ae:	4806      	ldr	r0, [pc, #24]	; (80050c8 <vTask2_handler+0x58>)
 80050b0:	f7ff faae 	bl	8004610 <xTaskGenericNotify>
		LD1_GPIO_Port -> ODR ^= LD1_Pin;		// toogle LED1
 80050b4:	e7e0      	b.n	8005078 <vTask2_handler+0x8>
 80050b6:	bf00      	nop
 80050b8:	40020400 	.word	0x40020400
 80050bc:	40020800 	.word	0x40020800
 80050c0:	20003df4 	.word	0x20003df4
 80050c4:	080062ec 	.word	0x080062ec
 80050c8:	08005021 	.word	0x08005021

080050cc <rtos_delay>:
			//printmsg(usr_msg);
		}
	}
}

void rtos_delay(uint32_t delay_in_ms){
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
	uint32_t current_tick_count = xTaskGetTickCount();
 80050d4:	f7ff f85e 	bl	8004194 <xTaskGetTickCount>
 80050d8:	60f8      	str	r0, [r7, #12]
	uint32_t delay_in_ticks = (delay_in_ms * configTICK_RATE_HZ) /1000;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050e0:	fb02 f303 	mul.w	r3, r2, r3
 80050e4:	4a08      	ldr	r2, [pc, #32]	; (8005108 <rtos_delay+0x3c>)
 80050e6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ea:	099b      	lsrs	r3, r3, #6
 80050ec:	60bb      	str	r3, [r7, #8]
	while(xTaskGetTickCount() < current_tick_count + delay_in_ticks);
 80050ee:	bf00      	nop
 80050f0:	f7ff f850 	bl	8004194 <xTaskGetTickCount>
 80050f4:	4601      	mov	r1, r0
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	4413      	add	r3, r2
 80050fc:	4299      	cmp	r1, r3
 80050fe:	d3f7      	bcc.n	80050f0 <rtos_delay+0x24>
}
 8005100:	bf00      	nop
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	10624dd3 	.word	0x10624dd3

0800510c <SystemClock_Config>:
  }
  /* USER CODE END 5 */
}

void SystemClock_Config(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b0b8      	sub	sp, #224	; 0xe0
 8005110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005112:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005116:	2234      	movs	r2, #52	; 0x34
 8005118:	2100      	movs	r1, #0
 800511a:	4618      	mov	r0, r3
 800511c:	f000 fcc1 	bl	8005aa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005120:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	605a      	str	r2, [r3, #4]
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	60da      	str	r2, [r3, #12]
 800512e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005130:	f107 0308 	add.w	r3, r7, #8
 8005134:	2290      	movs	r2, #144	; 0x90
 8005136:	2100      	movs	r1, #0
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fcb2 	bl	8005aa2 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800513e:	f7fc fb05 	bl	800174c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005142:	4b3a      	ldr	r3, [pc, #232]	; (800522c <SystemClock_Config+0x120>)
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	4a39      	ldr	r2, [pc, #228]	; (800522c <SystemClock_Config+0x120>)
 8005148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800514c:	6413      	str	r3, [r2, #64]	; 0x40
 800514e:	4b37      	ldr	r3, [pc, #220]	; (800522c <SystemClock_Config+0x120>)
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005156:	607b      	str	r3, [r7, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800515a:	4b35      	ldr	r3, [pc, #212]	; (8005230 <SystemClock_Config+0x124>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a34      	ldr	r2, [pc, #208]	; (8005230 <SystemClock_Config+0x124>)
 8005160:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	4b32      	ldr	r3, [pc, #200]	; (8005230 <SystemClock_Config+0x124>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005172:	2301      	movs	r3, #1
 8005174:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8005178:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800517c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005180:	2302      	movs	r3, #2
 8005182:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005186:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800518a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800518e:	2304      	movs	r3, #4
 8005190:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8005194:	23d8      	movs	r3, #216	; 0xd8
 8005196:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800519a:	2302      	movs	r3, #2
 800519c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80051a0:	2309      	movs	r3, #9
 80051a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051a6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fc fb2e 	bl	800180c <HAL_RCC_OscConfig>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80051b6:	f000 f9a7 	bl	8005508 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80051ba:	f7fc fad7 	bl	800176c <HAL_PWREx_EnableOverDrive>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80051c4:	f000 f9a0 	bl	8005508 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051c8:	230f      	movs	r3, #15
 80051ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051ce:	2302      	movs	r3, #2
 80051d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051d4:	2300      	movs	r3, #0
 80051d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80051da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80051de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80051e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80051ea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80051ee:	2107      	movs	r1, #7
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7fc fd7d 	bl	8001cf0 <HAL_RCC_ClockConfig>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80051fc:	f000 f984 	bl	8005508 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8005200:	4b0c      	ldr	r3, [pc, #48]	; (8005234 <SystemClock_Config+0x128>)
 8005202:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005204:	2300      	movs	r3, #0
 8005206:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8005208:	2300      	movs	r3, #0
 800520a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800520e:	f107 0308 	add.w	r3, r7, #8
 8005212:	4618      	mov	r0, r3
 8005214:	f7fc ff92 	bl	800213c <HAL_RCCEx_PeriphCLKConfig>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <SystemClock_Config+0x116>
  {
    Error_Handler();
 800521e:	f000 f973 	bl	8005508 <Error_Handler>
  }
}
 8005222:	bf00      	nop
 8005224:	37e0      	adds	r7, #224	; 0xe0
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40023800 	.word	0x40023800
 8005230:	40007000 	.word	0x40007000
 8005234:	00200100 	.word	0x00200100

08005238 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
   uint8_t MACAddr[6] ;

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800523e:	4b17      	ldr	r3, [pc, #92]	; (800529c <MX_ETH_Init+0x64>)
 8005240:	4a17      	ldr	r2, [pc, #92]	; (80052a0 <MX_ETH_Init+0x68>)
 8005242:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8005244:	4b15      	ldr	r3, [pc, #84]	; (800529c <MX_ETH_Init+0x64>)
 8005246:	2201      	movs	r2, #1
 8005248:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800524a:	4b14      	ldr	r3, [pc, #80]	; (800529c <MX_ETH_Init+0x64>)
 800524c:	2200      	movs	r2, #0
 800524e:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8005250:	2300      	movs	r3, #0
 8005252:	703b      	strb	r3, [r7, #0]
  MACAddr[1] = 0x80;
 8005254:	2380      	movs	r3, #128	; 0x80
 8005256:	707b      	strb	r3, [r7, #1]
  MACAddr[2] = 0xE1;
 8005258:	23e1      	movs	r3, #225	; 0xe1
 800525a:	70bb      	strb	r3, [r7, #2]
  MACAddr[3] = 0x00;
 800525c:	2300      	movs	r3, #0
 800525e:	70fb      	strb	r3, [r7, #3]
  MACAddr[4] = 0x00;
 8005260:	2300      	movs	r3, #0
 8005262:	713b      	strb	r3, [r7, #4]
  MACAddr[5] = 0x00;
 8005264:	2300      	movs	r3, #0
 8005266:	717b      	strb	r3, [r7, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8005268:	4a0c      	ldr	r2, [pc, #48]	; (800529c <MX_ETH_Init+0x64>)
 800526a:	463b      	mov	r3, r7
 800526c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800526e:	4b0b      	ldr	r3, [pc, #44]	; (800529c <MX_ETH_Init+0x64>)
 8005270:	2200      	movs	r2, #0
 8005272:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8005274:	4b09      	ldr	r3, [pc, #36]	; (800529c <MX_ETH_Init+0x64>)
 8005276:	2200      	movs	r2, #0
 8005278:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800527a:	4b08      	ldr	r3, [pc, #32]	; (800529c <MX_ETH_Init+0x64>)
 800527c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005280:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8005282:	4806      	ldr	r0, [pc, #24]	; (800529c <MX_ETH_Init+0x64>)
 8005284:	f7fb fade 	bl	8000844 <HAL_ETH_Init>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <MX_ETH_Init+0x5a>
  {
    Error_Handler();
 800528e:	f000 f93b 	bl	8005508 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8005292:	bf00      	nop
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	200042dc 	.word	0x200042dc
 80052a0:	40028000 	.word	0x40028000

080052a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80052a8:	4b14      	ldr	r3, [pc, #80]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052aa:	4a15      	ldr	r2, [pc, #84]	; (8005300 <MX_USART3_UART_Init+0x5c>)
 80052ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80052ae:	4b13      	ldr	r3, [pc, #76]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80052b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80052b6:	4b11      	ldr	r3, [pc, #68]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80052bc:	4b0f      	ldr	r3, [pc, #60]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052be:	2200      	movs	r2, #0
 80052c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80052c2:	4b0e      	ldr	r3, [pc, #56]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80052c8:	4b0c      	ldr	r3, [pc, #48]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052ca:	220c      	movs	r2, #12
 80052cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052ce:	4b0b      	ldr	r3, [pc, #44]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80052d4:	4b09      	ldr	r3, [pc, #36]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052da:	4b08      	ldr	r3, [pc, #32]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052dc:	2200      	movs	r2, #0
 80052de:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052e0:	4b06      	ldr	r3, [pc, #24]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80052e6:	4805      	ldr	r0, [pc, #20]	; (80052fc <MX_USART3_UART_Init+0x58>)
 80052e8:	f7fd fdb4 	bl	8002e54 <HAL_UART_Init>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80052f2:	f000 f909 	bl	8005508 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80052f6:	bf00      	nop
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20003e58 	.word	0x20003e58
 8005300:	40004800 	.word	0x40004800

08005304 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005308:	4b14      	ldr	r3, [pc, #80]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800530a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800530e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8005310:	4b12      	ldr	r3, [pc, #72]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005312:	2206      	movs	r2, #6
 8005314:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005316:	4b11      	ldr	r3, [pc, #68]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005318:	2202      	movs	r2, #2
 800531a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800531c:	4b0f      	ldr	r3, [pc, #60]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005322:	4b0e      	ldr	r3, [pc, #56]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005324:	2202      	movs	r2, #2
 8005326:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8005328:	4b0c      	ldr	r3, [pc, #48]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800532a:	2200      	movs	r2, #0
 800532c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800532e:	4b0b      	ldr	r3, [pc, #44]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005330:	2200      	movs	r2, #0
 8005332:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8005334:	4b09      	ldr	r3, [pc, #36]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005336:	2200      	movs	r2, #0
 8005338:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800533a:	4b08      	ldr	r3, [pc, #32]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800533c:	2200      	movs	r2, #0
 800533e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005340:	4b06      	ldr	r3, [pc, #24]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005342:	2200      	movs	r2, #0
 8005344:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005346:	4805      	ldr	r0, [pc, #20]	; (800535c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005348:	f7fc f8c4 	bl	80014d4 <HAL_PCD_Init>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8005352:	f000 f8d9 	bl	8005508 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8005356:	bf00      	nop
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	20003ed8 	.word	0x20003ed8

08005360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08c      	sub	sp, #48	; 0x30
 8005364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005366:	f107 031c 	add.w	r3, r7, #28
 800536a:	2200      	movs	r2, #0
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	605a      	str	r2, [r3, #4]
 8005370:	609a      	str	r2, [r3, #8]
 8005372:	60da      	str	r2, [r3, #12]
 8005374:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005376:	4b4a      	ldr	r3, [pc, #296]	; (80054a0 <MX_GPIO_Init+0x140>)
 8005378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537a:	4a49      	ldr	r2, [pc, #292]	; (80054a0 <MX_GPIO_Init+0x140>)
 800537c:	f043 0304 	orr.w	r3, r3, #4
 8005380:	6313      	str	r3, [r2, #48]	; 0x30
 8005382:	4b47      	ldr	r3, [pc, #284]	; (80054a0 <MX_GPIO_Init+0x140>)
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	f003 0304 	and.w	r3, r3, #4
 800538a:	61bb      	str	r3, [r7, #24]
 800538c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800538e:	4b44      	ldr	r3, [pc, #272]	; (80054a0 <MX_GPIO_Init+0x140>)
 8005390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005392:	4a43      	ldr	r2, [pc, #268]	; (80054a0 <MX_GPIO_Init+0x140>)
 8005394:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005398:	6313      	str	r3, [r2, #48]	; 0x30
 800539a:	4b41      	ldr	r3, [pc, #260]	; (80054a0 <MX_GPIO_Init+0x140>)
 800539c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053a6:	4b3e      	ldr	r3, [pc, #248]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	4a3d      	ldr	r2, [pc, #244]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053ac:	f043 0301 	orr.w	r3, r3, #1
 80053b0:	6313      	str	r3, [r2, #48]	; 0x30
 80053b2:	4b3b      	ldr	r3, [pc, #236]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	613b      	str	r3, [r7, #16]
 80053bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053be:	4b38      	ldr	r3, [pc, #224]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	4a37      	ldr	r2, [pc, #220]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053c4:	f043 0302 	orr.w	r3, r3, #2
 80053c8:	6313      	str	r3, [r2, #48]	; 0x30
 80053ca:	4b35      	ldr	r3, [pc, #212]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80053d6:	4b32      	ldr	r3, [pc, #200]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053da:	4a31      	ldr	r2, [pc, #196]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053dc:	f043 0308 	orr.w	r3, r3, #8
 80053e0:	6313      	str	r3, [r2, #48]	; 0x30
 80053e2:	4b2f      	ldr	r3, [pc, #188]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e6:	f003 0308 	and.w	r3, r3, #8
 80053ea:	60bb      	str	r3, [r7, #8]
 80053ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80053ee:	4b2c      	ldr	r3, [pc, #176]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f2:	4a2b      	ldr	r2, [pc, #172]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053f8:	6313      	str	r3, [r2, #48]	; 0x30
 80053fa:	4b29      	ldr	r3, [pc, #164]	; (80054a0 <MX_GPIO_Init+0x140>)
 80053fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005402:	607b      	str	r3, [r7, #4]
 8005404:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|LD1_Pin, GPIO_PIN_RESET);
 8005406:	2200      	movs	r2, #0
 8005408:	f244 0181 	movw	r1, #16513	; 0x4081
 800540c:	4825      	ldr	r0, [pc, #148]	; (80054a4 <MX_GPIO_Init+0x144>)
 800540e:	f7fc f82f 	bl	8001470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8005412:	2200      	movs	r2, #0
 8005414:	2140      	movs	r1, #64	; 0x40
 8005416:	4824      	ldr	r0, [pc, #144]	; (80054a8 <MX_GPIO_Init+0x148>)
 8005418:	f7fc f82a 	bl	8001470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800541c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005422:	4b22      	ldr	r3, [pc, #136]	; (80054ac <MX_GPIO_Init+0x14c>)
 8005424:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005426:	2300      	movs	r3, #0
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800542a:	f107 031c 	add.w	r3, r7, #28
 800542e:	4619      	mov	r1, r3
 8005430:	481f      	ldr	r0, [pc, #124]	; (80054b0 <MX_GPIO_Init+0x150>)
 8005432:	f7fb fe73 	bl	800111c <HAL_GPIO_Init>

  /* Enable and set EXTI line 15_10 Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8005436:	2200      	movs	r2, #0
 8005438:	2102      	movs	r1, #2
 800543a:	2028      	movs	r0, #40	; 0x28
 800543c:	f7fb f9d8 	bl	80007f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005440:	2028      	movs	r0, #40	; 0x28
 8005442:	f7fb f9f1 	bl	8000828 <HAL_NVIC_EnableIRQ>


  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|LD1_Pin;
 8005446:	f244 0381 	movw	r3, #16513	; 0x4081
 800544a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800544c:	2301      	movs	r3, #1
 800544e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005450:	2300      	movs	r3, #0
 8005452:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005454:	2300      	movs	r3, #0
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005458:	f107 031c 	add.w	r3, r7, #28
 800545c:	4619      	mov	r1, r3
 800545e:	4811      	ldr	r0, [pc, #68]	; (80054a4 <MX_GPIO_Init+0x144>)
 8005460:	f7fb fe5c 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8005464:	2340      	movs	r3, #64	; 0x40
 8005466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005468:	2301      	movs	r3, #1
 800546a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546c:	2300      	movs	r3, #0
 800546e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005470:	2300      	movs	r3, #0
 8005472:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8005474:	f107 031c 	add.w	r3, r7, #28
 8005478:	4619      	mov	r1, r3
 800547a:	480b      	ldr	r0, [pc, #44]	; (80054a8 <MX_GPIO_Init+0x148>)
 800547c:	f7fb fe4e 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8005480:	2380      	movs	r3, #128	; 0x80
 8005482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005484:	2300      	movs	r3, #0
 8005486:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005488:	2300      	movs	r3, #0
 800548a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800548c:	f107 031c 	add.w	r3, r7, #28
 8005490:	4619      	mov	r1, r3
 8005492:	4805      	ldr	r0, [pc, #20]	; (80054a8 <MX_GPIO_Init+0x148>)
 8005494:	f7fb fe42 	bl	800111c <HAL_GPIO_Init>
}
 8005498:	bf00      	nop
 800549a:	3730      	adds	r7, #48	; 0x30
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40020400 	.word	0x40020400
 80054a8:	40021800 	.word	0x40021800
 80054ac:	10110000 	.word	0x10110000
 80054b0:	40020800 	.word	0x40020800

080054b4 <HAL_GPIO_EXTI_Callback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_13){
 80054be:	88fb      	ldrh	r3, [r7, #6]
 80054c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054c4:	d108      	bne.n	80054d8 <HAL_GPIO_EXTI_Callback+0x24>
    /* Toggle LED3 */

	  //xTaskNotifyFromISR();
	  LD3_GPIO_Port -> ODR ^= LD3_Pin;		// toogle LED3
 80054c6:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <HAL_GPIO_EXTI_Callback+0x2c>)
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	4a05      	ldr	r2, [pc, #20]	; (80054e0 <HAL_GPIO_EXTI_Callback+0x2c>)
 80054cc:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 80054d0:	6153      	str	r3, [r2, #20]
	  HAL_Delay(100);
 80054d2:	2064      	movs	r0, #100	; 0x64
 80054d4:	f7fb f8b2 	bl	800063c <HAL_Delay>
  }
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40020400 	.word	0x40020400

080054e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a04      	ldr	r2, [pc, #16]	; (8005504 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d101      	bne.n	80054fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80054f6:	f7fb f881 	bl	80005fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80054fa:	bf00      	nop
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	40010000 	.word	0x40010000

08005508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005508:	b480      	push	{r7}
 800550a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800550c:	bf00      	nop
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
	...

08005518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800551e:	4b11      	ldr	r3, [pc, #68]	; (8005564 <HAL_MspInit+0x4c>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	4a10      	ldr	r2, [pc, #64]	; (8005564 <HAL_MspInit+0x4c>)
 8005524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005528:	6413      	str	r3, [r2, #64]	; 0x40
 800552a:	4b0e      	ldr	r3, [pc, #56]	; (8005564 <HAL_MspInit+0x4c>)
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005532:	607b      	str	r3, [r7, #4]
 8005534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005536:	4b0b      	ldr	r3, [pc, #44]	; (8005564 <HAL_MspInit+0x4c>)
 8005538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800553a:	4a0a      	ldr	r2, [pc, #40]	; (8005564 <HAL_MspInit+0x4c>)
 800553c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005540:	6453      	str	r3, [r2, #68]	; 0x44
 8005542:	4b08      	ldr	r3, [pc, #32]	; (8005564 <HAL_MspInit+0x4c>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800554e:	2200      	movs	r2, #0
 8005550:	210f      	movs	r1, #15
 8005552:	f06f 0001 	mvn.w	r0, #1
 8005556:	f7fb f94b 	bl	80007f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800555a:	bf00      	nop
 800555c:	3708      	adds	r7, #8
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	40023800 	.word	0x40023800

08005568 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b08e      	sub	sp, #56	; 0x38
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005570:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	605a      	str	r2, [r3, #4]
 800557a:	609a      	str	r2, [r3, #8]
 800557c:	60da      	str	r2, [r3, #12]
 800557e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a4e      	ldr	r2, [pc, #312]	; (80056c0 <HAL_ETH_MspInit+0x158>)
 8005586:	4293      	cmp	r3, r2
 8005588:	f040 8096 	bne.w	80056b8 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800558c:	4b4d      	ldr	r3, [pc, #308]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 800558e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005590:	4a4c      	ldr	r2, [pc, #304]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 8005592:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005596:	6313      	str	r3, [r2, #48]	; 0x30
 8005598:	4b4a      	ldr	r3, [pc, #296]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 800559a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a0:	623b      	str	r3, [r7, #32]
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	4b47      	ldr	r3, [pc, #284]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a8:	4a46      	ldr	r2, [pc, #280]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055ae:	6313      	str	r3, [r2, #48]	; 0x30
 80055b0:	4b44      	ldr	r3, [pc, #272]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055b8:	61fb      	str	r3, [r7, #28]
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	4b41      	ldr	r3, [pc, #260]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c0:	4a40      	ldr	r2, [pc, #256]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80055c6:	6313      	str	r3, [r2, #48]	; 0x30
 80055c8:	4b3e      	ldr	r3, [pc, #248]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055d4:	4b3b      	ldr	r3, [pc, #236]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	4a3a      	ldr	r2, [pc, #232]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055da:	f043 0304 	orr.w	r3, r3, #4
 80055de:	6313      	str	r3, [r2, #48]	; 0x30
 80055e0:	4b38      	ldr	r3, [pc, #224]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	617b      	str	r3, [r7, #20]
 80055ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055ec:	4b35      	ldr	r3, [pc, #212]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	4a34      	ldr	r2, [pc, #208]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055f2:	f043 0301 	orr.w	r3, r3, #1
 80055f6:	6313      	str	r3, [r2, #48]	; 0x30
 80055f8:	4b32      	ldr	r3, [pc, #200]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 80055fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	613b      	str	r3, [r7, #16]
 8005602:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005604:	4b2f      	ldr	r3, [pc, #188]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 8005606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005608:	4a2e      	ldr	r2, [pc, #184]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 800560a:	f043 0302 	orr.w	r3, r3, #2
 800560e:	6313      	str	r3, [r2, #48]	; 0x30
 8005610:	4b2c      	ldr	r3, [pc, #176]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 8005612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800561c:	4b29      	ldr	r3, [pc, #164]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 800561e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005620:	4a28      	ldr	r2, [pc, #160]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 8005622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005626:	6313      	str	r3, [r2, #48]	; 0x30
 8005628:	4b26      	ldr	r3, [pc, #152]	; (80056c4 <HAL_ETH_MspInit+0x15c>)
 800562a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	60bb      	str	r3, [r7, #8]
 8005632:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8005634:	2332      	movs	r3, #50	; 0x32
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005638:	2302      	movs	r3, #2
 800563a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800563c:	2300      	movs	r3, #0
 800563e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005640:	2303      	movs	r3, #3
 8005642:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005644:	230b      	movs	r3, #11
 8005646:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005648:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800564c:	4619      	mov	r1, r3
 800564e:	481e      	ldr	r0, [pc, #120]	; (80056c8 <HAL_ETH_MspInit+0x160>)
 8005650:	f7fb fd64 	bl	800111c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005654:	2386      	movs	r3, #134	; 0x86
 8005656:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005658:	2302      	movs	r3, #2
 800565a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800565c:	2300      	movs	r3, #0
 800565e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005660:	2303      	movs	r3, #3
 8005662:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005664:	230b      	movs	r3, #11
 8005666:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005668:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800566c:	4619      	mov	r1, r3
 800566e:	4817      	ldr	r0, [pc, #92]	; (80056cc <HAL_ETH_MspInit+0x164>)
 8005670:	f7fb fd54 	bl	800111c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8005674:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800567a:	2302      	movs	r3, #2
 800567c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800567e:	2300      	movs	r3, #0
 8005680:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005682:	2303      	movs	r3, #3
 8005684:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005686:	230b      	movs	r3, #11
 8005688:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800568a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800568e:	4619      	mov	r1, r3
 8005690:	480f      	ldr	r0, [pc, #60]	; (80056d0 <HAL_ETH_MspInit+0x168>)
 8005692:	f7fb fd43 	bl	800111c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8005696:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800569a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800569c:	2302      	movs	r3, #2
 800569e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a0:	2300      	movs	r3, #0
 80056a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056a4:	2303      	movs	r3, #3
 80056a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80056a8:	230b      	movs	r3, #11
 80056aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80056ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056b0:	4619      	mov	r1, r3
 80056b2:	4808      	ldr	r0, [pc, #32]	; (80056d4 <HAL_ETH_MspInit+0x16c>)
 80056b4:	f7fb fd32 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80056b8:	bf00      	nop
 80056ba:	3738      	adds	r7, #56	; 0x38
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40028000 	.word	0x40028000
 80056c4:	40023800 	.word	0x40023800
 80056c8:	40020800 	.word	0x40020800
 80056cc:	40020000 	.word	0x40020000
 80056d0:	40020400 	.word	0x40020400
 80056d4:	40021800 	.word	0x40021800

080056d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b08a      	sub	sp, #40	; 0x28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056e0:	f107 0314 	add.w	r3, r7, #20
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
 80056e8:	605a      	str	r2, [r3, #4]
 80056ea:	609a      	str	r2, [r3, #8]
 80056ec:	60da      	str	r2, [r3, #12]
 80056ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a17      	ldr	r2, [pc, #92]	; (8005754 <HAL_UART_MspInit+0x7c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d128      	bne.n	800574c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80056fa:	4b17      	ldr	r3, [pc, #92]	; (8005758 <HAL_UART_MspInit+0x80>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	4a16      	ldr	r2, [pc, #88]	; (8005758 <HAL_UART_MspInit+0x80>)
 8005700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005704:	6413      	str	r3, [r2, #64]	; 0x40
 8005706:	4b14      	ldr	r3, [pc, #80]	; (8005758 <HAL_UART_MspInit+0x80>)
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800570e:	613b      	str	r3, [r7, #16]
 8005710:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005712:	4b11      	ldr	r3, [pc, #68]	; (8005758 <HAL_UART_MspInit+0x80>)
 8005714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005716:	4a10      	ldr	r2, [pc, #64]	; (8005758 <HAL_UART_MspInit+0x80>)
 8005718:	f043 0308 	orr.w	r3, r3, #8
 800571c:	6313      	str	r3, [r2, #48]	; 0x30
 800571e:	4b0e      	ldr	r3, [pc, #56]	; (8005758 <HAL_UART_MspInit+0x80>)
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800572a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800572e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005730:	2302      	movs	r3, #2
 8005732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005734:	2300      	movs	r3, #0
 8005736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005738:	2303      	movs	r3, #3
 800573a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800573c:	2307      	movs	r3, #7
 800573e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005740:	f107 0314 	add.w	r3, r7, #20
 8005744:	4619      	mov	r1, r3
 8005746:	4805      	ldr	r0, [pc, #20]	; (800575c <HAL_UART_MspInit+0x84>)
 8005748:	f7fb fce8 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800574c:	bf00      	nop
 800574e:	3728      	adds	r7, #40	; 0x28
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	40004800 	.word	0x40004800
 8005758:	40023800 	.word	0x40023800
 800575c:	40020c00 	.word	0x40020c00

08005760 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08a      	sub	sp, #40	; 0x28
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005768:	f107 0314 	add.w	r3, r7, #20
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]
 8005770:	605a      	str	r2, [r3, #4]
 8005772:	609a      	str	r2, [r3, #8]
 8005774:	60da      	str	r2, [r3, #12]
 8005776:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005780:	d141      	bne.n	8005806 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005782:	4b23      	ldr	r3, [pc, #140]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 8005784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005786:	4a22      	ldr	r2, [pc, #136]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	6313      	str	r3, [r2, #48]	; 0x30
 800578e:	4b20      	ldr	r3, [pc, #128]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800579a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800579e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057a0:	2302      	movs	r3, #2
 80057a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057a8:	2303      	movs	r3, #3
 80057aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80057ac:	230a      	movs	r3, #10
 80057ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057b0:	f107 0314 	add.w	r3, r7, #20
 80057b4:	4619      	mov	r1, r3
 80057b6:	4817      	ldr	r0, [pc, #92]	; (8005814 <HAL_PCD_MspInit+0xb4>)
 80057b8:	f7fb fcb0 	bl	800111c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80057bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80057ca:	f107 0314 	add.w	r3, r7, #20
 80057ce:	4619      	mov	r1, r3
 80057d0:	4810      	ldr	r0, [pc, #64]	; (8005814 <HAL_PCD_MspInit+0xb4>)
 80057d2:	f7fb fca3 	bl	800111c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80057d6:	4b0e      	ldr	r3, [pc, #56]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057da:	4a0d      	ldr	r2, [pc, #52]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057e0:	6353      	str	r3, [r2, #52]	; 0x34
 80057e2:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4b08      	ldr	r3, [pc, #32]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f2:	4a07      	ldr	r2, [pc, #28]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057f8:	6453      	str	r3, [r2, #68]	; 0x44
 80057fa:	4b05      	ldr	r3, [pc, #20]	; (8005810 <HAL_PCD_MspInit+0xb0>)
 80057fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005802:	60bb      	str	r3, [r7, #8]
 8005804:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8005806:	bf00      	nop
 8005808:	3728      	adds	r7, #40	; 0x28
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023800 	.word	0x40023800
 8005814:	40020000 	.word	0x40020000

08005818 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b08c      	sub	sp, #48	; 0x30
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005820:	2300      	movs	r3, #0
 8005822:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8005828:	2200      	movs	r2, #0
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	2019      	movs	r0, #25
 800582e:	f7fa ffdf 	bl	80007f0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8005832:	2019      	movs	r0, #25
 8005834:	f7fa fff8 	bl	8000828 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005838:	4b1f      	ldr	r3, [pc, #124]	; (80058b8 <HAL_InitTick+0xa0>)
 800583a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583c:	4a1e      	ldr	r2, [pc, #120]	; (80058b8 <HAL_InitTick+0xa0>)
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6453      	str	r3, [r2, #68]	; 0x44
 8005844:	4b1c      	ldr	r3, [pc, #112]	; (80058b8 <HAL_InitTick+0xa0>)
 8005846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005850:	f107 0210 	add.w	r2, r7, #16
 8005854:	f107 0314 	add.w	r3, r7, #20
 8005858:	4611      	mov	r1, r2
 800585a:	4618      	mov	r0, r3
 800585c:	f7fc fc3c 	bl	80020d8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005860:	f7fc fc26 	bl	80020b0 <HAL_RCC_GetPCLK2Freq>
 8005864:	4603      	mov	r3, r0
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800586a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586c:	4a13      	ldr	r2, [pc, #76]	; (80058bc <HAL_InitTick+0xa4>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0c9b      	lsrs	r3, r3, #18
 8005874:	3b01      	subs	r3, #1
 8005876:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005878:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <HAL_InitTick+0xa8>)
 800587a:	4a12      	ldr	r2, [pc, #72]	; (80058c4 <HAL_InitTick+0xac>)
 800587c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800587e:	4b10      	ldr	r3, [pc, #64]	; (80058c0 <HAL_InitTick+0xa8>)
 8005880:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005884:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005886:	4a0e      	ldr	r2, [pc, #56]	; (80058c0 <HAL_InitTick+0xa8>)
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800588c:	4b0c      	ldr	r3, [pc, #48]	; (80058c0 <HAL_InitTick+0xa8>)
 800588e:	2200      	movs	r2, #0
 8005890:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005892:	4b0b      	ldr	r3, [pc, #44]	; (80058c0 <HAL_InitTick+0xa8>)
 8005894:	2200      	movs	r2, #0
 8005896:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005898:	4809      	ldr	r0, [pc, #36]	; (80058c0 <HAL_InitTick+0xa8>)
 800589a:	f7fd f875 	bl	8002988 <HAL_TIM_Base_Init>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d104      	bne.n	80058ae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80058a4:	4806      	ldr	r0, [pc, #24]	; (80058c0 <HAL_InitTick+0xa8>)
 80058a6:	f7fd f8a5 	bl	80029f4 <HAL_TIM_Base_Start_IT>
 80058aa:	4603      	mov	r3, r0
 80058ac:	e000      	b.n	80058b0 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3730      	adds	r7, #48	; 0x30
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40023800 	.word	0x40023800
 80058bc:	431bde83 	.word	0x431bde83
 80058c0:	20004324 	.word	0x20004324
 80058c4:	40010000 	.word	0x40010000

080058c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80058c8:	b480      	push	{r7}
 80058ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80058cc:	bf00      	nop
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058d6:	b480      	push	{r7}
 80058d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058da:	e7fe      	b.n	80058da <HardFault_Handler+0x4>

080058dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058e0:	e7fe      	b.n	80058e0 <MemManage_Handler+0x4>

080058e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058e2:	b480      	push	{r7}
 80058e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058e6:	e7fe      	b.n	80058e6 <BusFault_Handler+0x4>

080058e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058ec:	e7fe      	b.n	80058ec <UsageFault_Handler+0x4>

080058ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058ee:	b480      	push	{r7}
 80058f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058f2:	bf00      	nop
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005900:	4802      	ldr	r0, [pc, #8]	; (800590c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005902:	f7fd f8a1 	bl	8002a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005906:	bf00      	nop
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20004324 	.word	0x20004324

08005910 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles PC13 update interrupt.
  */
void EXTI15_10_IRQHandler(void){
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8005914:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005918:	f7fb fdc4 	bl	80014a4 <HAL_GPIO_EXTI_IRQHandler>
}
 800591c:	bf00      	nop
 800591e:	bd80      	pop	{r7, pc}

08005920 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005928:	4b11      	ldr	r3, [pc, #68]	; (8005970 <_sbrk+0x50>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d102      	bne.n	8005936 <_sbrk+0x16>
		heap_end = &end;
 8005930:	4b0f      	ldr	r3, [pc, #60]	; (8005970 <_sbrk+0x50>)
 8005932:	4a10      	ldr	r2, [pc, #64]	; (8005974 <_sbrk+0x54>)
 8005934:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005936:	4b0e      	ldr	r3, [pc, #56]	; (8005970 <_sbrk+0x50>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800593c:	4b0c      	ldr	r3, [pc, #48]	; (8005970 <_sbrk+0x50>)
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4413      	add	r3, r2
 8005944:	466a      	mov	r2, sp
 8005946:	4293      	cmp	r3, r2
 8005948:	d907      	bls.n	800595a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800594a:	f000 f875 	bl	8005a38 <__errno>
 800594e:	4602      	mov	r2, r0
 8005950:	230c      	movs	r3, #12
 8005952:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005954:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005958:	e006      	b.n	8005968 <_sbrk+0x48>
	}

	heap_end += incr;
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <_sbrk+0x50>)
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4413      	add	r3, r2
 8005962:	4a03      	ldr	r2, [pc, #12]	; (8005970 <_sbrk+0x50>)
 8005964:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005966:	68fb      	ldr	r3, [r7, #12]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20003de0 	.word	0x20003de0
 8005974:	20004368 	.word	0x20004368

08005978 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800597c:	4b15      	ldr	r3, [pc, #84]	; (80059d4 <SystemInit+0x5c>)
 800597e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005982:	4a14      	ldr	r2, [pc, #80]	; (80059d4 <SystemInit+0x5c>)
 8005984:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005988:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800598c:	4b12      	ldr	r3, [pc, #72]	; (80059d8 <SystemInit+0x60>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a11      	ldr	r2, [pc, #68]	; (80059d8 <SystemInit+0x60>)
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005998:	4b0f      	ldr	r3, [pc, #60]	; (80059d8 <SystemInit+0x60>)
 800599a:	2200      	movs	r2, #0
 800599c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800599e:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <SystemInit+0x60>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	490d      	ldr	r1, [pc, #52]	; (80059d8 <SystemInit+0x60>)
 80059a4:	4b0d      	ldr	r3, [pc, #52]	; (80059dc <SystemInit+0x64>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80059aa:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <SystemInit+0x60>)
 80059ac:	4a0c      	ldr	r2, [pc, #48]	; (80059e0 <SystemInit+0x68>)
 80059ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80059b0:	4b09      	ldr	r3, [pc, #36]	; (80059d8 <SystemInit+0x60>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a08      	ldr	r2, [pc, #32]	; (80059d8 <SystemInit+0x60>)
 80059b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80059bc:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <SystemInit+0x60>)
 80059be:	2200      	movs	r2, #0
 80059c0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80059c2:	4b04      	ldr	r3, [pc, #16]	; (80059d4 <SystemInit+0x5c>)
 80059c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059c8:	609a      	str	r2, [r3, #8]
#endif
}
 80059ca:	bf00      	nop
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	e000ed00 	.word	0xe000ed00
 80059d8:	40023800 	.word	0x40023800
 80059dc:	fef6ffff 	.word	0xfef6ffff
 80059e0:	24003010 	.word	0x24003010

080059e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80059e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80059e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80059ea:	e003      	b.n	80059f4 <LoopCopyDataInit>

080059ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80059ec:	4b0c      	ldr	r3, [pc, #48]	; (8005a20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80059ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80059f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80059f2:	3104      	adds	r1, #4

080059f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80059f4:	480b      	ldr	r0, [pc, #44]	; (8005a24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80059f6:	4b0c      	ldr	r3, [pc, #48]	; (8005a28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80059f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80059fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80059fc:	d3f6      	bcc.n	80059ec <CopyDataInit>
  ldr  r2, =_sbss
 80059fe:	4a0b      	ldr	r2, [pc, #44]	; (8005a2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005a00:	e002      	b.n	8005a08 <LoopFillZerobss>

08005a02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005a02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005a04:	f842 3b04 	str.w	r3, [r2], #4

08005a08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005a08:	4b09      	ldr	r3, [pc, #36]	; (8005a30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005a0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005a0c:	d3f9      	bcc.n	8005a02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005a0e:	f7ff ffb3 	bl	8005978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a12:	f000 f817 	bl	8005a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a16:	f7ff facf 	bl	8004fb8 <main>
  bx  lr    
 8005a1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a1c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8005a20:	08006354 	.word	0x08006354
  ldr  r0, =_sdata
 8005a24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005a28:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8005a2c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8005a30:	20004368 	.word	0x20004368

08005a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a34:	e7fe      	b.n	8005a34 <ADC_IRQHandler>
	...

08005a38 <__errno>:
 8005a38:	4b01      	ldr	r3, [pc, #4]	; (8005a40 <__errno+0x8>)
 8005a3a:	6818      	ldr	r0, [r3, #0]
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	2000000c 	.word	0x2000000c

08005a44 <__libc_init_array>:
 8005a44:	b570      	push	{r4, r5, r6, lr}
 8005a46:	4e0d      	ldr	r6, [pc, #52]	; (8005a7c <__libc_init_array+0x38>)
 8005a48:	4c0d      	ldr	r4, [pc, #52]	; (8005a80 <__libc_init_array+0x3c>)
 8005a4a:	1ba4      	subs	r4, r4, r6
 8005a4c:	10a4      	asrs	r4, r4, #2
 8005a4e:	2500      	movs	r5, #0
 8005a50:	42a5      	cmp	r5, r4
 8005a52:	d109      	bne.n	8005a68 <__libc_init_array+0x24>
 8005a54:	4e0b      	ldr	r6, [pc, #44]	; (8005a84 <__libc_init_array+0x40>)
 8005a56:	4c0c      	ldr	r4, [pc, #48]	; (8005a88 <__libc_init_array+0x44>)
 8005a58:	f000 fc28 	bl	80062ac <_init>
 8005a5c:	1ba4      	subs	r4, r4, r6
 8005a5e:	10a4      	asrs	r4, r4, #2
 8005a60:	2500      	movs	r5, #0
 8005a62:	42a5      	cmp	r5, r4
 8005a64:	d105      	bne.n	8005a72 <__libc_init_array+0x2e>
 8005a66:	bd70      	pop	{r4, r5, r6, pc}
 8005a68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a6c:	4798      	blx	r3
 8005a6e:	3501      	adds	r5, #1
 8005a70:	e7ee      	b.n	8005a50 <__libc_init_array+0xc>
 8005a72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a76:	4798      	blx	r3
 8005a78:	3501      	adds	r5, #1
 8005a7a:	e7f2      	b.n	8005a62 <__libc_init_array+0x1e>
 8005a7c:	0800634c 	.word	0x0800634c
 8005a80:	0800634c 	.word	0x0800634c
 8005a84:	0800634c 	.word	0x0800634c
 8005a88:	08006350 	.word	0x08006350

08005a8c <memcpy>:
 8005a8c:	b510      	push	{r4, lr}
 8005a8e:	1e43      	subs	r3, r0, #1
 8005a90:	440a      	add	r2, r1
 8005a92:	4291      	cmp	r1, r2
 8005a94:	d100      	bne.n	8005a98 <memcpy+0xc>
 8005a96:	bd10      	pop	{r4, pc}
 8005a98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aa0:	e7f7      	b.n	8005a92 <memcpy+0x6>

08005aa2 <memset>:
 8005aa2:	4402      	add	r2, r0
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d100      	bne.n	8005aac <memset+0xa>
 8005aaa:	4770      	bx	lr
 8005aac:	f803 1b01 	strb.w	r1, [r3], #1
 8005ab0:	e7f9      	b.n	8005aa6 <memset+0x4>
	...

08005ab4 <siprintf>:
 8005ab4:	b40e      	push	{r1, r2, r3}
 8005ab6:	b500      	push	{lr}
 8005ab8:	b09c      	sub	sp, #112	; 0x70
 8005aba:	ab1d      	add	r3, sp, #116	; 0x74
 8005abc:	9002      	str	r0, [sp, #8]
 8005abe:	9006      	str	r0, [sp, #24]
 8005ac0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ac4:	4809      	ldr	r0, [pc, #36]	; (8005aec <siprintf+0x38>)
 8005ac6:	9107      	str	r1, [sp, #28]
 8005ac8:	9104      	str	r1, [sp, #16]
 8005aca:	4909      	ldr	r1, [pc, #36]	; (8005af0 <siprintf+0x3c>)
 8005acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ad0:	9105      	str	r1, [sp, #20]
 8005ad2:	6800      	ldr	r0, [r0, #0]
 8005ad4:	9301      	str	r3, [sp, #4]
 8005ad6:	a902      	add	r1, sp, #8
 8005ad8:	f000 f866 	bl	8005ba8 <_svfiprintf_r>
 8005adc:	9b02      	ldr	r3, [sp, #8]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	b01c      	add	sp, #112	; 0x70
 8005ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ae8:	b003      	add	sp, #12
 8005aea:	4770      	bx	lr
 8005aec:	2000000c 	.word	0x2000000c
 8005af0:	ffff0208 	.word	0xffff0208

08005af4 <__ssputs_r>:
 8005af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af8:	688e      	ldr	r6, [r1, #8]
 8005afa:	429e      	cmp	r6, r3
 8005afc:	4682      	mov	sl, r0
 8005afe:	460c      	mov	r4, r1
 8005b00:	4690      	mov	r8, r2
 8005b02:	4699      	mov	r9, r3
 8005b04:	d837      	bhi.n	8005b76 <__ssputs_r+0x82>
 8005b06:	898a      	ldrh	r2, [r1, #12]
 8005b08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005b0c:	d031      	beq.n	8005b72 <__ssputs_r+0x7e>
 8005b0e:	6825      	ldr	r5, [r4, #0]
 8005b10:	6909      	ldr	r1, [r1, #16]
 8005b12:	1a6f      	subs	r7, r5, r1
 8005b14:	6965      	ldr	r5, [r4, #20]
 8005b16:	2302      	movs	r3, #2
 8005b18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b1c:	fb95 f5f3 	sdiv	r5, r5, r3
 8005b20:	f109 0301 	add.w	r3, r9, #1
 8005b24:	443b      	add	r3, r7
 8005b26:	429d      	cmp	r5, r3
 8005b28:	bf38      	it	cc
 8005b2a:	461d      	movcc	r5, r3
 8005b2c:	0553      	lsls	r3, r2, #21
 8005b2e:	d530      	bpl.n	8005b92 <__ssputs_r+0x9e>
 8005b30:	4629      	mov	r1, r5
 8005b32:	f000 fb21 	bl	8006178 <_malloc_r>
 8005b36:	4606      	mov	r6, r0
 8005b38:	b950      	cbnz	r0, 8005b50 <__ssputs_r+0x5c>
 8005b3a:	230c      	movs	r3, #12
 8005b3c:	f8ca 3000 	str.w	r3, [sl]
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b46:	81a3      	strh	r3, [r4, #12]
 8005b48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b50:	463a      	mov	r2, r7
 8005b52:	6921      	ldr	r1, [r4, #16]
 8005b54:	f7ff ff9a 	bl	8005a8c <memcpy>
 8005b58:	89a3      	ldrh	r3, [r4, #12]
 8005b5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b62:	81a3      	strh	r3, [r4, #12]
 8005b64:	6126      	str	r6, [r4, #16]
 8005b66:	6165      	str	r5, [r4, #20]
 8005b68:	443e      	add	r6, r7
 8005b6a:	1bed      	subs	r5, r5, r7
 8005b6c:	6026      	str	r6, [r4, #0]
 8005b6e:	60a5      	str	r5, [r4, #8]
 8005b70:	464e      	mov	r6, r9
 8005b72:	454e      	cmp	r6, r9
 8005b74:	d900      	bls.n	8005b78 <__ssputs_r+0x84>
 8005b76:	464e      	mov	r6, r9
 8005b78:	4632      	mov	r2, r6
 8005b7a:	4641      	mov	r1, r8
 8005b7c:	6820      	ldr	r0, [r4, #0]
 8005b7e:	f000 fa93 	bl	80060a8 <memmove>
 8005b82:	68a3      	ldr	r3, [r4, #8]
 8005b84:	1b9b      	subs	r3, r3, r6
 8005b86:	60a3      	str	r3, [r4, #8]
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	441e      	add	r6, r3
 8005b8c:	6026      	str	r6, [r4, #0]
 8005b8e:	2000      	movs	r0, #0
 8005b90:	e7dc      	b.n	8005b4c <__ssputs_r+0x58>
 8005b92:	462a      	mov	r2, r5
 8005b94:	f000 fb4a 	bl	800622c <_realloc_r>
 8005b98:	4606      	mov	r6, r0
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d1e2      	bne.n	8005b64 <__ssputs_r+0x70>
 8005b9e:	6921      	ldr	r1, [r4, #16]
 8005ba0:	4650      	mov	r0, sl
 8005ba2:	f000 fa9b 	bl	80060dc <_free_r>
 8005ba6:	e7c8      	b.n	8005b3a <__ssputs_r+0x46>

08005ba8 <_svfiprintf_r>:
 8005ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bac:	461d      	mov	r5, r3
 8005bae:	898b      	ldrh	r3, [r1, #12]
 8005bb0:	061f      	lsls	r7, r3, #24
 8005bb2:	b09d      	sub	sp, #116	; 0x74
 8005bb4:	4680      	mov	r8, r0
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	4616      	mov	r6, r2
 8005bba:	d50f      	bpl.n	8005bdc <_svfiprintf_r+0x34>
 8005bbc:	690b      	ldr	r3, [r1, #16]
 8005bbe:	b96b      	cbnz	r3, 8005bdc <_svfiprintf_r+0x34>
 8005bc0:	2140      	movs	r1, #64	; 0x40
 8005bc2:	f000 fad9 	bl	8006178 <_malloc_r>
 8005bc6:	6020      	str	r0, [r4, #0]
 8005bc8:	6120      	str	r0, [r4, #16]
 8005bca:	b928      	cbnz	r0, 8005bd8 <_svfiprintf_r+0x30>
 8005bcc:	230c      	movs	r3, #12
 8005bce:	f8c8 3000 	str.w	r3, [r8]
 8005bd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bd6:	e0c8      	b.n	8005d6a <_svfiprintf_r+0x1c2>
 8005bd8:	2340      	movs	r3, #64	; 0x40
 8005bda:	6163      	str	r3, [r4, #20]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	9309      	str	r3, [sp, #36]	; 0x24
 8005be0:	2320      	movs	r3, #32
 8005be2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005be6:	2330      	movs	r3, #48	; 0x30
 8005be8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bec:	9503      	str	r5, [sp, #12]
 8005bee:	f04f 0b01 	mov.w	fp, #1
 8005bf2:	4637      	mov	r7, r6
 8005bf4:	463d      	mov	r5, r7
 8005bf6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005bfa:	b10b      	cbz	r3, 8005c00 <_svfiprintf_r+0x58>
 8005bfc:	2b25      	cmp	r3, #37	; 0x25
 8005bfe:	d13e      	bne.n	8005c7e <_svfiprintf_r+0xd6>
 8005c00:	ebb7 0a06 	subs.w	sl, r7, r6
 8005c04:	d00b      	beq.n	8005c1e <_svfiprintf_r+0x76>
 8005c06:	4653      	mov	r3, sl
 8005c08:	4632      	mov	r2, r6
 8005c0a:	4621      	mov	r1, r4
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	f7ff ff71 	bl	8005af4 <__ssputs_r>
 8005c12:	3001      	adds	r0, #1
 8005c14:	f000 80a4 	beq.w	8005d60 <_svfiprintf_r+0x1b8>
 8005c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c1a:	4453      	add	r3, sl
 8005c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c1e:	783b      	ldrb	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 809d 	beq.w	8005d60 <_svfiprintf_r+0x1b8>
 8005c26:	2300      	movs	r3, #0
 8005c28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c30:	9304      	str	r3, [sp, #16]
 8005c32:	9307      	str	r3, [sp, #28]
 8005c34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c38:	931a      	str	r3, [sp, #104]	; 0x68
 8005c3a:	462f      	mov	r7, r5
 8005c3c:	2205      	movs	r2, #5
 8005c3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005c42:	4850      	ldr	r0, [pc, #320]	; (8005d84 <_svfiprintf_r+0x1dc>)
 8005c44:	f7fa fafc 	bl	8000240 <memchr>
 8005c48:	9b04      	ldr	r3, [sp, #16]
 8005c4a:	b9d0      	cbnz	r0, 8005c82 <_svfiprintf_r+0xda>
 8005c4c:	06d9      	lsls	r1, r3, #27
 8005c4e:	bf44      	itt	mi
 8005c50:	2220      	movmi	r2, #32
 8005c52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005c56:	071a      	lsls	r2, r3, #28
 8005c58:	bf44      	itt	mi
 8005c5a:	222b      	movmi	r2, #43	; 0x2b
 8005c5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005c60:	782a      	ldrb	r2, [r5, #0]
 8005c62:	2a2a      	cmp	r2, #42	; 0x2a
 8005c64:	d015      	beq.n	8005c92 <_svfiprintf_r+0xea>
 8005c66:	9a07      	ldr	r2, [sp, #28]
 8005c68:	462f      	mov	r7, r5
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	250a      	movs	r5, #10
 8005c6e:	4639      	mov	r1, r7
 8005c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c74:	3b30      	subs	r3, #48	; 0x30
 8005c76:	2b09      	cmp	r3, #9
 8005c78:	d94d      	bls.n	8005d16 <_svfiprintf_r+0x16e>
 8005c7a:	b1b8      	cbz	r0, 8005cac <_svfiprintf_r+0x104>
 8005c7c:	e00f      	b.n	8005c9e <_svfiprintf_r+0xf6>
 8005c7e:	462f      	mov	r7, r5
 8005c80:	e7b8      	b.n	8005bf4 <_svfiprintf_r+0x4c>
 8005c82:	4a40      	ldr	r2, [pc, #256]	; (8005d84 <_svfiprintf_r+0x1dc>)
 8005c84:	1a80      	subs	r0, r0, r2
 8005c86:	fa0b f000 	lsl.w	r0, fp, r0
 8005c8a:	4318      	orrs	r0, r3
 8005c8c:	9004      	str	r0, [sp, #16]
 8005c8e:	463d      	mov	r5, r7
 8005c90:	e7d3      	b.n	8005c3a <_svfiprintf_r+0x92>
 8005c92:	9a03      	ldr	r2, [sp, #12]
 8005c94:	1d11      	adds	r1, r2, #4
 8005c96:	6812      	ldr	r2, [r2, #0]
 8005c98:	9103      	str	r1, [sp, #12]
 8005c9a:	2a00      	cmp	r2, #0
 8005c9c:	db01      	blt.n	8005ca2 <_svfiprintf_r+0xfa>
 8005c9e:	9207      	str	r2, [sp, #28]
 8005ca0:	e004      	b.n	8005cac <_svfiprintf_r+0x104>
 8005ca2:	4252      	negs	r2, r2
 8005ca4:	f043 0302 	orr.w	r3, r3, #2
 8005ca8:	9207      	str	r2, [sp, #28]
 8005caa:	9304      	str	r3, [sp, #16]
 8005cac:	783b      	ldrb	r3, [r7, #0]
 8005cae:	2b2e      	cmp	r3, #46	; 0x2e
 8005cb0:	d10c      	bne.n	8005ccc <_svfiprintf_r+0x124>
 8005cb2:	787b      	ldrb	r3, [r7, #1]
 8005cb4:	2b2a      	cmp	r3, #42	; 0x2a
 8005cb6:	d133      	bne.n	8005d20 <_svfiprintf_r+0x178>
 8005cb8:	9b03      	ldr	r3, [sp, #12]
 8005cba:	1d1a      	adds	r2, r3, #4
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	9203      	str	r2, [sp, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	bfb8      	it	lt
 8005cc4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005cc8:	3702      	adds	r7, #2
 8005cca:	9305      	str	r3, [sp, #20]
 8005ccc:	4d2e      	ldr	r5, [pc, #184]	; (8005d88 <_svfiprintf_r+0x1e0>)
 8005cce:	7839      	ldrb	r1, [r7, #0]
 8005cd0:	2203      	movs	r2, #3
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f7fa fab4 	bl	8000240 <memchr>
 8005cd8:	b138      	cbz	r0, 8005cea <_svfiprintf_r+0x142>
 8005cda:	2340      	movs	r3, #64	; 0x40
 8005cdc:	1b40      	subs	r0, r0, r5
 8005cde:	fa03 f000 	lsl.w	r0, r3, r0
 8005ce2:	9b04      	ldr	r3, [sp, #16]
 8005ce4:	4303      	orrs	r3, r0
 8005ce6:	3701      	adds	r7, #1
 8005ce8:	9304      	str	r3, [sp, #16]
 8005cea:	7839      	ldrb	r1, [r7, #0]
 8005cec:	4827      	ldr	r0, [pc, #156]	; (8005d8c <_svfiprintf_r+0x1e4>)
 8005cee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cf2:	2206      	movs	r2, #6
 8005cf4:	1c7e      	adds	r6, r7, #1
 8005cf6:	f7fa faa3 	bl	8000240 <memchr>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d038      	beq.n	8005d70 <_svfiprintf_r+0x1c8>
 8005cfe:	4b24      	ldr	r3, [pc, #144]	; (8005d90 <_svfiprintf_r+0x1e8>)
 8005d00:	bb13      	cbnz	r3, 8005d48 <_svfiprintf_r+0x1a0>
 8005d02:	9b03      	ldr	r3, [sp, #12]
 8005d04:	3307      	adds	r3, #7
 8005d06:	f023 0307 	bic.w	r3, r3, #7
 8005d0a:	3308      	adds	r3, #8
 8005d0c:	9303      	str	r3, [sp, #12]
 8005d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d10:	444b      	add	r3, r9
 8005d12:	9309      	str	r3, [sp, #36]	; 0x24
 8005d14:	e76d      	b.n	8005bf2 <_svfiprintf_r+0x4a>
 8005d16:	fb05 3202 	mla	r2, r5, r2, r3
 8005d1a:	2001      	movs	r0, #1
 8005d1c:	460f      	mov	r7, r1
 8005d1e:	e7a6      	b.n	8005c6e <_svfiprintf_r+0xc6>
 8005d20:	2300      	movs	r3, #0
 8005d22:	3701      	adds	r7, #1
 8005d24:	9305      	str	r3, [sp, #20]
 8005d26:	4619      	mov	r1, r3
 8005d28:	250a      	movs	r5, #10
 8005d2a:	4638      	mov	r0, r7
 8005d2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d30:	3a30      	subs	r2, #48	; 0x30
 8005d32:	2a09      	cmp	r2, #9
 8005d34:	d903      	bls.n	8005d3e <_svfiprintf_r+0x196>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0c8      	beq.n	8005ccc <_svfiprintf_r+0x124>
 8005d3a:	9105      	str	r1, [sp, #20]
 8005d3c:	e7c6      	b.n	8005ccc <_svfiprintf_r+0x124>
 8005d3e:	fb05 2101 	mla	r1, r5, r1, r2
 8005d42:	2301      	movs	r3, #1
 8005d44:	4607      	mov	r7, r0
 8005d46:	e7f0      	b.n	8005d2a <_svfiprintf_r+0x182>
 8005d48:	ab03      	add	r3, sp, #12
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	4622      	mov	r2, r4
 8005d4e:	4b11      	ldr	r3, [pc, #68]	; (8005d94 <_svfiprintf_r+0x1ec>)
 8005d50:	a904      	add	r1, sp, #16
 8005d52:	4640      	mov	r0, r8
 8005d54:	f3af 8000 	nop.w
 8005d58:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005d5c:	4681      	mov	r9, r0
 8005d5e:	d1d6      	bne.n	8005d0e <_svfiprintf_r+0x166>
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	065b      	lsls	r3, r3, #25
 8005d64:	f53f af35 	bmi.w	8005bd2 <_svfiprintf_r+0x2a>
 8005d68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d6a:	b01d      	add	sp, #116	; 0x74
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d70:	ab03      	add	r3, sp, #12
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	4622      	mov	r2, r4
 8005d76:	4b07      	ldr	r3, [pc, #28]	; (8005d94 <_svfiprintf_r+0x1ec>)
 8005d78:	a904      	add	r1, sp, #16
 8005d7a:	4640      	mov	r0, r8
 8005d7c:	f000 f882 	bl	8005e84 <_printf_i>
 8005d80:	e7ea      	b.n	8005d58 <_svfiprintf_r+0x1b0>
 8005d82:	bf00      	nop
 8005d84:	08006310 	.word	0x08006310
 8005d88:	08006316 	.word	0x08006316
 8005d8c:	0800631a 	.word	0x0800631a
 8005d90:	00000000 	.word	0x00000000
 8005d94:	08005af5 	.word	0x08005af5

08005d98 <_printf_common>:
 8005d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d9c:	4691      	mov	r9, r2
 8005d9e:	461f      	mov	r7, r3
 8005da0:	688a      	ldr	r2, [r1, #8]
 8005da2:	690b      	ldr	r3, [r1, #16]
 8005da4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005da8:	4293      	cmp	r3, r2
 8005daa:	bfb8      	it	lt
 8005dac:	4613      	movlt	r3, r2
 8005dae:	f8c9 3000 	str.w	r3, [r9]
 8005db2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005db6:	4606      	mov	r6, r0
 8005db8:	460c      	mov	r4, r1
 8005dba:	b112      	cbz	r2, 8005dc2 <_printf_common+0x2a>
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	f8c9 3000 	str.w	r3, [r9]
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	0699      	lsls	r1, r3, #26
 8005dc6:	bf42      	ittt	mi
 8005dc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005dcc:	3302      	addmi	r3, #2
 8005dce:	f8c9 3000 	strmi.w	r3, [r9]
 8005dd2:	6825      	ldr	r5, [r4, #0]
 8005dd4:	f015 0506 	ands.w	r5, r5, #6
 8005dd8:	d107      	bne.n	8005dea <_printf_common+0x52>
 8005dda:	f104 0a19 	add.w	sl, r4, #25
 8005dde:	68e3      	ldr	r3, [r4, #12]
 8005de0:	f8d9 2000 	ldr.w	r2, [r9]
 8005de4:	1a9b      	subs	r3, r3, r2
 8005de6:	42ab      	cmp	r3, r5
 8005de8:	dc28      	bgt.n	8005e3c <_printf_common+0xa4>
 8005dea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005dee:	6822      	ldr	r2, [r4, #0]
 8005df0:	3300      	adds	r3, #0
 8005df2:	bf18      	it	ne
 8005df4:	2301      	movne	r3, #1
 8005df6:	0692      	lsls	r2, r2, #26
 8005df8:	d42d      	bmi.n	8005e56 <_printf_common+0xbe>
 8005dfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005dfe:	4639      	mov	r1, r7
 8005e00:	4630      	mov	r0, r6
 8005e02:	47c0      	blx	r8
 8005e04:	3001      	adds	r0, #1
 8005e06:	d020      	beq.n	8005e4a <_printf_common+0xb2>
 8005e08:	6823      	ldr	r3, [r4, #0]
 8005e0a:	68e5      	ldr	r5, [r4, #12]
 8005e0c:	f8d9 2000 	ldr.w	r2, [r9]
 8005e10:	f003 0306 	and.w	r3, r3, #6
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	bf08      	it	eq
 8005e18:	1aad      	subeq	r5, r5, r2
 8005e1a:	68a3      	ldr	r3, [r4, #8]
 8005e1c:	6922      	ldr	r2, [r4, #16]
 8005e1e:	bf0c      	ite	eq
 8005e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e24:	2500      	movne	r5, #0
 8005e26:	4293      	cmp	r3, r2
 8005e28:	bfc4      	itt	gt
 8005e2a:	1a9b      	subgt	r3, r3, r2
 8005e2c:	18ed      	addgt	r5, r5, r3
 8005e2e:	f04f 0900 	mov.w	r9, #0
 8005e32:	341a      	adds	r4, #26
 8005e34:	454d      	cmp	r5, r9
 8005e36:	d11a      	bne.n	8005e6e <_printf_common+0xd6>
 8005e38:	2000      	movs	r0, #0
 8005e3a:	e008      	b.n	8005e4e <_printf_common+0xb6>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	4652      	mov	r2, sl
 8005e40:	4639      	mov	r1, r7
 8005e42:	4630      	mov	r0, r6
 8005e44:	47c0      	blx	r8
 8005e46:	3001      	adds	r0, #1
 8005e48:	d103      	bne.n	8005e52 <_printf_common+0xba>
 8005e4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e52:	3501      	adds	r5, #1
 8005e54:	e7c3      	b.n	8005dde <_printf_common+0x46>
 8005e56:	18e1      	adds	r1, r4, r3
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	2030      	movs	r0, #48	; 0x30
 8005e5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e60:	4422      	add	r2, r4
 8005e62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e6a:	3302      	adds	r3, #2
 8005e6c:	e7c5      	b.n	8005dfa <_printf_common+0x62>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	4622      	mov	r2, r4
 8005e72:	4639      	mov	r1, r7
 8005e74:	4630      	mov	r0, r6
 8005e76:	47c0      	blx	r8
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d0e6      	beq.n	8005e4a <_printf_common+0xb2>
 8005e7c:	f109 0901 	add.w	r9, r9, #1
 8005e80:	e7d8      	b.n	8005e34 <_printf_common+0x9c>
	...

08005e84 <_printf_i>:
 8005e84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e88:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005e8c:	460c      	mov	r4, r1
 8005e8e:	7e09      	ldrb	r1, [r1, #24]
 8005e90:	b085      	sub	sp, #20
 8005e92:	296e      	cmp	r1, #110	; 0x6e
 8005e94:	4617      	mov	r7, r2
 8005e96:	4606      	mov	r6, r0
 8005e98:	4698      	mov	r8, r3
 8005e9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e9c:	f000 80b3 	beq.w	8006006 <_printf_i+0x182>
 8005ea0:	d822      	bhi.n	8005ee8 <_printf_i+0x64>
 8005ea2:	2963      	cmp	r1, #99	; 0x63
 8005ea4:	d036      	beq.n	8005f14 <_printf_i+0x90>
 8005ea6:	d80a      	bhi.n	8005ebe <_printf_i+0x3a>
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	f000 80b9 	beq.w	8006020 <_printf_i+0x19c>
 8005eae:	2958      	cmp	r1, #88	; 0x58
 8005eb0:	f000 8083 	beq.w	8005fba <_printf_i+0x136>
 8005eb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005eb8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005ebc:	e032      	b.n	8005f24 <_printf_i+0xa0>
 8005ebe:	2964      	cmp	r1, #100	; 0x64
 8005ec0:	d001      	beq.n	8005ec6 <_printf_i+0x42>
 8005ec2:	2969      	cmp	r1, #105	; 0x69
 8005ec4:	d1f6      	bne.n	8005eb4 <_printf_i+0x30>
 8005ec6:	6820      	ldr	r0, [r4, #0]
 8005ec8:	6813      	ldr	r3, [r2, #0]
 8005eca:	0605      	lsls	r5, r0, #24
 8005ecc:	f103 0104 	add.w	r1, r3, #4
 8005ed0:	d52a      	bpl.n	8005f28 <_printf_i+0xa4>
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6011      	str	r1, [r2, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	da03      	bge.n	8005ee2 <_printf_i+0x5e>
 8005eda:	222d      	movs	r2, #45	; 0x2d
 8005edc:	425b      	negs	r3, r3
 8005ede:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005ee2:	486f      	ldr	r0, [pc, #444]	; (80060a0 <_printf_i+0x21c>)
 8005ee4:	220a      	movs	r2, #10
 8005ee6:	e039      	b.n	8005f5c <_printf_i+0xd8>
 8005ee8:	2973      	cmp	r1, #115	; 0x73
 8005eea:	f000 809d 	beq.w	8006028 <_printf_i+0x1a4>
 8005eee:	d808      	bhi.n	8005f02 <_printf_i+0x7e>
 8005ef0:	296f      	cmp	r1, #111	; 0x6f
 8005ef2:	d020      	beq.n	8005f36 <_printf_i+0xb2>
 8005ef4:	2970      	cmp	r1, #112	; 0x70
 8005ef6:	d1dd      	bne.n	8005eb4 <_printf_i+0x30>
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	f043 0320 	orr.w	r3, r3, #32
 8005efe:	6023      	str	r3, [r4, #0]
 8005f00:	e003      	b.n	8005f0a <_printf_i+0x86>
 8005f02:	2975      	cmp	r1, #117	; 0x75
 8005f04:	d017      	beq.n	8005f36 <_printf_i+0xb2>
 8005f06:	2978      	cmp	r1, #120	; 0x78
 8005f08:	d1d4      	bne.n	8005eb4 <_printf_i+0x30>
 8005f0a:	2378      	movs	r3, #120	; 0x78
 8005f0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f10:	4864      	ldr	r0, [pc, #400]	; (80060a4 <_printf_i+0x220>)
 8005f12:	e055      	b.n	8005fc0 <_printf_i+0x13c>
 8005f14:	6813      	ldr	r3, [r2, #0]
 8005f16:	1d19      	adds	r1, r3, #4
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6011      	str	r1, [r2, #0]
 8005f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f24:	2301      	movs	r3, #1
 8005f26:	e08c      	b.n	8006042 <_printf_i+0x1be>
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	6011      	str	r1, [r2, #0]
 8005f2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005f30:	bf18      	it	ne
 8005f32:	b21b      	sxthne	r3, r3
 8005f34:	e7cf      	b.n	8005ed6 <_printf_i+0x52>
 8005f36:	6813      	ldr	r3, [r2, #0]
 8005f38:	6825      	ldr	r5, [r4, #0]
 8005f3a:	1d18      	adds	r0, r3, #4
 8005f3c:	6010      	str	r0, [r2, #0]
 8005f3e:	0628      	lsls	r0, r5, #24
 8005f40:	d501      	bpl.n	8005f46 <_printf_i+0xc2>
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	e002      	b.n	8005f4c <_printf_i+0xc8>
 8005f46:	0668      	lsls	r0, r5, #25
 8005f48:	d5fb      	bpl.n	8005f42 <_printf_i+0xbe>
 8005f4a:	881b      	ldrh	r3, [r3, #0]
 8005f4c:	4854      	ldr	r0, [pc, #336]	; (80060a0 <_printf_i+0x21c>)
 8005f4e:	296f      	cmp	r1, #111	; 0x6f
 8005f50:	bf14      	ite	ne
 8005f52:	220a      	movne	r2, #10
 8005f54:	2208      	moveq	r2, #8
 8005f56:	2100      	movs	r1, #0
 8005f58:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f5c:	6865      	ldr	r5, [r4, #4]
 8005f5e:	60a5      	str	r5, [r4, #8]
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	f2c0 8095 	blt.w	8006090 <_printf_i+0x20c>
 8005f66:	6821      	ldr	r1, [r4, #0]
 8005f68:	f021 0104 	bic.w	r1, r1, #4
 8005f6c:	6021      	str	r1, [r4, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d13d      	bne.n	8005fee <_printf_i+0x16a>
 8005f72:	2d00      	cmp	r5, #0
 8005f74:	f040 808e 	bne.w	8006094 <_printf_i+0x210>
 8005f78:	4665      	mov	r5, ip
 8005f7a:	2a08      	cmp	r2, #8
 8005f7c:	d10b      	bne.n	8005f96 <_printf_i+0x112>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	07db      	lsls	r3, r3, #31
 8005f82:	d508      	bpl.n	8005f96 <_printf_i+0x112>
 8005f84:	6923      	ldr	r3, [r4, #16]
 8005f86:	6862      	ldr	r2, [r4, #4]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	bfde      	ittt	le
 8005f8c:	2330      	movle	r3, #48	; 0x30
 8005f8e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f92:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005f96:	ebac 0305 	sub.w	r3, ip, r5
 8005f9a:	6123      	str	r3, [r4, #16]
 8005f9c:	f8cd 8000 	str.w	r8, [sp]
 8005fa0:	463b      	mov	r3, r7
 8005fa2:	aa03      	add	r2, sp, #12
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f7ff fef6 	bl	8005d98 <_printf_common>
 8005fac:	3001      	adds	r0, #1
 8005fae:	d14d      	bne.n	800604c <_printf_i+0x1c8>
 8005fb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fb4:	b005      	add	sp, #20
 8005fb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fba:	4839      	ldr	r0, [pc, #228]	; (80060a0 <_printf_i+0x21c>)
 8005fbc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005fc0:	6813      	ldr	r3, [r2, #0]
 8005fc2:	6821      	ldr	r1, [r4, #0]
 8005fc4:	1d1d      	adds	r5, r3, #4
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6015      	str	r5, [r2, #0]
 8005fca:	060a      	lsls	r2, r1, #24
 8005fcc:	d50b      	bpl.n	8005fe6 <_printf_i+0x162>
 8005fce:	07ca      	lsls	r2, r1, #31
 8005fd0:	bf44      	itt	mi
 8005fd2:	f041 0120 	orrmi.w	r1, r1, #32
 8005fd6:	6021      	strmi	r1, [r4, #0]
 8005fd8:	b91b      	cbnz	r3, 8005fe2 <_printf_i+0x15e>
 8005fda:	6822      	ldr	r2, [r4, #0]
 8005fdc:	f022 0220 	bic.w	r2, r2, #32
 8005fe0:	6022      	str	r2, [r4, #0]
 8005fe2:	2210      	movs	r2, #16
 8005fe4:	e7b7      	b.n	8005f56 <_printf_i+0xd2>
 8005fe6:	064d      	lsls	r5, r1, #25
 8005fe8:	bf48      	it	mi
 8005fea:	b29b      	uxthmi	r3, r3
 8005fec:	e7ef      	b.n	8005fce <_printf_i+0x14a>
 8005fee:	4665      	mov	r5, ip
 8005ff0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005ff4:	fb02 3311 	mls	r3, r2, r1, r3
 8005ff8:	5cc3      	ldrb	r3, [r0, r3]
 8005ffa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005ffe:	460b      	mov	r3, r1
 8006000:	2900      	cmp	r1, #0
 8006002:	d1f5      	bne.n	8005ff0 <_printf_i+0x16c>
 8006004:	e7b9      	b.n	8005f7a <_printf_i+0xf6>
 8006006:	6813      	ldr	r3, [r2, #0]
 8006008:	6825      	ldr	r5, [r4, #0]
 800600a:	6961      	ldr	r1, [r4, #20]
 800600c:	1d18      	adds	r0, r3, #4
 800600e:	6010      	str	r0, [r2, #0]
 8006010:	0628      	lsls	r0, r5, #24
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	d501      	bpl.n	800601a <_printf_i+0x196>
 8006016:	6019      	str	r1, [r3, #0]
 8006018:	e002      	b.n	8006020 <_printf_i+0x19c>
 800601a:	066a      	lsls	r2, r5, #25
 800601c:	d5fb      	bpl.n	8006016 <_printf_i+0x192>
 800601e:	8019      	strh	r1, [r3, #0]
 8006020:	2300      	movs	r3, #0
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	4665      	mov	r5, ip
 8006026:	e7b9      	b.n	8005f9c <_printf_i+0x118>
 8006028:	6813      	ldr	r3, [r2, #0]
 800602a:	1d19      	adds	r1, r3, #4
 800602c:	6011      	str	r1, [r2, #0]
 800602e:	681d      	ldr	r5, [r3, #0]
 8006030:	6862      	ldr	r2, [r4, #4]
 8006032:	2100      	movs	r1, #0
 8006034:	4628      	mov	r0, r5
 8006036:	f7fa f903 	bl	8000240 <memchr>
 800603a:	b108      	cbz	r0, 8006040 <_printf_i+0x1bc>
 800603c:	1b40      	subs	r0, r0, r5
 800603e:	6060      	str	r0, [r4, #4]
 8006040:	6863      	ldr	r3, [r4, #4]
 8006042:	6123      	str	r3, [r4, #16]
 8006044:	2300      	movs	r3, #0
 8006046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800604a:	e7a7      	b.n	8005f9c <_printf_i+0x118>
 800604c:	6923      	ldr	r3, [r4, #16]
 800604e:	462a      	mov	r2, r5
 8006050:	4639      	mov	r1, r7
 8006052:	4630      	mov	r0, r6
 8006054:	47c0      	blx	r8
 8006056:	3001      	adds	r0, #1
 8006058:	d0aa      	beq.n	8005fb0 <_printf_i+0x12c>
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	079b      	lsls	r3, r3, #30
 800605e:	d413      	bmi.n	8006088 <_printf_i+0x204>
 8006060:	68e0      	ldr	r0, [r4, #12]
 8006062:	9b03      	ldr	r3, [sp, #12]
 8006064:	4298      	cmp	r0, r3
 8006066:	bfb8      	it	lt
 8006068:	4618      	movlt	r0, r3
 800606a:	e7a3      	b.n	8005fb4 <_printf_i+0x130>
 800606c:	2301      	movs	r3, #1
 800606e:	464a      	mov	r2, r9
 8006070:	4639      	mov	r1, r7
 8006072:	4630      	mov	r0, r6
 8006074:	47c0      	blx	r8
 8006076:	3001      	adds	r0, #1
 8006078:	d09a      	beq.n	8005fb0 <_printf_i+0x12c>
 800607a:	3501      	adds	r5, #1
 800607c:	68e3      	ldr	r3, [r4, #12]
 800607e:	9a03      	ldr	r2, [sp, #12]
 8006080:	1a9b      	subs	r3, r3, r2
 8006082:	42ab      	cmp	r3, r5
 8006084:	dcf2      	bgt.n	800606c <_printf_i+0x1e8>
 8006086:	e7eb      	b.n	8006060 <_printf_i+0x1dc>
 8006088:	2500      	movs	r5, #0
 800608a:	f104 0919 	add.w	r9, r4, #25
 800608e:	e7f5      	b.n	800607c <_printf_i+0x1f8>
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1ac      	bne.n	8005fee <_printf_i+0x16a>
 8006094:	7803      	ldrb	r3, [r0, #0]
 8006096:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800609a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800609e:	e76c      	b.n	8005f7a <_printf_i+0xf6>
 80060a0:	08006321 	.word	0x08006321
 80060a4:	08006332 	.word	0x08006332

080060a8 <memmove>:
 80060a8:	4288      	cmp	r0, r1
 80060aa:	b510      	push	{r4, lr}
 80060ac:	eb01 0302 	add.w	r3, r1, r2
 80060b0:	d807      	bhi.n	80060c2 <memmove+0x1a>
 80060b2:	1e42      	subs	r2, r0, #1
 80060b4:	4299      	cmp	r1, r3
 80060b6:	d00a      	beq.n	80060ce <memmove+0x26>
 80060b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060bc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80060c0:	e7f8      	b.n	80060b4 <memmove+0xc>
 80060c2:	4283      	cmp	r3, r0
 80060c4:	d9f5      	bls.n	80060b2 <memmove+0xa>
 80060c6:	1881      	adds	r1, r0, r2
 80060c8:	1ad2      	subs	r2, r2, r3
 80060ca:	42d3      	cmn	r3, r2
 80060cc:	d100      	bne.n	80060d0 <memmove+0x28>
 80060ce:	bd10      	pop	{r4, pc}
 80060d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060d4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80060d8:	e7f7      	b.n	80060ca <memmove+0x22>
	...

080060dc <_free_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4605      	mov	r5, r0
 80060e0:	2900      	cmp	r1, #0
 80060e2:	d045      	beq.n	8006170 <_free_r+0x94>
 80060e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e8:	1f0c      	subs	r4, r1, #4
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	bfb8      	it	lt
 80060ee:	18e4      	addlt	r4, r4, r3
 80060f0:	f000 f8d2 	bl	8006298 <__malloc_lock>
 80060f4:	4a1f      	ldr	r2, [pc, #124]	; (8006174 <_free_r+0x98>)
 80060f6:	6813      	ldr	r3, [r2, #0]
 80060f8:	4610      	mov	r0, r2
 80060fa:	b933      	cbnz	r3, 800610a <_free_r+0x2e>
 80060fc:	6063      	str	r3, [r4, #4]
 80060fe:	6014      	str	r4, [r2, #0]
 8006100:	4628      	mov	r0, r5
 8006102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006106:	f000 b8c8 	b.w	800629a <__malloc_unlock>
 800610a:	42a3      	cmp	r3, r4
 800610c:	d90c      	bls.n	8006128 <_free_r+0x4c>
 800610e:	6821      	ldr	r1, [r4, #0]
 8006110:	1862      	adds	r2, r4, r1
 8006112:	4293      	cmp	r3, r2
 8006114:	bf04      	itt	eq
 8006116:	681a      	ldreq	r2, [r3, #0]
 8006118:	685b      	ldreq	r3, [r3, #4]
 800611a:	6063      	str	r3, [r4, #4]
 800611c:	bf04      	itt	eq
 800611e:	1852      	addeq	r2, r2, r1
 8006120:	6022      	streq	r2, [r4, #0]
 8006122:	6004      	str	r4, [r0, #0]
 8006124:	e7ec      	b.n	8006100 <_free_r+0x24>
 8006126:	4613      	mov	r3, r2
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	b10a      	cbz	r2, 8006130 <_free_r+0x54>
 800612c:	42a2      	cmp	r2, r4
 800612e:	d9fa      	bls.n	8006126 <_free_r+0x4a>
 8006130:	6819      	ldr	r1, [r3, #0]
 8006132:	1858      	adds	r0, r3, r1
 8006134:	42a0      	cmp	r0, r4
 8006136:	d10b      	bne.n	8006150 <_free_r+0x74>
 8006138:	6820      	ldr	r0, [r4, #0]
 800613a:	4401      	add	r1, r0
 800613c:	1858      	adds	r0, r3, r1
 800613e:	4282      	cmp	r2, r0
 8006140:	6019      	str	r1, [r3, #0]
 8006142:	d1dd      	bne.n	8006100 <_free_r+0x24>
 8006144:	6810      	ldr	r0, [r2, #0]
 8006146:	6852      	ldr	r2, [r2, #4]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	4401      	add	r1, r0
 800614c:	6019      	str	r1, [r3, #0]
 800614e:	e7d7      	b.n	8006100 <_free_r+0x24>
 8006150:	d902      	bls.n	8006158 <_free_r+0x7c>
 8006152:	230c      	movs	r3, #12
 8006154:	602b      	str	r3, [r5, #0]
 8006156:	e7d3      	b.n	8006100 <_free_r+0x24>
 8006158:	6820      	ldr	r0, [r4, #0]
 800615a:	1821      	adds	r1, r4, r0
 800615c:	428a      	cmp	r2, r1
 800615e:	bf04      	itt	eq
 8006160:	6811      	ldreq	r1, [r2, #0]
 8006162:	6852      	ldreq	r2, [r2, #4]
 8006164:	6062      	str	r2, [r4, #4]
 8006166:	bf04      	itt	eq
 8006168:	1809      	addeq	r1, r1, r0
 800616a:	6021      	streq	r1, [r4, #0]
 800616c:	605c      	str	r4, [r3, #4]
 800616e:	e7c7      	b.n	8006100 <_free_r+0x24>
 8006170:	bd38      	pop	{r3, r4, r5, pc}
 8006172:	bf00      	nop
 8006174:	20003de4 	.word	0x20003de4

08006178 <_malloc_r>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	1ccd      	adds	r5, r1, #3
 800617c:	f025 0503 	bic.w	r5, r5, #3
 8006180:	3508      	adds	r5, #8
 8006182:	2d0c      	cmp	r5, #12
 8006184:	bf38      	it	cc
 8006186:	250c      	movcc	r5, #12
 8006188:	2d00      	cmp	r5, #0
 800618a:	4606      	mov	r6, r0
 800618c:	db01      	blt.n	8006192 <_malloc_r+0x1a>
 800618e:	42a9      	cmp	r1, r5
 8006190:	d903      	bls.n	800619a <_malloc_r+0x22>
 8006192:	230c      	movs	r3, #12
 8006194:	6033      	str	r3, [r6, #0]
 8006196:	2000      	movs	r0, #0
 8006198:	bd70      	pop	{r4, r5, r6, pc}
 800619a:	f000 f87d 	bl	8006298 <__malloc_lock>
 800619e:	4a21      	ldr	r2, [pc, #132]	; (8006224 <_malloc_r+0xac>)
 80061a0:	6814      	ldr	r4, [r2, #0]
 80061a2:	4621      	mov	r1, r4
 80061a4:	b991      	cbnz	r1, 80061cc <_malloc_r+0x54>
 80061a6:	4c20      	ldr	r4, [pc, #128]	; (8006228 <_malloc_r+0xb0>)
 80061a8:	6823      	ldr	r3, [r4, #0]
 80061aa:	b91b      	cbnz	r3, 80061b4 <_malloc_r+0x3c>
 80061ac:	4630      	mov	r0, r6
 80061ae:	f000 f863 	bl	8006278 <_sbrk_r>
 80061b2:	6020      	str	r0, [r4, #0]
 80061b4:	4629      	mov	r1, r5
 80061b6:	4630      	mov	r0, r6
 80061b8:	f000 f85e 	bl	8006278 <_sbrk_r>
 80061bc:	1c43      	adds	r3, r0, #1
 80061be:	d124      	bne.n	800620a <_malloc_r+0x92>
 80061c0:	230c      	movs	r3, #12
 80061c2:	6033      	str	r3, [r6, #0]
 80061c4:	4630      	mov	r0, r6
 80061c6:	f000 f868 	bl	800629a <__malloc_unlock>
 80061ca:	e7e4      	b.n	8006196 <_malloc_r+0x1e>
 80061cc:	680b      	ldr	r3, [r1, #0]
 80061ce:	1b5b      	subs	r3, r3, r5
 80061d0:	d418      	bmi.n	8006204 <_malloc_r+0x8c>
 80061d2:	2b0b      	cmp	r3, #11
 80061d4:	d90f      	bls.n	80061f6 <_malloc_r+0x7e>
 80061d6:	600b      	str	r3, [r1, #0]
 80061d8:	50cd      	str	r5, [r1, r3]
 80061da:	18cc      	adds	r4, r1, r3
 80061dc:	4630      	mov	r0, r6
 80061de:	f000 f85c 	bl	800629a <__malloc_unlock>
 80061e2:	f104 000b 	add.w	r0, r4, #11
 80061e6:	1d23      	adds	r3, r4, #4
 80061e8:	f020 0007 	bic.w	r0, r0, #7
 80061ec:	1ac3      	subs	r3, r0, r3
 80061ee:	d0d3      	beq.n	8006198 <_malloc_r+0x20>
 80061f0:	425a      	negs	r2, r3
 80061f2:	50e2      	str	r2, [r4, r3]
 80061f4:	e7d0      	b.n	8006198 <_malloc_r+0x20>
 80061f6:	428c      	cmp	r4, r1
 80061f8:	684b      	ldr	r3, [r1, #4]
 80061fa:	bf16      	itet	ne
 80061fc:	6063      	strne	r3, [r4, #4]
 80061fe:	6013      	streq	r3, [r2, #0]
 8006200:	460c      	movne	r4, r1
 8006202:	e7eb      	b.n	80061dc <_malloc_r+0x64>
 8006204:	460c      	mov	r4, r1
 8006206:	6849      	ldr	r1, [r1, #4]
 8006208:	e7cc      	b.n	80061a4 <_malloc_r+0x2c>
 800620a:	1cc4      	adds	r4, r0, #3
 800620c:	f024 0403 	bic.w	r4, r4, #3
 8006210:	42a0      	cmp	r0, r4
 8006212:	d005      	beq.n	8006220 <_malloc_r+0xa8>
 8006214:	1a21      	subs	r1, r4, r0
 8006216:	4630      	mov	r0, r6
 8006218:	f000 f82e 	bl	8006278 <_sbrk_r>
 800621c:	3001      	adds	r0, #1
 800621e:	d0cf      	beq.n	80061c0 <_malloc_r+0x48>
 8006220:	6025      	str	r5, [r4, #0]
 8006222:	e7db      	b.n	80061dc <_malloc_r+0x64>
 8006224:	20003de4 	.word	0x20003de4
 8006228:	20003de8 	.word	0x20003de8

0800622c <_realloc_r>:
 800622c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800622e:	4607      	mov	r7, r0
 8006230:	4614      	mov	r4, r2
 8006232:	460e      	mov	r6, r1
 8006234:	b921      	cbnz	r1, 8006240 <_realloc_r+0x14>
 8006236:	4611      	mov	r1, r2
 8006238:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800623c:	f7ff bf9c 	b.w	8006178 <_malloc_r>
 8006240:	b922      	cbnz	r2, 800624c <_realloc_r+0x20>
 8006242:	f7ff ff4b 	bl	80060dc <_free_r>
 8006246:	4625      	mov	r5, r4
 8006248:	4628      	mov	r0, r5
 800624a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800624c:	f000 f826 	bl	800629c <_malloc_usable_size_r>
 8006250:	42a0      	cmp	r0, r4
 8006252:	d20f      	bcs.n	8006274 <_realloc_r+0x48>
 8006254:	4621      	mov	r1, r4
 8006256:	4638      	mov	r0, r7
 8006258:	f7ff ff8e 	bl	8006178 <_malloc_r>
 800625c:	4605      	mov	r5, r0
 800625e:	2800      	cmp	r0, #0
 8006260:	d0f2      	beq.n	8006248 <_realloc_r+0x1c>
 8006262:	4631      	mov	r1, r6
 8006264:	4622      	mov	r2, r4
 8006266:	f7ff fc11 	bl	8005a8c <memcpy>
 800626a:	4631      	mov	r1, r6
 800626c:	4638      	mov	r0, r7
 800626e:	f7ff ff35 	bl	80060dc <_free_r>
 8006272:	e7e9      	b.n	8006248 <_realloc_r+0x1c>
 8006274:	4635      	mov	r5, r6
 8006276:	e7e7      	b.n	8006248 <_realloc_r+0x1c>

08006278 <_sbrk_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	4c06      	ldr	r4, [pc, #24]	; (8006294 <_sbrk_r+0x1c>)
 800627c:	2300      	movs	r3, #0
 800627e:	4605      	mov	r5, r0
 8006280:	4608      	mov	r0, r1
 8006282:	6023      	str	r3, [r4, #0]
 8006284:	f7ff fb4c 	bl	8005920 <_sbrk>
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	d102      	bne.n	8006292 <_sbrk_r+0x1a>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	b103      	cbz	r3, 8006292 <_sbrk_r+0x1a>
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	bd38      	pop	{r3, r4, r5, pc}
 8006294:	20004364 	.word	0x20004364

08006298 <__malloc_lock>:
 8006298:	4770      	bx	lr

0800629a <__malloc_unlock>:
 800629a:	4770      	bx	lr

0800629c <_malloc_usable_size_r>:
 800629c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062a0:	1f18      	subs	r0, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	bfbc      	itt	lt
 80062a6:	580b      	ldrlt	r3, [r1, r0]
 80062a8:	18c0      	addlt	r0, r0, r3
 80062aa:	4770      	bx	lr

080062ac <_init>:
 80062ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ae:	bf00      	nop
 80062b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062b2:	bc08      	pop	{r3}
 80062b4:	469e      	mov	lr, r3
 80062b6:	4770      	bx	lr

080062b8 <_fini>:
 80062b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ba:	bf00      	nop
 80062bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062be:	bc08      	pop	{r3}
 80062c0:	469e      	mov	lr, r3
 80062c2:	4770      	bx	lr
