Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Dec  4 17:52:55 2018
| Host         : eecs-digital-19 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_fft_demo_timing_summary_routed.rpt -rpx nexys4_fft_demo_timing_summary_routed.rpx
| Design       : nexys4_fft_demo
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 13437 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.164      -31.261                     52                28738       -0.605       -1.098                      2                28738        1.354        0.000                       0                 13717  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
CLK100MHZ                                                              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                   {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0                                                   {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0                                                   {0.000 2.404}        4.808           208.000         
  clkfbout_clk_wiz_0                                                   {0.000 25.000}       50.000          20.000          
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                 {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0_1                                                 {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0_1                                                 {0.000 2.404}        4.808           208.000         
  clkfbout_clk_wiz_0_1                                                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                         0.263        0.000                      0                19080        0.173        0.000                      0                19080        3.758        0.000                       0                  8548  
  clk_out2_clk_wiz_0                                                        10.386        0.000                      0                  141        0.200        0.000                      0                  141        6.922        0.000                       0                    92  
  clk_out3_clk_wiz_0                                                         0.136        0.000                      0                 8652        0.162        0.000                      0                 8652        1.354        0.000                       0                  4801  
  clkfbout_clk_wiz_0                                                                                                                                                                                                    48.408        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.128        0.000                      0                  531        0.090        0.000                      0                  531       13.950        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.404        0.000                      0                    1        0.662        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                       0.265        0.000                      0                19080        0.173        0.000                      0                19080        3.758        0.000                       0                  8548  
  clk_out2_clk_wiz_0_1                                                      10.388        0.000                      0                  141        0.200        0.000                      0                  141        6.922        0.000                       0                    92  
  clk_out3_clk_wiz_0_1                                                       0.139        0.000                      0                 8652        0.162        0.000                      0                 8652        1.354        0.000                       0                  4801  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                  48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                 clk_out1_clk_wiz_0                                                         0.263        0.000                      0                19080        0.052        0.000                      0                19080  
clk_out1_clk_wiz_0                                                   clk_out2_clk_wiz_0                                                        -1.164      -13.390                     20                   20        0.038        0.000                      0                   20  
clk_out1_clk_wiz_0_1                                                 clk_out2_clk_wiz_0                                                        -1.164      -13.390                     20                   20        0.038        0.000                      0                   20  
clk_out2_clk_wiz_0_1                                                 clk_out2_clk_wiz_0                                                        10.386        0.000                      0                  141        0.071        0.000                      0                  141  
clk_out1_clk_wiz_0                                                   clk_out3_clk_wiz_0                                                        -0.877      -17.871                     32                  122       -0.605       -1.098                      2                  122  
clk_out1_clk_wiz_0_1                                                 clk_out3_clk_wiz_0                                                        -0.875      -17.806                     32                  122       -0.603       -1.094                      2                  122  
clk_out3_clk_wiz_0_1                                                 clk_out3_clk_wiz_0                                                         0.136        0.000                      0                 8652        0.051        0.000                      0                 8652  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.605        0.000                      0                   18        0.375        0.000                      0                   18  
clk_out1_clk_wiz_0                                                   clk_out1_clk_wiz_0_1                                                       0.263        0.000                      0                19080        0.052        0.000                      0                19080  
clk_out1_clk_wiz_0                                                   clk_out2_clk_wiz_0_1                                                      -1.162      -13.353                     20                   20        0.040        0.000                      0                   20  
clk_out2_clk_wiz_0                                                   clk_out2_clk_wiz_0_1                                                      10.386        0.000                      0                  141        0.071        0.000                      0                  141  
clk_out1_clk_wiz_0_1                                                 clk_out2_clk_wiz_0_1                                                      -1.162      -13.353                     20                   20        0.040        0.000                      0                   20  
clk_out1_clk_wiz_0                                                   clk_out3_clk_wiz_0_1                                                      -0.877      -17.871                     32                  122       -0.605       -1.098                      2                  122  
clk_out3_clk_wiz_0                                                   clk_out3_clk_wiz_0_1                                                       0.136        0.000                      0                 8652        0.051        0.000                      0                 8652  
clk_out1_clk_wiz_0_1                                                 clk_out3_clk_wiz_0_1                                                      -0.875      -17.806                     32                  122       -0.603       -1.094                      2                  122  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out3_clk_wiz_0                                                 clk_out3_clk_wiz_0                                                       2.637        0.000                      0                   91        0.343        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0_1                                               clk_out3_clk_wiz_0                                                       2.637        0.000                      0                   91        0.232        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0                                                 clk_out3_clk_wiz_0_1                                                     2.637        0.000                      0                   91        0.232        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0_1                                               clk_out3_clk_wiz_0_1                                                     2.639        0.000                      0                   91        0.343        0.000                      0                   91  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.498        0.000                      0                  102        0.346        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.207ns (35.493%)  route 0.376ns (64.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=1, routed)           0.376    -0.032    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[11]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.043     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[11]
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X76Y97         FDRE (Hold_fdre_C_D)         0.131    -0.162    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.185ns (33.693%)  route 0.364ns (66.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=1, routed)           0.364    -0.063    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][13]
    SLICE_X72Y101        LUT3 (Prop_lut3_I1_O)        0.044    -0.019 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/O
                         net (fo=1, routed)           0.000    -0.019    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[13]
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.107    -0.195    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.975%)  route 0.361ns (66.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.361    -0.099    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[4]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.054 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.054    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[4]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.672%)  route 0.330ns (57.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=1, routed)           0.330    -0.094    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[12]
    SLICE_X76Y98         LUT3 (Prop_lut3_I0_O)        0.098     0.004 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     0.004    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[12]
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.120    -0.173    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.057%)  route 0.377ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.377    -0.084    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[7]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.039 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[3].mlut1/O
                         net (fo=1, routed)           0.000    -0.039    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[7]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.107    -0.216    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.929%)  route 0.394ns (68.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.394    -0.033    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][9]
    SLICE_X74Y100        LUT3 (Prop_lut3_I1_O)        0.044     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[4].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[9]
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.131    -0.168    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.937%)  route 0.362ns (66.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/Q
                         net (fo=1, routed)           0.362    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/pos_fullscale
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0_n_0
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.091    -0.226    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.247ns (44.758%)  route 0.305ns (55.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X62Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, routed)           0.305    -0.148    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[2]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.099    -0.049 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000    -0.049    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[2]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.164%)  route 0.358ns (65.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X75Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.358    -0.067    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X75Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.022 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.022    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[16]
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.092    -0.207    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.247ns (43.175%)  route 0.325ns (56.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X8Y99          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/Q
                         net (fo=4, routed)           0.325    -0.115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[17][8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.099    -0.016 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.016    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121    -0.202    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.615       5.615      XADC_X0Y0        xadc_demo/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y36     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y32     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y34     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y34     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.781ns (17.301%)  route 3.733ns (82.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 f  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           1.007     4.136    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.522    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 10.386    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.490ns (13.358%)  route 3.178ns (86.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.388     2.399    xvga1/hcount[7]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.097     2.496 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790     3.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 11.142    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.781ns (19.871%)  route 3.149ns (80.129%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 14.615 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 r  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 r  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.423     3.552    xvga1/blank_i_1_n_0
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.134    14.615    xvga1/clk_out2
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/C
                         clock pessimism              0.346    14.961    
                         clock uncertainty           -0.129    14.832    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)       -0.058    14.774    xvga1/blank_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.560ns (15.911%)  route 2.960ns (84.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 14.616 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 r  xvga1/hcount_reg[9]/Q
                         net (fo=21, routed)          1.146     1.125    xvga1/hcount[9]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.199     1.324 r  xvga1/hheight[9]_i_1/O
                         net (fo=10, routed)          1.813     3.138    chroma_histogram/SR[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.135    14.616    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.364    14.980    
                         clock uncertainty           -0.129    14.851    
    SLICE_X14Y108        FDRE (Setup_fdre_C_R)       -0.373    14.478    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.392ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.490ns (14.335%)  route 2.928ns (85.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.047     2.058    xvga1/hcount[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.097     2.155 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881     3.036    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 11.392    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.395%)  route 0.150ns (44.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.150    -0.306    xvga1/vcount[2]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.261 r  xvga1/vheight[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    chroma_histogram/vcount_reg[8][2]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.120    -0.461    chroma_histogram/vheight_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.852%)  route 0.166ns (47.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.290    xvga1/vcount[3]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    chroma_histogram/vcount_reg[8][3]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.121    -0.460    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.581%)  route 0.137ns (42.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.317    xvga1/hcount[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/hcount[5]_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -0.833    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.092    -0.503    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.258%)  route 0.169ns (46.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.051    -0.201 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/strobe[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.438    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X15Y112        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.219    -0.238    vsync
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.833    -0.840    clk_65mhz
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.484    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.453    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[3]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.453    display/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.931%)  route 0.172ns (48.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    xvga1/vcount[1]
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    xvga1/vcount[5]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.092    -0.489    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.279    xvga1/vcount[2]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.042    -0.237 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    xvga1/vcount[4]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.107    -0.490    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.346%)  route 0.169ns (44.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          0.169    -0.265    xvga1/hcount[6]
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  xvga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    xvga1/p_0_in[6]
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121    -0.476    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y116    vsync_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y110     xvga1/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y111    xvga1/hblank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y111    xvga1/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.313ns (7.577%)  route 3.818ns (92.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.030 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.818     3.889    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.126     4.030    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.322    
                         clock uncertainty           -0.111     4.211    
    SLICE_X41Y139        FDRE (Setup_fdre_C_D)       -0.185     4.026    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.026    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.361ns (8.758%)  route 3.761ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.761     3.879    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X61Y144        FDRE (Setup_fdre_C_D)       -0.172     4.034    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.361ns (8.699%)  route 3.789ns (91.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.789     3.907    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X59Y142        FDRE (Setup_fdre_C_D)       -0.139     4.067    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.361ns (8.733%)  route 3.773ns (91.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.773     3.891    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y144        FDRE (Setup_fdre_C_D)       -0.115     4.091    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.361ns (8.762%)  route 3.759ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.759     3.877    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)       -0.112     4.094    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.361ns (8.833%)  route 3.726ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.726     3.844    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X64Y144        FDRE (Setup_fdre_C_D)       -0.144     4.065    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.313ns (7.698%)  route 3.753ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.753     3.824    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y142        FDRE (Setup_fdre_C_D)       -0.146     4.060    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.313ns (7.682%)  route 3.761ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.761     3.833    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y145        FDRE (Setup_fdre_C_D)       -0.135     4.071    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.071    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.968ns (24.267%)  route 3.021ns (75.733%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.058 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.378    -0.239    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y150        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.341     0.102 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=20, routed)          0.865     0.967    your_instance_name/inst/ila_core_inst/u_ila_regs/s_daddr_o[8]
    SLICE_X48Y150        LUT5 (Prop_lut5_I0_O)        0.097     1.064 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.347     1.411    your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X57Y150        LUT6 (Prop_lut6_I1_O)        0.097     1.508 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.681     2.189    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X60Y143        LUT6 (Prop_lut6_I3_O)        0.097     2.286 f  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__50/O
                         net (fo=4, routed)           0.396     2.682    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y141        LUT4 (Prop_lut4_I1_O)        0.102     2.784 r  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.305     3.089    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X60Y140        LUT5 (Prop_lut5_I1_O)        0.234     3.323 r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.427     3.750    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.154     4.058    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292     4.350    
                         clock uncertainty           -0.111     4.239    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238     4.001    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.361ns (8.859%)  route 3.714ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.714     3.832    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X62Y144        FDRE (Setup_fdre_C_D)       -0.126     4.083    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.558    -0.606    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X40Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.107    -0.358    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_do_o[10]
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.828    -0.845    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.072    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.651    -0.513    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X22Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.286    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.241    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20_n_0
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.927    -0.746    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X23Y151        FDRE (Hold_fdre_C_D)         0.092    -0.408    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.647    -0.517    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X20Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.291    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[11]
    SLICE_X21Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.246    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48_n_0
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.922    -0.751    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.247    -0.504    
    SLICE_X21Y162        FDRE (Hold_fdre_C_D)         0.091    -0.413    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.563    -0.601    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X28Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.376    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X29Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.331    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7_n_0
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.832    -0.841    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X29Y137        FDRE (Hold_fdre_C_D)         0.091    -0.497    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.644    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.293    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y153        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41/O
                         net (fo=1, routed)           0.000    -0.248    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41_n_0
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.920    -0.753    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.092    -0.415    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.642    -0.522    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X48Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.295    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X49Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19/O
                         net (fo=1, routed)           0.000    -0.250    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19_n_0
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.917    -0.756    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.509    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.092    -0.417    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.648    -0.516    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X28Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.084    -0.290    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X29Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18/O
                         net (fo=1, routed)           0.000    -0.245    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18_n_0
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.923    -0.750    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.503    
    SLICE_X29Y156        FDRE (Hold_fdre_C_D)         0.091    -0.412    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.271ns (50.300%)  route 0.268ns (49.700%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.559    -0.605    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/Q
                         net (fo=1, routed)           0.268    -0.173    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]
    SLICE_X47Y144        LUT5 (Prop_lut5_I3_O)        0.045    -0.128 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2_n_0
    SLICE_X47Y144        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.066 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.831    -0.842    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.105    -0.233    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.647%)  route 0.095ns (31.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.643    -0.521    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X58Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.261    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[6]
    SLICE_X60Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.216    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23_n_0
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.250    -0.505    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.121    -0.384    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.929%)  route 0.110ns (37.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.645    -0.519    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X29Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.268    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X31Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.223    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X31Y162        FDRE (Hold_fdre_C_D)         0.092    -0.392    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 2.404 }
Period(ns):         4.808
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y27     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y27     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y28     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y28     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         4.808       3.215      BUFGCTRL_X0Y17   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.808       3.559      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X43Y137    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CAPTURE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X43Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X44Y139    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X44Y139    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.808       208.552    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X38Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X38Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y146    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y146    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.884ns (19.903%)  route 3.558ns (80.097%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I3_O)        0.103     7.089 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.447     7.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X55Y164        FDRE (Setup_fdre_C_CE)      -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 25.128    

Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.878ns (19.399%)  route 3.648ns (80.601%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 32.737 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I2_O)        0.097     7.083 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.538     7.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X55Y163        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X55Y163        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.256    32.993    
                         clock uncertainty           -0.035    32.958    
    SLICE_X55Y163        FDRE (Setup_fdre_C_CE)      -0.150    32.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.808    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 25.187    

Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.878ns (19.399%)  route 3.648ns (80.601%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 32.737 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.746     5.143    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I4_O)        0.097     5.240 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.004     6.244    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I1_O)        0.097     6.341 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.645     6.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X52Y165        LUT4 (Prop_lut4_I2_O)        0.097     7.083 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.538     7.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X55Y163        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X55Y163        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.256    32.993    
                         clock uncertainty           -0.035    32.958    
    SLICE_X55Y163        FDRE (Setup_fdre_C_CE)      -0.150    32.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         32.808    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 25.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.429%)  route 0.068ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.406     1.535    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.628    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.641     1.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDCE (Prop_fdce_C_Q)         0.128     1.649 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.068     1.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y166        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.914     1.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y166        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.405     1.534    
    SLICE_X42Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.613%)  route 0.127ns (47.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.127     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.915     1.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.383     1.557    
    SLICE_X42Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.077%)  route 0.200ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.200     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y164        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y164        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.404     1.537    
    SLICE_X42Y164        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y0  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X40Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X40Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X41Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X42Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X42Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X42Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X42Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X41Y168  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X42Y168  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X42Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.490ns (31.603%)  route 1.060ns (68.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 62.659 - 60.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.240     4.542    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.320    61.320    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    61.392 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.267    62.659    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.333    62.992    
                         clock uncertainty           -0.035    62.957    
    SLICE_X34Y168        FDCE (Setup_fdce_C_D)       -0.010    62.947    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.947    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 58.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (28.968%)  route 0.512ns (71.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.401     2.036    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.111     2.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.935     0.935    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.964 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.914     1.878    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.407     1.471    
    SLICE_X34Y168        FDCE (Hold_fdce_C_D)         0.059     1.530    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.662    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X34Y168  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y168  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y168  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y168  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X34Y168  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.119     9.035    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.667    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.207ns (35.493%)  route 0.376ns (64.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=1, routed)           0.376    -0.032    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[11]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.043     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[11]
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X76Y97         FDRE (Hold_fdre_C_D)         0.131    -0.162    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.185ns (33.693%)  route 0.364ns (66.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=1, routed)           0.364    -0.063    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][13]
    SLICE_X72Y101        LUT3 (Prop_lut3_I1_O)        0.044    -0.019 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/O
                         net (fo=1, routed)           0.000    -0.019    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[13]
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.107    -0.195    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.975%)  route 0.361ns (66.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.361    -0.099    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[4]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.054 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.054    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[4]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.672%)  route 0.330ns (57.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=1, routed)           0.330    -0.094    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[12]
    SLICE_X76Y98         LUT3 (Prop_lut3_I0_O)        0.098     0.004 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     0.004    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[12]
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.509    -0.293    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.120    -0.173    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.057%)  route 0.377ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.377    -0.084    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[7]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.039 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[3].mlut1/O
                         net (fo=1, routed)           0.000    -0.039    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[7]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.107    -0.216    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.929%)  route 0.394ns (68.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.394    -0.033    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][9]
    SLICE_X74Y100        LUT3 (Prop_lut3_I1_O)        0.044     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[4].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[9]
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.131    -0.168    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.937%)  route 0.362ns (66.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/Q
                         net (fo=1, routed)           0.362    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/pos_fullscale
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0_n_0
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.091    -0.226    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.247ns (44.758%)  route 0.305ns (55.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X62Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, routed)           0.305    -0.148    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[2]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.099    -0.049 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000    -0.049    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[2]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.164%)  route 0.358ns (65.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X75Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.358    -0.067    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X75Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.022 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.022    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[16]
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.092    -0.207    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.247ns (43.175%)  route 0.325ns (56.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X8Y99          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/Q
                         net (fo=4, routed)           0.325    -0.115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[17][8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.099    -0.016 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.016    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121    -0.202    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.615       5.615      XADC_X0Y0        xadc_demo/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y36     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y32     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y34     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y34     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y39     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.388ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.781ns (17.301%)  route 3.733ns (82.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 f  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           1.007     4.136    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.127    14.872    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.524    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 10.388    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.490ns (13.358%)  route 3.178ns (86.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.388     2.399    xvga1/hcount[7]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.097     2.496 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790     3.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.127    14.872    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    14.430    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 11.144    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.781ns (19.871%)  route 3.149ns (80.129%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 14.615 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 r  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 r  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.423     3.552    xvga1/blank_i_1_n_0
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.134    14.615    xvga1/clk_out2
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/C
                         clock pessimism              0.346    14.961    
                         clock uncertainty           -0.127    14.834    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)       -0.058    14.776    xvga1/blank_reg
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.342ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.560ns (15.911%)  route 2.960ns (84.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 14.616 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 r  xvga1/hcount_reg[9]/Q
                         net (fo=21, routed)          1.146     1.125    xvga1/hcount[9]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.199     1.324 r  xvga1/hheight[9]_i_1/O
                         net (fo=10, routed)          1.813     3.138    chroma_histogram/SR[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.135    14.616    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.364    14.980    
                         clock uncertainty           -0.127    14.853    
    SLICE_X14Y108        FDRE (Setup_fdre_C_R)       -0.373    14.480    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 11.342    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.490ns (14.335%)  route 2.928ns (85.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.047     2.058    xvga1/hcount[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.097     2.155 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881     3.036    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.127    14.872    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    14.430    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 11.394    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.127    14.880    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.566    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.127    14.880    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.566    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.127    14.880    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.566    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.127    14.880    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.566    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.127    14.880    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.566    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.395%)  route 0.150ns (44.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.150    -0.306    xvga1/vcount[2]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.261 r  xvga1/vheight[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    chroma_histogram/vcount_reg[8][2]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.120    -0.461    chroma_histogram/vheight_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.852%)  route 0.166ns (47.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.290    xvga1/vcount[3]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    chroma_histogram/vcount_reg[8][3]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.121    -0.460    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.581%)  route 0.137ns (42.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.317    xvga1/hcount[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/hcount[5]_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -0.833    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.092    -0.503    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.258%)  route 0.169ns (46.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.051    -0.201 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/strobe[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.438    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X15Y112        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.219    -0.238    vsync
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.833    -0.840    clk_65mhz
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.484    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.453    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[3]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.453    display/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.931%)  route 0.172ns (48.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    xvga1/vcount[1]
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    xvga1/vcount[5]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.092    -0.489    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.279    xvga1/vcount[2]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.042    -0.237 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    xvga1/vcount[4]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.107    -0.490    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.346%)  route 0.169ns (44.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          0.169    -0.265    xvga1/hcount[6]
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  xvga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    xvga1/p_0_in[6]
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121    -0.476    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y116    vsync_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y110     xvga1/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y111    xvga1/hblank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y111    xvga1/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    xvga1/hcount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X12Y116    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X2Y106     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y116    vsync_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y110     xvga1/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y111    xvga1/hblank_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.313ns (7.577%)  route 3.818ns (92.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.030 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.818     3.889    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.126     4.030    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.322    
                         clock uncertainty           -0.109     4.213    
    SLICE_X41Y139        FDRE (Setup_fdre_C_D)       -0.185     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.361ns (8.758%)  route 3.761ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.761     3.879    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X61Y144        FDRE (Setup_fdre_C_D)       -0.172     4.036    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.361ns (8.699%)  route 3.789ns (91.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.789     3.907    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X59Y142        FDRE (Setup_fdre_C_D)       -0.139     4.069    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.361ns (8.733%)  route 3.773ns (91.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.773     3.891    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X60Y144        FDRE (Setup_fdre_C_D)       -0.115     4.093    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.093    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.361ns (8.762%)  route 3.759ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.759     3.877    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)       -0.112     4.096    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.096    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.361ns (8.833%)  route 3.726ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.726     3.844    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.109     4.211    
    SLICE_X64Y144        FDRE (Setup_fdre_C_D)       -0.144     4.067    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.313ns (7.698%)  route 3.753ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.753     3.824    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X58Y142        FDRE (Setup_fdre_C_D)       -0.146     4.062    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.313ns (7.682%)  route 3.761ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.761     3.833    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.109     4.208    
    SLICE_X60Y145        FDRE (Setup_fdre_C_D)       -0.135     4.073    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.073    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.968ns (24.267%)  route 3.021ns (75.733%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.058 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.378    -0.239    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y150        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.341     0.102 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=20, routed)          0.865     0.967    your_instance_name/inst/ila_core_inst/u_ila_regs/s_daddr_o[8]
    SLICE_X48Y150        LUT5 (Prop_lut5_I0_O)        0.097     1.064 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.347     1.411    your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X57Y150        LUT6 (Prop_lut6_I1_O)        0.097     1.508 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.681     2.189    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X60Y143        LUT6 (Prop_lut6_I3_O)        0.097     2.286 f  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__50/O
                         net (fo=4, routed)           0.396     2.682    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y141        LUT4 (Prop_lut4_I1_O)        0.102     2.784 r  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.305     3.089    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X60Y140        LUT5 (Prop_lut5_I1_O)        0.234     3.323 r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.427     3.750    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.154     4.058    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292     4.350    
                         clock uncertainty           -0.109     4.241    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238     4.003    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.361ns (8.859%)  route 3.714ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.714     3.832    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.109     4.211    
    SLICE_X62Y144        FDRE (Setup_fdre_C_D)       -0.126     4.085    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.085    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.558    -0.606    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X40Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.107    -0.358    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_do_o[10]
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.828    -0.845    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.072    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.651    -0.513    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X22Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.286    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.241    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20_n_0
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.927    -0.746    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X23Y151        FDRE (Hold_fdre_C_D)         0.092    -0.408    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.647    -0.517    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X20Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.291    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[11]
    SLICE_X21Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.246    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48_n_0
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.922    -0.751    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.247    -0.504    
    SLICE_X21Y162        FDRE (Hold_fdre_C_D)         0.091    -0.413    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.563    -0.601    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X28Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.376    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X29Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.331    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7_n_0
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.832    -0.841    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X29Y137        FDRE (Hold_fdre_C_D)         0.091    -0.497    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.644    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.293    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y153        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41/O
                         net (fo=1, routed)           0.000    -0.248    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41_n_0
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.920    -0.753    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.092    -0.415    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.642    -0.522    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X48Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.295    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X49Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19/O
                         net (fo=1, routed)           0.000    -0.250    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19_n_0
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.917    -0.756    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.509    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.092    -0.417    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.648    -0.516    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X28Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.084    -0.290    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X29Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18/O
                         net (fo=1, routed)           0.000    -0.245    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18_n_0
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.923    -0.750    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.503    
    SLICE_X29Y156        FDRE (Hold_fdre_C_D)         0.091    -0.412    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.271ns (50.300%)  route 0.268ns (49.700%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.559    -0.605    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/Q
                         net (fo=1, routed)           0.268    -0.173    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]
    SLICE_X47Y144        LUT5 (Prop_lut5_I3_O)        0.045    -0.128 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2_n_0
    SLICE_X47Y144        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.066 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.831    -0.842    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.105    -0.233    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.647%)  route 0.095ns (31.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.643    -0.521    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X58Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.261    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[6]
    SLICE_X60Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.216    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23_n_0
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.250    -0.505    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.121    -0.384    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.929%)  route 0.110ns (37.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.645    -0.519    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X29Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.268    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X31Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.223    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X31Y162        FDRE (Hold_fdre_C_D)         0.092    -0.392    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 2.404 }
Period(ns):         4.808
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y27     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y27     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y28     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y28     your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         4.808       3.215      BUFGCTRL_X0Y17   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.808       3.559      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X43Y137    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CAPTURE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X43Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X44Y139    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.808       3.808      SLICE_X44Y139    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.808       208.552    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X46Y143    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X38Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X38Y140    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y145    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y144    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y146    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X42Y146    your_instance_name/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.207ns (35.493%)  route 0.376ns (64.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=1, routed)           0.376    -0.032    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[11]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.043     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[11]
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.121    -0.172    
    SLICE_X76Y97         FDRE (Hold_fdre_C_D)         0.131    -0.041    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.185ns (33.693%)  route 0.364ns (66.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=1, routed)           0.364    -0.063    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][13]
    SLICE_X72Y101        LUT3 (Prop_lut3_I1_O)        0.044    -0.019 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/O
                         net (fo=1, routed)           0.000    -0.019    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[13]
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.121    -0.181    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.107    -0.074    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.975%)  route 0.361ns (66.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.361    -0.099    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[4]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.054 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.054    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[4]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.672%)  route 0.330ns (57.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=1, routed)           0.330    -0.094    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[12]
    SLICE_X76Y98         LUT3 (Prop_lut3_I0_O)        0.098     0.004 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     0.004    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[12]
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.121    -0.172    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.120    -0.052    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.057%)  route 0.377ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.377    -0.084    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[7]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.039 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[3].mlut1/O
                         net (fo=1, routed)           0.000    -0.039    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[7]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.107    -0.095    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.929%)  route 0.394ns (68.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.394    -0.033    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][9]
    SLICE_X74Y100        LUT3 (Prop_lut3_I1_O)        0.044     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[4].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[9]
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.121    -0.178    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.131    -0.047    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.937%)  route 0.362ns (66.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/Q
                         net (fo=1, routed)           0.362    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/pos_fullscale
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0_n_0
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.121    -0.196    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.091    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.247ns (44.758%)  route 0.305ns (55.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X62Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, routed)           0.305    -0.148    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[2]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.099    -0.049 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000    -0.049    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[2]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.091    -0.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.164%)  route 0.358ns (65.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X75Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.358    -0.067    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X75Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.022 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.022    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[16]
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.121    -0.178    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.092    -0.086    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.247ns (43.175%)  route 0.325ns (56.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X8Y99          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/Q
                         net (fo=4, routed)           0.325    -0.115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[17][8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.099    -0.016 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.016    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121    -0.081    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           20  Failing Endpoints,  Worst Slack       -1.164ns,  Total Violation      -13.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.263ns  (logic 0.438ns (19.358%)  route 1.825ns (80.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.744    xvga1/clean[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.097    29.841 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.890    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.189ns  (logic 0.438ns (20.005%)  route 1.751ns (79.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.919    29.728    xvga1/clean[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.825 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.832    30.658    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.164ns  (logic 0.438ns (20.240%)  route 1.726ns (79.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.936    29.745    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.842 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790    30.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.632    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.157ns  (logic 0.438ns (20.302%)  route 1.719ns (79.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.929    29.738    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.835 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.790    30.626    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.122ns  (logic 0.438ns (20.638%)  route 1.684ns (79.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.803    29.612    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.709 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881    30.590    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.590    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.118ns  (logic 0.490ns (23.137%)  route 1.628ns (76.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393    28.861 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.836    29.697    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.097    29.794 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.791    30.586    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.586    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -0.943ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.042ns  (logic 0.438ns (21.450%)  route 1.604ns (78.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.721    29.530    xvga1/clean[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.097    29.627 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           0.883    30.510    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.510    
  -------------------------------------------------------------------
                         slack                                 -0.943    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.974ns  (logic 0.438ns (22.191%)  route 1.536ns (77.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.822    29.631    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.728 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.714    30.442    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.442    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.239%)  route 1.531ns (77.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.818    29.627    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.724 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.713    30.438    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.438    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.827ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.926ns  (logic 0.438ns (22.739%)  route 1.488ns (77.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.801    29.610    xvga1/clean[0]
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.097    29.707 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.687    30.394    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.394    
  -------------------------------------------------------------------
                         slack                                 -0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.765%)  route 0.496ns (68.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X0Y114         FDRE                                         r  chroma_calc1/chroma_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[126]/Q
                         net (fo=1, routed)           0.410    -0.019    xvga1/chroma[78]
    SLICE_X2Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.026 r  xvga1/hheight[8]_i_3/O
                         net (fo=1, routed)           0.086     0.112    xvga1/hheight[8]_i_3_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I2_O)        0.045     0.157 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.157    chroma_histogram/D[8]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.119    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.098%)  route 0.489ns (67.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y107         FDRE                                         r  chroma_calc1/chroma_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[121]/Q
                         net (fo=1, routed)           0.272    -0.154    xvga1/chroma[73]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.217     0.107    xvga1/hheight[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     0.152 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[3]
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.249     0.002    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     0.094    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.647%)  route 0.639ns (75.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.274    -0.157    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.365     0.253    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.955%)  route 0.492ns (68.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y108         FDRE                                         r  chroma_calc1/chroma_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[106]/Q
                         net (fo=1, routed)           0.251    -0.175    xvga1/chroma[64]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.241     0.111    xvga1/hheight[4]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     0.156 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.156    chroma_histogram/D[4]
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.249     0.002    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     0.094    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.575%)  route 0.641ns (75.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.155    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.110 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.365     0.255    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.666%)  route 0.522ns (69.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X3Y113         FDRE                                         r  chroma_calc1/chroma_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[141]/Q
                         net (fo=1, routed)           0.261    -0.168    xvga1/chroma[87]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.261     0.138    xvga1/hheight[7]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I0_O)        0.045     0.183 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.183    chroma_histogram/D[7]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.119    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.298    -0.134    xvga1/clean[1]
    SLICE_X9Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.089 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.347     0.258    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.272ns (35.947%)  route 0.485ns (64.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.568    -0.596    chroma_calc1/clk
    SLICE_X15Y109        FDRE                                         r  chroma_calc1/chroma_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  chroma_calc1/chroma_reg[54]/Q
                         net (fo=1, routed)           0.218    -0.250    xvga1/chroma[30]
    SLICE_X14Y109        LUT6 (Prop_lut6_I0_O)        0.099    -0.151 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.267     0.115    xvga1/hheight[0]_i_4_n_0
    SLICE_X14Y108        LUT5 (Prop_lut5_I4_O)        0.045     0.160 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     0.160    chroma_histogram/D[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.249    -0.029    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.120     0.091    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.771%)  route 0.496ns (68.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    chroma_calc1/clk
    SLICE_X1Y106         FDRE                                         r  chroma_calc1/chroma_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  chroma_calc1/chroma_reg[72]/Q
                         net (fo=1, routed)           0.287    -0.138    xvga1/chroma[42]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.209     0.116    xvga1/hheight[2]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.045     0.161 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.161    chroma_histogram/D[2]
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.867    -0.805    chroma_histogram/clk_out2
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.249    -0.000    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     0.091    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.254ns (33.016%)  route 0.515ns (66.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.567    -0.597    chroma_calc1/clk
    SLICE_X14Y110        FDRE                                         r  chroma_calc1/chroma_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  chroma_calc1/chroma_reg[171]/Q
                         net (fo=1, routed)           0.248    -0.185    xvga1/chroma[105]
    SLICE_X14Y110        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  xvga1/hheight[5]_i_2/O
                         net (fo=1, routed)           0.267     0.127    xvga1/hheight[5]_i_2_n_0
    SLICE_X14Y109        LUT5 (Prop_lut5_I0_O)        0.045     0.172 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.172    chroma_histogram/D[5]
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.249    -0.029    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.121     0.092    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           20  Failing Endpoints,  Worst Slack       -1.164ns,  Total Violation      -13.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.263ns  (logic 0.438ns (19.358%)  route 1.825ns (80.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.744    xvga1/clean[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.097    29.841 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.890    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.189ns  (logic 0.438ns (20.005%)  route 1.751ns (79.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.919    29.728    xvga1/clean[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.825 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.832    30.658    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.164ns  (logic 0.438ns (20.240%)  route 1.726ns (79.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.936    29.745    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.842 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790    30.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.632    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.157ns  (logic 0.438ns (20.302%)  route 1.719ns (79.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.929    29.738    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.835 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.790    30.626    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.122ns  (logic 0.438ns (20.638%)  route 1.684ns (79.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.803    29.612    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.709 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881    30.590    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.590    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.118ns  (logic 0.490ns (23.137%)  route 1.628ns (76.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393    28.861 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.836    29.697    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.097    29.794 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.791    30.586    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.586    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -0.943ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.042ns  (logic 0.438ns (21.450%)  route 1.604ns (78.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.721    29.530    xvga1/clean[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.097    29.627 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           0.883    30.510    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.510    
  -------------------------------------------------------------------
                         slack                                 -0.943    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.974ns  (logic 0.438ns (22.191%)  route 1.536ns (77.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.822    29.631    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.728 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.714    30.442    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.442    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.239%)  route 1.531ns (77.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.818    29.627    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.724 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.713    30.438    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.438    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.827ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.926ns  (logic 0.438ns (22.739%)  route 1.488ns (77.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.801    29.610    xvga1/clean[0]
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.097    29.707 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.687    30.394    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.249    30.009    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    29.567    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.567    
                         arrival time                         -30.394    
  -------------------------------------------------------------------
                         slack                                 -0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.765%)  route 0.496ns (68.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X0Y114         FDRE                                         r  chroma_calc1/chroma_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[126]/Q
                         net (fo=1, routed)           0.410    -0.019    xvga1/chroma[78]
    SLICE_X2Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.026 r  xvga1/hheight[8]_i_3/O
                         net (fo=1, routed)           0.086     0.112    xvga1/hheight[8]_i_3_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I2_O)        0.045     0.157 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.157    chroma_histogram/D[8]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.119    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.098%)  route 0.489ns (67.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y107         FDRE                                         r  chroma_calc1/chroma_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[121]/Q
                         net (fo=1, routed)           0.272    -0.154    xvga1/chroma[73]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.217     0.107    xvga1/hheight[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     0.152 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[3]
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.249     0.002    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     0.094    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.647%)  route 0.639ns (75.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.274    -0.157    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.365     0.253    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.955%)  route 0.492ns (68.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y108         FDRE                                         r  chroma_calc1/chroma_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[106]/Q
                         net (fo=1, routed)           0.251    -0.175    xvga1/chroma[64]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.241     0.111    xvga1/hheight[4]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     0.156 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.156    chroma_histogram/D[4]
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.249     0.002    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     0.094    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.575%)  route 0.641ns (75.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.155    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.110 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.365     0.255    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.666%)  route 0.522ns (69.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X3Y113         FDRE                                         r  chroma_calc1/chroma_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[141]/Q
                         net (fo=1, routed)           0.261    -0.168    xvga1/chroma[87]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.261     0.138    xvga1/hheight[7]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I0_O)        0.045     0.183 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.183    chroma_histogram/D[7]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.119    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.298    -0.134    xvga1/clean[1]
    SLICE_X9Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.089 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.347     0.258    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.249     0.009    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.192    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.272ns (35.947%)  route 0.485ns (64.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.568    -0.596    chroma_calc1/clk
    SLICE_X15Y109        FDRE                                         r  chroma_calc1/chroma_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  chroma_calc1/chroma_reg[54]/Q
                         net (fo=1, routed)           0.218    -0.250    xvga1/chroma[30]
    SLICE_X14Y109        LUT6 (Prop_lut6_I0_O)        0.099    -0.151 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.267     0.115    xvga1/hheight[0]_i_4_n_0
    SLICE_X14Y108        LUT5 (Prop_lut5_I4_O)        0.045     0.160 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     0.160    chroma_histogram/D[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.249    -0.029    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.120     0.091    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.771%)  route 0.496ns (68.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    chroma_calc1/clk
    SLICE_X1Y106         FDRE                                         r  chroma_calc1/chroma_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  chroma_calc1/chroma_reg[72]/Q
                         net (fo=1, routed)           0.287    -0.138    xvga1/chroma[42]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.209     0.116    xvga1/hheight[2]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.045     0.161 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.161    chroma_histogram/D[2]
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.867    -0.805    chroma_histogram/clk_out2
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.249    -0.000    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     0.091    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.254ns (33.016%)  route 0.515ns (66.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.567    -0.597    chroma_calc1/clk
    SLICE_X14Y110        FDRE                                         r  chroma_calc1/chroma_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  chroma_calc1/chroma_reg[171]/Q
                         net (fo=1, routed)           0.248    -0.185    xvga1/chroma[105]
    SLICE_X14Y110        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  xvga1/hheight[5]_i_2/O
                         net (fo=1, routed)           0.267     0.127    xvga1/hheight[5]_i_2_n_0
    SLICE_X14Y109        LUT5 (Prop_lut5_I0_O)        0.045     0.172 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.172    chroma_histogram/D[5]
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.249    -0.029    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.121     0.092    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.781ns (17.301%)  route 3.733ns (82.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 f  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           1.007     4.136    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.522    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 10.386    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.490ns (13.358%)  route 3.178ns (86.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.388     2.399    xvga1/hcount[7]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.097     2.496 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790     3.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 11.142    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.781ns (19.871%)  route 3.149ns (80.129%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 14.615 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 r  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 r  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.423     3.552    xvga1/blank_i_1_n_0
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.134    14.615    xvga1/clk_out2
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/C
                         clock pessimism              0.346    14.961    
                         clock uncertainty           -0.129    14.832    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)       -0.058    14.774    xvga1/blank_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.560ns (15.911%)  route 2.960ns (84.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 14.616 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 r  xvga1/hcount_reg[9]/Q
                         net (fo=21, routed)          1.146     1.125    xvga1/hcount[9]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.199     1.324 r  xvga1/hheight[9]_i_1/O
                         net (fo=10, routed)          1.813     3.138    chroma_histogram/SR[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.135    14.616    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.364    14.980    
                         clock uncertainty           -0.129    14.851    
    SLICE_X14Y108        FDRE (Setup_fdre_C_R)       -0.373    14.478    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.392ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.490ns (14.335%)  route 2.928ns (85.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.047     2.058    xvga1/hcount[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.097     2.155 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881     3.036    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 11.392    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.395%)  route 0.150ns (44.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.150    -0.306    xvga1/vcount[2]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.261 r  xvga1/vheight[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    chroma_histogram/vcount_reg[8][2]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.120    -0.333    chroma_histogram/vheight_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.852%)  route 0.166ns (47.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.290    xvga1/vcount[3]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    chroma_histogram/vcount_reg[8][3]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.121    -0.332    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.581%)  route 0.137ns (42.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.317    xvga1/hcount[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/hcount[5]_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -0.833    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.129    -0.467    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.092    -0.375    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.258%)  route 0.169ns (46.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.051    -0.201 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/strobe[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.310    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X15Y112        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.219    -0.238    vsync
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.833    -0.840    clk_65mhz
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.129    -0.458    
    SLICE_X12Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.356    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.325    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[3]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.325    display/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.931%)  route 0.172ns (48.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    xvga1/vcount[1]
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    xvga1/vcount[5]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.092    -0.361    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.279    xvga1/vcount[2]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.042    -0.237 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    xvga1/vcount[4]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.129    -0.469    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.107    -0.362    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.346%)  route 0.169ns (44.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          0.169    -0.265    xvga1/hcount[6]
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  xvga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    xvga1/p_0_in[6]
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.129    -0.469    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121    -0.348    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.877ns,  Total Violation      -17.871ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.605ns,  Total Violation       -1.098ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.422ns (65.921%)  route 1.769ns (34.079%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[23])
                                                      2.690     3.777 r  fsample_hanning0/P[23]
                         net (fo=1, routed)           0.474     4.251    fsample_hanning0_n_82
    SLICE_X61Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.348 r  fsample_inferred_i_9/O
                         net (fo=3, routed)           0.475     4.823    your_instance_name/inst/ila_core_inst/probe4[7]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.946    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 3.422ns (66.025%)  route 1.761ns (33.975%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[21])
                                                      2.690     3.777 r  fsample_hanning0/P[21]
                         net (fo=1, routed)           0.448     4.225    fsample_hanning0_n_84
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.322 r  fsample_inferred_i_11/O
                         net (fo=3, routed)           0.492     4.815    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.021     3.969    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.969    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 3.422ns (66.875%)  route 1.695ns (33.125%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[20])
                                                      2.690     3.777 r  fsample_hanning0/P[20]
                         net (fo=1, routed)           0.447     4.224    fsample_hanning0_n_85
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.321 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.428     4.749    your_instance_name/inst/ila_core_inst/probe4[4]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.938    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 3.422ns (66.990%)  route 1.686ns (33.010%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[29])
                                                      2.690     3.777 r  fsample_hanning0/P[29]
                         net (fo=1, routed)           0.442     4.218    fsample_hanning0_n_76
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.315 r  fsample_inferred_i_3/O
                         net (fo=3, routed)           0.425     4.740    your_instance_name/inst/ila_core_inst/probe4[13]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.057     3.933    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          3.933    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 3.422ns (67.194%)  route 1.671ns (32.806%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[22])
                                                      2.690     3.777 r  fsample_hanning0/P[22]
                         net (fo=1, routed)           0.427     4.203    fsample_hanning0_n_83
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.300 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.424     4.725    your_instance_name/inst/ila_core_inst/probe4[6]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.926    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 3.422ns (65.406%)  route 1.810ns (34.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[27])
                                                      2.690     3.777 r  fsample_hanning0/P[27]
                         net (fo=1, routed)           0.442     4.219    fsample_hanning0_n_78
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.316 r  fsample_inferred_i_5/O
                         net (fo=3, routed)           0.548     4.864    your_instance_name/inst/ila_core_inst/probe4[11]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                      0.119     4.109    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 3.422ns (67.972%)  route 1.612ns (32.028%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[30])
                                                      2.690     3.777 r  fsample_hanning0/P[30]
                         net (fo=1, routed)           0.463     4.240    fsample_hanning0_n_75
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.337 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.329     4.666    your_instance_name/inst/ila_core_inst/probe4[14]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.926    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.422ns (67.494%)  route 1.648ns (32.506%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.690     3.777 r  fsample_hanning0/P[25]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_80
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.376     4.702    your_instance_name/inst/ila_core_inst/probe4[9]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.968    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.968    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 3.422ns (67.469%)  route 1.650ns (32.531%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 4.015 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      2.690     3.777 r  fsample_hanning0/P[17]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_88
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_15/O
                         net (fo=3, routed)           0.378     4.704    your_instance_name/inst/ila_core_inst/probe4[1]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.111     4.015    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.235    
                         clock uncertainty           -0.241     3.994    
    SLICE_X58Y129        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.972    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.972    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 3.422ns (68.040%)  route 1.607ns (31.960%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[31])
                                                      2.690     3.777 r  fsample_hanning0/P[31]
                         net (fo=1, routed)           0.351     4.128    fsample_hanning0_n_74
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.225 r  fsample_inferred_i_1/O
                         net (fo=3, routed)           0.436     4.661    your_instance_name/inst/ila_core_inst/probe4[15]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.946    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 -0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.605ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.614    -0.550    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.845    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X62Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.055    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.493ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.697    -0.467    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X50Y139        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  your_instance_name/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.846    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.241    -0.048    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.120     0.072    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y128        FDRE                                         r  prev_prev_osample64_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[13]/Q
                         net (fo=4, routed)           0.561     0.087    prev_prev_osample64[13]
    SLICE_X58Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.132 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.000     0.132    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[14]
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.855    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.241    -0.057    
    SLICE_X58Y127        FDRE (Hold_fdre_C_D)         0.120     0.063    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fhead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X51Y124        FDRE                                         r  fhead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fhead_reg[4]/Q
                         net (fo=6, routed)           0.620     0.143    your_instance_name/inst/ila_core_inst/probe3[4]
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.824    -0.848    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.241    -0.050    
    SLICE_X62Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.067    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fhead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X50Y124        FDRE                                         r  fhead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fhead_reg[0]/Q
                         net (fo=7, routed)           0.520     0.066    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.856    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.300    
                         clock uncertainty            0.241    -0.058    
    SLICE_X51Y128        FDRE (Hold_fdre_C_D)         0.046    -0.012    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.323%)  route 0.549ns (74.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[8]/Q
                         net (fo=4, routed)           0.549     0.074    prev_prev_osample64[8]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.119 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.000     0.119    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[9]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.241    -0.059    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.092     0.033    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fhead_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.926%)  route 0.604ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X51Y126        FDRE                                         r  fhead_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fhead_reg[10]/Q
                         net (fo=6, routed)           0.604     0.128    your_instance_name/inst/ila_core_inst/probe3[10]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.241    -0.055    
    SLICE_X58Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.039    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[3]/Q
                         net (fo=4, routed)           0.550     0.076    prev_prev_osample64[3]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.000     0.121    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.241    -0.059    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.091     0.032    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db0/genblk1[8].clean_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.078%)  route 0.556ns (74.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.553    -0.611    db0/clk
    SLICE_X39Y120        FDRE                                         r  db0/genblk1[8].clean_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  db0/genblk1[8].clean_reg[8]/Q
                         net (fo=17, routed)          0.556     0.086    SW_clean[3]
    SLICE_X59Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.131 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.000     0.131    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.815    -0.858    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.241    -0.060    
    SLICE_X59Y125        FDRE (Hold_fdre_C_D)         0.092     0.032    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.760%)  route 0.572ns (73.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X58Y125        FDRE                                         r  prev_prev_osample64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  prev_prev_osample64_reg[1]/Q
                         net (fo=4, routed)           0.572     0.119    prev_prev_osample64[1]
    SLICE_X59Y129        LUT3 (Prop_lut3_I1_O)        0.045     0.164 r  fsample_inferred_i_14/O
                         net (fo=3, routed)           0.000     0.164    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.241    -0.055    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.092     0.037    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.875ns,  Total Violation      -17.806ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.603ns,  Total Violation       -1.094ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.422ns (65.921%)  route 1.769ns (34.079%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[23])
                                                      2.690     3.777 r  fsample_hanning0/P[23]
                         net (fo=1, routed)           0.474     4.251    fsample_hanning0_n_82
    SLICE_X61Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.348 r  fsample_inferred_i_9/O
                         net (fo=3, routed)           0.475     4.823    your_instance_name/inst/ila_core_inst/probe4[7]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.948    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 3.422ns (66.025%)  route 1.761ns (33.975%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[21])
                                                      2.690     3.777 r  fsample_hanning0/P[21]
                         net (fo=1, routed)           0.448     4.225    fsample_hanning0_n_84
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.322 r  fsample_inferred_i_11/O
                         net (fo=3, routed)           0.492     4.815    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.021     3.971    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.971    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 3.422ns (66.875%)  route 1.695ns (33.125%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[20])
                                                      2.690     3.777 r  fsample_hanning0/P[20]
                         net (fo=1, routed)           0.447     4.224    fsample_hanning0_n_85
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.321 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.428     4.749    your_instance_name/inst/ila_core_inst/probe4[4]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.940    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 3.422ns (66.990%)  route 1.686ns (33.010%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[29])
                                                      2.690     3.777 r  fsample_hanning0/P[29]
                         net (fo=1, routed)           0.442     4.218    fsample_hanning0_n_76
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.315 r  fsample_inferred_i_3/O
                         net (fo=3, routed)           0.425     4.740    your_instance_name/inst/ila_core_inst/probe4[13]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.057     3.935    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          3.935    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 3.422ns (67.194%)  route 1.671ns (32.806%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[22])
                                                      2.690     3.777 r  fsample_hanning0/P[22]
                         net (fo=1, routed)           0.427     4.203    fsample_hanning0_n_83
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.300 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.424     4.725    your_instance_name/inst/ila_core_inst/probe4[6]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.928    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 3.422ns (65.406%)  route 1.810ns (34.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[27])
                                                      2.690     3.777 r  fsample_hanning0/P[27]
                         net (fo=1, routed)           0.442     4.219    fsample_hanning0_n_78
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.316 r  fsample_inferred_i_5/O
                         net (fo=3, routed)           0.548     4.864    your_instance_name/inst/ila_core_inst/probe4[11]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                      0.119     4.111    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 3.422ns (67.972%)  route 1.612ns (32.028%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[30])
                                                      2.690     3.777 r  fsample_hanning0/P[30]
                         net (fo=1, routed)           0.463     4.240    fsample_hanning0_n_75
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.337 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.329     4.666    your_instance_name/inst/ila_core_inst/probe4[14]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.928    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.422ns (67.494%)  route 1.648ns (32.506%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.690     3.777 r  fsample_hanning0/P[25]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_80
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.376     4.702    your_instance_name/inst/ila_core_inst/probe4[9]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.970    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 3.422ns (67.469%)  route 1.650ns (32.531%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 4.015 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      2.690     3.777 r  fsample_hanning0/P[17]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_88
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_15/O
                         net (fo=3, routed)           0.378     4.704    your_instance_name/inst/ila_core_inst/probe4[1]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.111     4.015    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.235    
                         clock uncertainty           -0.239     3.996    
    SLICE_X58Y129        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.974    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.974    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 3.422ns (68.040%)  route 1.607ns (31.960%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[31])
                                                      2.690     3.777 r  fsample_hanning0/P[31]
                         net (fo=1, routed)           0.351     4.128    fsample_hanning0_n_74
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.225 r  fsample_inferred_i_1/O
                         net (fo=3, routed)           0.436     4.661    your_instance_name/inst/ila_core_inst/probe4[15]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.948    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 -0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.603ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.614    -0.550    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.845    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X62Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.053    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.491ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.697    -0.467    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X50Y139        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  your_instance_name/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.846    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.239    -0.050    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.120     0.070    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y128        FDRE                                         r  prev_prev_osample64_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[13]/Q
                         net (fo=4, routed)           0.561     0.087    prev_prev_osample64[13]
    SLICE_X58Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.132 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.000     0.132    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[14]
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.855    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.239    -0.059    
    SLICE_X58Y127        FDRE (Hold_fdre_C_D)         0.120     0.061    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fhead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X51Y124        FDRE                                         r  fhead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fhead_reg[4]/Q
                         net (fo=6, routed)           0.620     0.143    your_instance_name/inst/ila_core_inst/probe3[4]
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.824    -0.848    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.239    -0.052    
    SLICE_X62Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.065    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fhead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X50Y124        FDRE                                         r  fhead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fhead_reg[0]/Q
                         net (fo=7, routed)           0.520     0.066    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.856    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.300    
                         clock uncertainty            0.239    -0.060    
    SLICE_X51Y128        FDRE (Hold_fdre_C_D)         0.046    -0.014    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.323%)  route 0.549ns (74.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[8]/Q
                         net (fo=4, routed)           0.549     0.074    prev_prev_osample64[8]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.119 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.000     0.119    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[9]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.239    -0.061    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.092     0.031    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fhead_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.926%)  route 0.604ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X51Y126        FDRE                                         r  fhead_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fhead_reg[10]/Q
                         net (fo=6, routed)           0.604     0.128    your_instance_name/inst/ila_core_inst/probe3[10]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.239    -0.057    
    SLICE_X58Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.037    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[3]/Q
                         net (fo=4, routed)           0.550     0.076    prev_prev_osample64[3]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.000     0.121    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.239    -0.061    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.091     0.030    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 db0/genblk1[8].clean_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.078%)  route 0.556ns (74.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.553    -0.611    db0/clk
    SLICE_X39Y120        FDRE                                         r  db0/genblk1[8].clean_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  db0/genblk1[8].clean_reg[8]/Q
                         net (fo=17, routed)          0.556     0.086    SW_clean[3]
    SLICE_X59Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.131 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.000     0.131    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.815    -0.858    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.239    -0.062    
    SLICE_X59Y125        FDRE (Hold_fdre_C_D)         0.092     0.030    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.760%)  route 0.572ns (73.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X58Y125        FDRE                                         r  prev_prev_osample64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  prev_prev_osample64_reg[1]/Q
                         net (fo=4, routed)           0.572     0.119    prev_prev_osample64[1]
    SLICE_X59Y129        LUT3 (Prop_lut3_I1_O)        0.045     0.164 r  fsample_inferred_i_14/O
                         net (fo=3, routed)           0.000     0.164    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.239    -0.057    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.092     0.035    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.313ns (7.577%)  route 3.818ns (92.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.030 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.818     3.889    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.126     4.030    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.322    
                         clock uncertainty           -0.111     4.211    
    SLICE_X41Y139        FDRE (Setup_fdre_C_D)       -0.185     4.026    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.026    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.361ns (8.758%)  route 3.761ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.761     3.879    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X61Y144        FDRE (Setup_fdre_C_D)       -0.172     4.034    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.361ns (8.699%)  route 3.789ns (91.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.789     3.907    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X59Y142        FDRE (Setup_fdre_C_D)       -0.139     4.067    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.361ns (8.733%)  route 3.773ns (91.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.773     3.891    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y144        FDRE (Setup_fdre_C_D)       -0.115     4.091    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.361ns (8.762%)  route 3.759ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.759     3.877    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)       -0.112     4.094    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.361ns (8.833%)  route 3.726ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.726     3.844    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X64Y144        FDRE (Setup_fdre_C_D)       -0.144     4.065    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.313ns (7.698%)  route 3.753ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.753     3.824    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y142        FDRE (Setup_fdre_C_D)       -0.146     4.060    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.313ns (7.682%)  route 3.761ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.761     3.833    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y145        FDRE (Setup_fdre_C_D)       -0.135     4.071    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.071    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.968ns (24.267%)  route 3.021ns (75.733%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.058 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.378    -0.239    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y150        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.341     0.102 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=20, routed)          0.865     0.967    your_instance_name/inst/ila_core_inst/u_ila_regs/s_daddr_o[8]
    SLICE_X48Y150        LUT5 (Prop_lut5_I0_O)        0.097     1.064 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.347     1.411    your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X57Y150        LUT6 (Prop_lut6_I1_O)        0.097     1.508 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.681     2.189    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X60Y143        LUT6 (Prop_lut6_I3_O)        0.097     2.286 f  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__50/O
                         net (fo=4, routed)           0.396     2.682    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y141        LUT4 (Prop_lut4_I1_O)        0.102     2.784 r  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.305     3.089    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X60Y140        LUT5 (Prop_lut5_I1_O)        0.234     3.323 r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.427     3.750    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.154     4.058    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292     4.350    
                         clock uncertainty           -0.111     4.239    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238     4.001    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.361ns (8.859%)  route 3.714ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.714     3.832    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X62Y144        FDRE (Setup_fdre_C_D)       -0.126     4.083    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.558    -0.606    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X40Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.107    -0.358    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_do_o[10]
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.828    -0.845    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.111    -0.481    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.072    -0.409    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.651    -0.513    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X22Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.286    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.241    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20_n_0
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.927    -0.746    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.111    -0.389    
    SLICE_X23Y151        FDRE (Hold_fdre_C_D)         0.092    -0.297    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.647    -0.517    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X20Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.291    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[11]
    SLICE_X21Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.246    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48_n_0
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.922    -0.751    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.247    -0.504    
                         clock uncertainty            0.111    -0.393    
    SLICE_X21Y162        FDRE (Hold_fdre_C_D)         0.091    -0.302    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.563    -0.601    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X28Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.376    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X29Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.331    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7_n_0
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.832    -0.841    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.111    -0.477    
    SLICE_X29Y137        FDRE (Hold_fdre_C_D)         0.091    -0.386    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.644    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.293    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y153        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41/O
                         net (fo=1, routed)           0.000    -0.248    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41_n_0
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.920    -0.753    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.111    -0.396    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.092    -0.304    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.642    -0.522    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X48Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.295    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X49Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19/O
                         net (fo=1, routed)           0.000    -0.250    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19_n_0
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.917    -0.756    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.509    
                         clock uncertainty            0.111    -0.398    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.092    -0.306    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.648    -0.516    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X28Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.084    -0.290    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X29Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18/O
                         net (fo=1, routed)           0.000    -0.245    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18_n_0
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.923    -0.750    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.503    
                         clock uncertainty            0.111    -0.392    
    SLICE_X29Y156        FDRE (Hold_fdre_C_D)         0.091    -0.301    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.271ns (50.300%)  route 0.268ns (49.700%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.559    -0.605    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/Q
                         net (fo=1, routed)           0.268    -0.173    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]
    SLICE_X47Y144        LUT5 (Prop_lut5_I3_O)        0.045    -0.128 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2_n_0
    SLICE_X47Y144        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.066 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.831    -0.842    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.111    -0.227    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.105    -0.122    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.647%)  route 0.095ns (31.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.643    -0.521    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X58Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.261    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[6]
    SLICE_X60Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.216    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23_n_0
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.250    -0.505    
                         clock uncertainty            0.111    -0.394    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.121    -0.273    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.929%)  route 0.110ns (37.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.645    -0.519    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X29Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.268    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X31Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.223    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.111    -0.373    
    SLICE_X31Y162        FDRE (Hold_fdre_C_D)         0.092    -0.281    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.490ns (27.234%)  route 1.309ns (72.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.820     4.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.097     4.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.489     4.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X35Y168        FDRE (Setup_fdre_C_R)       -0.314    62.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.396    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 57.605    

Slack (MET) :             57.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.490ns (26.798%)  route 1.339ns (73.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 32.744 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.829     4.214    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.097     4.311 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.509     4.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X39Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.265    62.744    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X39Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.744    
                         clock uncertainty           -0.035    62.708    
    SLICE_X39Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.558    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.558    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                 57.738    

Slack (MET) :             57.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.490ns (27.215%)  route 1.310ns (72.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 32.746 - 30.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.374     2.992    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.393     3.385 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.829     4.214    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.097     4.311 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.481     4.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X36Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    61.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.267    62.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X36Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.746    
                         clock uncertainty           -0.035    62.710    
    SLICE_X36Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.560    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.560    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 57.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.302%)  route 0.617ns (74.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.406     2.041    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X34Y168        LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.211     2.297    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     1.938    
    SLICE_X38Y168        FDCE (Hold_fdce_C_CE)       -0.016     1.922    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.553%)  route 0.642ns (75.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.401     2.036    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.241     2.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.914     1.939    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.939    
    SLICE_X35Y168        FDRE (Hold_fdre_C_R)        -0.018     1.921    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.553%)  route 0.642ns (75.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.401     2.036    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.241     2.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.914     1.939    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.939    
    SLICE_X35Y168        FDRE (Hold_fdre_C_R)        -0.018     1.921    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.553%)  route 0.642ns (75.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.401     2.036    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.241     2.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.914     1.939    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.939    
    SLICE_X35Y168        FDRE (Hold_fdre_C_R)        -0.018     1.921    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.553%)  route 0.642ns (75.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X34Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.401     2.036    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X34Y168        LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.241     2.322    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.914     1.939    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X35Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.939    
    SLICE_X35Y168        FDRE (Hold_fdre_C_R)        -0.018     1.921    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 0.393ns (4.468%)  route 8.404ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.404     8.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X8Y90          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y90          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.393ns (4.473%)  route 8.393ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.867 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.223    -0.394    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        8.393     8.392    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.156     8.867    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X8Y91          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30/CLK
                         clock pessimism              0.287     9.154    
                         clock uncertainty           -0.121     9.033    
    SLICE_X8Y91          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     8.665    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_tw_out_fwd_inv_gen.fwd_inv_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[29][0]_srl30
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.207ns (35.493%)  route 0.376ns (64.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=1, routed)           0.376    -0.032    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[11]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.043     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[11]
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.121    -0.172    
    SLICE_X76Y97         FDRE (Hold_fdre_C_D)         0.131    -0.041    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.185ns (33.693%)  route 0.364ns (66.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=1, routed)           0.364    -0.063    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][13]
    SLICE_X72Y101        LUT3 (Prop_lut3_I1_O)        0.044    -0.019 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/O
                         net (fo=1, routed)           0.000    -0.019    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[13]
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X72Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.121    -0.181    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.107    -0.074    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.975%)  route 0.361ns (66.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.361    -0.099    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[4]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.054 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.054    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[4]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.672%)  route 0.330ns (57.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.592    -0.572    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X74Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=1, routed)           0.330    -0.094    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[12]
    SLICE_X76Y98         LUT3 (Prop_lut3_I0_O)        0.098     0.004 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     0.004    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[12]
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.871    -0.802    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X76Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.121    -0.172    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.120    -0.052    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.057%)  route 0.377ns (66.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X63Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.377    -0.084    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[7]
    SLICE_X64Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.039 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[3].mlut1/O
                         net (fo=1, routed)           0.000    -0.039    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[7]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.107    -0.095    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.929%)  route 0.394ns (68.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.596    -0.568    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X73Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.394    -0.033    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][9]
    SLICE_X74Y100        LUT3 (Prop_lut3_I1_O)        0.044     0.011 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[4].mlut1/O
                         net (fo=1, routed)           0.000     0.011    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[9]
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X74Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.121    -0.178    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.131    -0.047    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.937%)  route 0.362ns (66.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/reg_gate.pos_fullscale_reg/Q
                         net (fo=1, routed)           0.362    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/pos_fullscale
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry0_n_0
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X13Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.121    -0.196    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.091    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_1/carry_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.247ns (44.758%)  route 0.305ns (55.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X62Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, routed)           0.305    -0.148    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[2]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.099    -0.049 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[1].mlut0/O
                         net (fo=1, routed)           0.000    -0.049    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[2]
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X64Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.091    -0.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.164%)  route 0.358ns (65.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X75Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.358    -0.067    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X75Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.022 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.022    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[16]
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X75Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.121    -0.178    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.092    -0.086    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.247ns (43.175%)  route 0.325ns (56.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X8Y99          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[8]/Q
                         net (fo=4, routed)           0.325    -0.115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[17][8]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.099    -0.016 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.016    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X8Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121    -0.081    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           20  Failing Endpoints,  Worst Slack       -1.162ns,  Total Violation      -13.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.263ns  (logic 0.438ns (19.358%)  route 1.825ns (80.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.744    xvga1/clean[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.097    29.841 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.890    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.189ns  (logic 0.438ns (20.005%)  route 1.751ns (79.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.919    29.728    xvga1/clean[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.825 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.832    30.658    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.164ns  (logic 0.438ns (20.240%)  route 1.726ns (79.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.936    29.745    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.842 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790    30.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.632    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.157ns  (logic 0.438ns (20.302%)  route 1.719ns (79.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.929    29.738    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.835 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.790    30.626    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.122ns  (logic 0.438ns (20.638%)  route 1.684ns (79.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.803    29.612    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.709 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881    30.590    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.590    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.118ns  (logic 0.490ns (23.137%)  route 1.628ns (76.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393    28.861 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.836    29.697    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.097    29.794 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.791    30.586    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.586    
  -------------------------------------------------------------------
                         slack                                 -1.017    

Slack (VIOLATED) :        -0.941ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.042ns  (logic 0.438ns (21.450%)  route 1.604ns (78.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.721    29.530    xvga1/clean[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.097    29.627 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           0.883    30.510    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.510    
  -------------------------------------------------------------------
                         slack                                 -0.941    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.974ns  (logic 0.438ns (22.191%)  route 1.536ns (77.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.822    29.631    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.728 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.714    30.442    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.442    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.869ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.239%)  route 1.531ns (77.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.818    29.627    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.724 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.713    30.438    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.438    
  -------------------------------------------------------------------
                         slack                                 -0.869    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        1.926ns  (logic 0.438ns (22.739%)  route 1.488ns (77.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.801    29.610    xvga1/clean[0]
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.097    29.707 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.687    30.394    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.394    
  -------------------------------------------------------------------
                         slack                                 -0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.765%)  route 0.496ns (68.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X0Y114         FDRE                                         r  chroma_calc1/chroma_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[126]/Q
                         net (fo=1, routed)           0.410    -0.019    xvga1/chroma[78]
    SLICE_X2Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.026 r  xvga1/hheight[8]_i_3/O
                         net (fo=1, routed)           0.086     0.112    xvga1/hheight[8]_i_3_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I2_O)        0.045     0.157 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.157    chroma_histogram/D[8]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.117    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.098%)  route 0.489ns (67.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y107         FDRE                                         r  chroma_calc1/chroma_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[121]/Q
                         net (fo=1, routed)           0.272    -0.154    xvga1/chroma[73]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.217     0.107    xvga1/hheight[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     0.152 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[3]
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.247     0.000    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     0.092    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.647%)  route 0.639ns (75.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.274    -0.157    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.365     0.253    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.955%)  route 0.492ns (68.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y108         FDRE                                         r  chroma_calc1/chroma_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[106]/Q
                         net (fo=1, routed)           0.251    -0.175    xvga1/chroma[64]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.241     0.111    xvga1/hheight[4]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     0.156 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.156    chroma_histogram/D[4]
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.247     0.000    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     0.092    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.575%)  route 0.641ns (75.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.155    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.110 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.365     0.255    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.666%)  route 0.522ns (69.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X3Y113         FDRE                                         r  chroma_calc1/chroma_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[141]/Q
                         net (fo=1, routed)           0.261    -0.168    xvga1/chroma[87]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.261     0.138    xvga1/hheight[7]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I0_O)        0.045     0.183 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.183    chroma_histogram/D[7]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.117    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.298    -0.134    xvga1/clean[1]
    SLICE_X9Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.089 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.347     0.258    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.272ns (35.947%)  route 0.485ns (64.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.568    -0.596    chroma_calc1/clk
    SLICE_X15Y109        FDRE                                         r  chroma_calc1/chroma_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  chroma_calc1/chroma_reg[54]/Q
                         net (fo=1, routed)           0.218    -0.250    xvga1/chroma[30]
    SLICE_X14Y109        LUT6 (Prop_lut6_I0_O)        0.099    -0.151 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.267     0.115    xvga1/hheight[0]_i_4_n_0
    SLICE_X14Y108        LUT5 (Prop_lut5_I4_O)        0.045     0.160 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     0.160    chroma_histogram/D[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.247    -0.031    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.120     0.089    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.771%)  route 0.496ns (68.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    chroma_calc1/clk
    SLICE_X1Y106         FDRE                                         r  chroma_calc1/chroma_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  chroma_calc1/chroma_reg[72]/Q
                         net (fo=1, routed)           0.287    -0.138    xvga1/chroma[42]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.209     0.116    xvga1/hheight[2]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.045     0.161 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.161    chroma_histogram/D[2]
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.867    -0.805    chroma_histogram/clk_out2
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.247    -0.002    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     0.089    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.254ns (33.016%)  route 0.515ns (66.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.567    -0.597    chroma_calc1/clk
    SLICE_X14Y110        FDRE                                         r  chroma_calc1/chroma_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  chroma_calc1/chroma_reg[171]/Q
                         net (fo=1, routed)           0.248    -0.185    xvga1/chroma[105]
    SLICE_X14Y110        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  xvga1/hheight[5]_i_2/O
                         net (fo=1, routed)           0.267     0.127    xvga1/hheight[5]_i_2_n_0
    SLICE_X14Y109        LUT5 (Prop_lut5_I0_O)        0.045     0.172 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.172    chroma_histogram/D[5]
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.247    -0.031    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.121     0.090    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.781ns (17.301%)  route 3.733ns (82.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 f  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           1.007     4.136    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.522    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 10.386    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.490ns (13.358%)  route 3.178ns (86.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.388     2.399    xvga1/hcount[7]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.097     2.496 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790     3.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 11.142    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.781ns (19.871%)  route 3.149ns (80.129%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 14.615 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.987     1.984    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.224 r  xvga1/hblank_i_1/O
                         net (fo=2, routed)           0.808     3.032    xvga1/p_1_in
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.097     3.129 r  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.423     3.552    xvga1/blank_i_1_n_0
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.134    14.615    xvga1/clk_out2
    SLICE_X9Y110         FDRE                                         r  xvga1/blank_reg/C
                         clock pessimism              0.346    14.961    
                         clock uncertainty           -0.129    14.832    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)       -0.058    14.774    xvga1/blank_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.560ns (15.911%)  route 2.960ns (84.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 14.616 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 r  xvga1/hcount_reg[9]/Q
                         net (fo=21, routed)          1.146     1.125    xvga1/hcount[9]
    SLICE_X8Y105         LUT2 (Prop_lut2_I1_O)        0.199     1.324 r  xvga1/hheight[9]_i_1/O
                         net (fo=10, routed)          1.813     3.138    chroma_histogram/SR[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.135    14.616    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.364    14.980    
                         clock uncertainty           -0.129    14.851    
    SLICE_X14Y108        FDRE (Setup_fdre_C_R)       -0.373    14.478    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.392ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.490ns (14.335%)  route 2.928ns (85.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 14.653 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.235    -0.382    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.393     0.011 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.047     2.058    xvga1/hcount[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.097     2.155 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881     3.036    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    14.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346    14.998    
                         clock uncertainty           -0.129    14.870    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    14.428    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 11.392    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.684ns (19.413%)  route 2.839ns (80.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 14.618 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.239    -0.378    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.341    -0.037 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.931     0.894    xvga1/hcount[0]
    SLICE_X11Y104        LUT4 (Prop_lut4_I1_O)        0.103     0.997 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           1.123     2.120    xvga1/hblank_i_5_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.240     2.360 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.785     3.145    xvga1/hreset
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.137    14.618    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.389    15.007    
                         clock uncertainty           -0.129    14.878    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.314    14.564    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 11.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.395%)  route 0.150ns (44.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.150    -0.306    xvga1/vcount[2]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.261 r  xvga1/vheight[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    chroma_histogram/vcount_reg[8][2]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.120    -0.333    chroma_histogram/vheight_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.852%)  route 0.166ns (47.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.290    xvga1/vcount[3]
    SLICE_X12Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    chroma_histogram/vcount_reg[8][3]
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    chroma_histogram/clk_out2
    SLICE_X12Y110        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.121    -0.332    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.581%)  route 0.137ns (42.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.317    xvga1/hcount[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    xvga1/hcount[5]_i_1_n_0
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -0.833    xvga1/clk_out2
    SLICE_X11Y104        FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.129    -0.467    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.092    -0.375    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.258%)  route 0.169ns (46.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.051    -0.201 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/strobe[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107    -0.310    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X15Y112        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.219    -0.238    vsync
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.833    -0.840    clk_65mhz
    SLICE_X12Y116        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.129    -0.458    
    SLICE_X12Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.356    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.325    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.561    display/clk_out2
    SLICE_X0Y92          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display/counter_reg[13]/Q
                         net (fo=14, routed)          0.169    -0.252    display/counter_reg[13]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  display/strobe[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    display/strobe[3]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.797    display/clk_out2
    SLICE_X1Y91          FDRE                                         r  display/strobe_reg[3]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.129    -0.417    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092    -0.325    display/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.931%)  route 0.172ns (48.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y111        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.284    xvga1/vcount[1]
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    xvga1/vcount[5]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.129    -0.453    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.092    -0.361    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  xvga1/vcount_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.279    xvga1/vcount[2]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.042    -0.237 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    xvga1/vcount[4]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X15Y110        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.129    -0.469    
    SLICE_X15Y110        FDRE (Hold_fdre_C_D)         0.107    -0.362    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.346%)  route 0.169ns (44.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.567    -0.597    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          0.169    -0.265    xvga1/hcount[6]
    SLICE_X12Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  xvga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    xvga1/p_0_in[6]
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X12Y111        FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.129    -0.469    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121    -0.348    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           20  Failing Endpoints,  Worst Slack       -1.162ns,  Total Violation      -13.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.263ns  (logic 0.438ns (19.358%)  route 1.825ns (80.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.744    xvga1/clean[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.097    29.841 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.890    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.189ns  (logic 0.438ns (20.005%)  route 1.751ns (79.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.919    29.728    xvga1/clean[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.825 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.832    30.658    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.164ns  (logic 0.438ns (20.240%)  route 1.726ns (79.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.936    29.745    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.842 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.790    30.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.632    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.157ns  (logic 0.438ns (20.302%)  route 1.719ns (79.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.929    29.738    xvga1/clean[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.097    29.835 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.790    30.626    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.122ns  (logic 0.438ns (20.638%)  route 1.684ns (79.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.803    29.612    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.709 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.881    30.590    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.590    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.118ns  (logic 0.490ns (23.137%)  route 1.628ns (76.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393    28.861 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.836    29.697    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.097    29.794 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.791    30.586    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.586    
  -------------------------------------------------------------------
                         slack                                 -1.017    

Slack (VIOLATED) :        -0.941ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.042ns  (logic 0.438ns (21.450%)  route 1.604ns (78.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.721    29.530    xvga1/clean[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I2_O)        0.097    29.627 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           0.883    30.510    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.510    
  -------------------------------------------------------------------
                         slack                                 -0.941    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.974ns  (logic 0.438ns (22.191%)  route 1.536ns (77.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.822    29.631    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.728 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.714    30.442    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.442    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.869ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.239%)  route 1.531ns (77.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.818    29.627    xvga1/clean[0]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.097    29.724 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.713    30.438    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.438    
  -------------------------------------------------------------------
                         slack                                 -0.869    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        1.926ns  (logic 0.438ns (22.739%)  route 1.488ns (77.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 30.037 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 28.468 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.239    28.468    db0/clk
    SLICE_X9Y103         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.341    28.809 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.801    29.610    xvga1/clean[0]
    SLICE_X9Y102         LUT4 (Prop_lut4_I1_O)        0.097    29.707 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.687    30.394    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.172    30.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.258    
                         clock uncertainty           -0.247    30.011    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    29.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.569    
                         arrival time                         -30.394    
  -------------------------------------------------------------------
                         slack                                 -0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.765%)  route 0.496ns (68.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X0Y114         FDRE                                         r  chroma_calc1/chroma_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[126]/Q
                         net (fo=1, routed)           0.410    -0.019    xvga1/chroma[78]
    SLICE_X2Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.026 r  xvga1/hheight[8]_i_3/O
                         net (fo=1, routed)           0.086     0.112    xvga1/hheight[8]_i_3_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I2_O)        0.045     0.157 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.157    chroma_histogram/D[8]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.117    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.098%)  route 0.489ns (67.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y107         FDRE                                         r  chroma_calc1/chroma_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[121]/Q
                         net (fo=1, routed)           0.272    -0.154    xvga1/chroma[73]
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.217     0.107    xvga1/hheight[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     0.152 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[3]
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y107         FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.247     0.000    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     0.092    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.647%)  route 0.639ns (75.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.274    -0.157    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.365     0.253    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.955%)  route 0.492ns (68.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.597    -0.567    chroma_calc1/clk
    SLICE_X0Y108         FDRE                                         r  chroma_calc1/chroma_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  chroma_calc1/chroma_reg[106]/Q
                         net (fo=1, routed)           0.251    -0.175    xvga1/chroma[64]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.241     0.111    xvga1/hheight[4]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     0.156 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.156    chroma_histogram/D[4]
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.870    -0.803    chroma_histogram/clk_out2
    SLICE_X1Y108         FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.247     0.000    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     0.092    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.575%)  route 0.641ns (75.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.155    xvga1/clean[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045    -0.110 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.365     0.255    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.666%)  route 0.522ns (69.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.594    -0.570    chroma_calc1/clk
    SLICE_X3Y113         FDRE                                         r  chroma_calc1/chroma_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  chroma_calc1/chroma_reg[141]/Q
                         net (fo=1, routed)           0.261    -0.168    xvga1/chroma[87]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.261     0.138    xvga1/hheight[7]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I0_O)        0.045     0.183 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.183    chroma_histogram/D[7]
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.866    -0.807    chroma_histogram/clk_out2
    SLICE_X2Y114         FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     0.117    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.569    -0.595    db0/clk
    SLICE_X8Y104         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.298    -0.134    xvga1/clean[1]
    SLICE_X9Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.089 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.347     0.258    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.876    -0.796    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y41         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.247     0.007    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.190    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.272ns (35.947%)  route 0.485ns (64.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.568    -0.596    chroma_calc1/clk
    SLICE_X15Y109        FDRE                                         r  chroma_calc1/chroma_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  chroma_calc1/chroma_reg[54]/Q
                         net (fo=1, routed)           0.218    -0.250    xvga1/chroma[30]
    SLICE_X14Y109        LUT6 (Prop_lut6_I0_O)        0.099    -0.151 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.267     0.115    xvga1/hheight[0]_i_4_n_0
    SLICE_X14Y108        LUT5 (Prop_lut5_I4_O)        0.045     0.160 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     0.160    chroma_histogram/D[0]
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y108        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.247    -0.031    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.120     0.089    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.771%)  route 0.496ns (68.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.598    -0.566    chroma_calc1/clk
    SLICE_X1Y106         FDRE                                         r  chroma_calc1/chroma_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  chroma_calc1/chroma_reg[72]/Q
                         net (fo=1, routed)           0.287    -0.138    xvga1/chroma[42]
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.209     0.116    xvga1/hheight[2]_i_3_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I2_O)        0.045     0.161 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.161    chroma_histogram/D[2]
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.867    -0.805    chroma_histogram/clk_out2
    SLICE_X5Y106         FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.247    -0.002    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     0.089    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.254ns (33.016%)  route 0.515ns (66.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.567    -0.597    chroma_calc1/clk
    SLICE_X14Y110        FDRE                                         r  chroma_calc1/chroma_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  chroma_calc1/chroma_reg[171]/Q
                         net (fo=1, routed)           0.248    -0.185    xvga1/chroma[105]
    SLICE_X14Y110        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  xvga1/hheight[5]_i_2/O
                         net (fo=1, routed)           0.267     0.127    xvga1/hheight[5]_i_2_n_0
    SLICE_X14Y109        LUT5 (Prop_lut5_I0_O)        0.045     0.172 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.172    chroma_histogram/D[5]
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.839    -0.834    chroma_histogram/clk_out2
    SLICE_X14Y109        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.247    -0.031    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.121     0.090    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.877ns,  Total Violation      -17.871ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.605ns,  Total Violation       -1.098ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.422ns (65.921%)  route 1.769ns (34.079%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[23])
                                                      2.690     3.777 r  fsample_hanning0/P[23]
                         net (fo=1, routed)           0.474     4.251    fsample_hanning0_n_82
    SLICE_X61Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.348 r  fsample_inferred_i_9/O
                         net (fo=3, routed)           0.475     4.823    your_instance_name/inst/ila_core_inst/probe4[7]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.946    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 3.422ns (66.025%)  route 1.761ns (33.975%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[21])
                                                      2.690     3.777 r  fsample_hanning0/P[21]
                         net (fo=1, routed)           0.448     4.225    fsample_hanning0_n_84
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.322 r  fsample_inferred_i_11/O
                         net (fo=3, routed)           0.492     4.815    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.021     3.969    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.969    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 3.422ns (66.875%)  route 1.695ns (33.125%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[20])
                                                      2.690     3.777 r  fsample_hanning0/P[20]
                         net (fo=1, routed)           0.447     4.224    fsample_hanning0_n_85
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.321 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.428     4.749    your_instance_name/inst/ila_core_inst/probe4[4]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.938    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 3.422ns (66.990%)  route 1.686ns (33.010%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[29])
                                                      2.690     3.777 r  fsample_hanning0/P[29]
                         net (fo=1, routed)           0.442     4.218    fsample_hanning0_n_76
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.315 r  fsample_inferred_i_3/O
                         net (fo=3, routed)           0.425     4.740    your_instance_name/inst/ila_core_inst/probe4[13]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.057     3.933    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          3.933    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 3.422ns (67.194%)  route 1.671ns (32.806%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[22])
                                                      2.690     3.777 r  fsample_hanning0/P[22]
                         net (fo=1, routed)           0.427     4.203    fsample_hanning0_n_83
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.300 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.424     4.725    your_instance_name/inst/ila_core_inst/probe4[6]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.926    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 3.422ns (65.406%)  route 1.810ns (34.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[27])
                                                      2.690     3.777 r  fsample_hanning0/P[27]
                         net (fo=1, routed)           0.442     4.219    fsample_hanning0_n_78
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.316 r  fsample_inferred_i_5/O
                         net (fo=3, routed)           0.548     4.864    your_instance_name/inst/ila_core_inst/probe4[11]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                      0.119     4.109    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 3.422ns (67.972%)  route 1.612ns (32.028%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[30])
                                                      2.690     3.777 r  fsample_hanning0/P[30]
                         net (fo=1, routed)           0.463     4.240    fsample_hanning0_n_75
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.337 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.329     4.666    your_instance_name/inst/ila_core_inst/probe4[14]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.926    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.422ns (67.494%)  route 1.648ns (32.506%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.690     3.777 r  fsample_hanning0/P[25]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_80
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.376     4.702    your_instance_name/inst/ila_core_inst/probe4[9]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.968    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.968    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 3.422ns (67.469%)  route 1.650ns (32.531%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 4.015 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      2.690     3.777 r  fsample_hanning0/P[17]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_88
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_15/O
                         net (fo=3, routed)           0.378     4.704    your_instance_name/inst/ila_core_inst/probe4[1]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.111     4.015    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.235    
                         clock uncertainty           -0.241     3.994    
    SLICE_X58Y129        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.972    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.972    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 3.422ns (68.040%)  route 1.607ns (31.960%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[31])
                                                      2.690     3.777 r  fsample_hanning0/P[31]
                         net (fo=1, routed)           0.351     4.128    fsample_hanning0_n_74
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.225 r  fsample_inferred_i_1/O
                         net (fo=3, routed)           0.436     4.661    your_instance_name/inst/ila_core_inst/probe4[15]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.241     3.990    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.946    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 -0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.605ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.614    -0.550    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.845    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X62Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.055    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.493ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.697    -0.467    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X50Y139        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  your_instance_name/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.846    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.241    -0.048    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.120     0.072    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y128        FDRE                                         r  prev_prev_osample64_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[13]/Q
                         net (fo=4, routed)           0.561     0.087    prev_prev_osample64[13]
    SLICE_X58Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.132 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.000     0.132    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[14]
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.855    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.241    -0.057    
    SLICE_X58Y127        FDRE (Hold_fdre_C_D)         0.120     0.063    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fhead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X51Y124        FDRE                                         r  fhead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fhead_reg[4]/Q
                         net (fo=6, routed)           0.620     0.143    your_instance_name/inst/ila_core_inst/probe3[4]
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.824    -0.848    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.241    -0.050    
    SLICE_X62Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.067    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fhead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X50Y124        FDRE                                         r  fhead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fhead_reg[0]/Q
                         net (fo=7, routed)           0.520     0.066    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.856    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.300    
                         clock uncertainty            0.241    -0.058    
    SLICE_X51Y128        FDRE (Hold_fdre_C_D)         0.046    -0.012    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.323%)  route 0.549ns (74.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[8]/Q
                         net (fo=4, routed)           0.549     0.074    prev_prev_osample64[8]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.119 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.000     0.119    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[9]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.241    -0.059    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.092     0.033    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fhead_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.926%)  route 0.604ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X51Y126        FDRE                                         r  fhead_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fhead_reg[10]/Q
                         net (fo=6, routed)           0.604     0.128    your_instance_name/inst/ila_core_inst/probe3[10]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.241    -0.055    
    SLICE_X58Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.039    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[3]/Q
                         net (fo=4, routed)           0.550     0.076    prev_prev_osample64[3]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.000     0.121    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.241    -0.059    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.091     0.032    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db0/genblk1[8].clean_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.078%)  route 0.556ns (74.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.553    -0.611    db0/clk
    SLICE_X39Y120        FDRE                                         r  db0/genblk1[8].clean_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  db0/genblk1[8].clean_reg[8]/Q
                         net (fo=17, routed)          0.556     0.086    SW_clean[3]
    SLICE_X59Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.131 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.000     0.131    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.815    -0.858    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.241    -0.060    
    SLICE_X59Y125        FDRE (Hold_fdre_C_D)         0.092     0.032    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.760%)  route 0.572ns (73.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X58Y125        FDRE                                         r  prev_prev_osample64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  prev_prev_osample64_reg[1]/Q
                         net (fo=4, routed)           0.572     0.119    prev_prev_osample64[1]
    SLICE_X59Y129        LUT3 (Prop_lut3_I1_O)        0.045     0.164 r  fsample_inferred_i_14/O
                         net (fo=3, routed)           0.000     0.164    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.241    -0.055    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.092     0.037    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.313ns (7.577%)  route 3.818ns (92.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.030 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.818     3.889    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.126     4.030    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.322    
                         clock uncertainty           -0.111     4.211    
    SLICE_X41Y139        FDRE (Setup_fdre_C_D)       -0.185     4.026    your_instance_name/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.026    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.361ns (8.758%)  route 3.761ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.761     3.879    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X61Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X61Y144        FDRE (Setup_fdre_C_D)       -0.172     4.034    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.361ns (8.699%)  route 3.789ns (91.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.789     3.907    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X59Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X59Y142        FDRE (Setup_fdre_C_D)       -0.139     4.067    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.361ns (8.733%)  route 3.773ns (91.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.773     3.891    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y144        FDRE (Setup_fdre_C_D)       -0.115     4.091    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.361ns (8.762%)  route 3.759ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.759     3.877    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y143        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y143        FDRE (Setup_fdre_C_D)       -0.112     4.094    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.361ns (8.833%)  route 3.726ns (91.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.726     3.844    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X64Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X64Y144        FDRE (Setup_fdre_C_D)       -0.144     4.065    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.313ns (7.698%)  route 3.753ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.753     3.824    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y142        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X58Y142        FDRE (Setup_fdre_C_D)       -0.146     4.060    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.313ns (7.682%)  route 3.761ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.375    -0.242    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y161        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y161        FDRE (Prop_fdre_C_Q)         0.313     0.071 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=66, routed)          3.761     3.833    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.121     4.025    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X60Y145        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.292     4.317    
                         clock uncertainty           -0.111     4.206    
    SLICE_X60Y145        FDRE (Setup_fdre_C_D)       -0.135     4.071    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.071    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.968ns (24.267%)  route 3.021ns (75.733%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.058 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.378    -0.239    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y150        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.341     0.102 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=20, routed)          0.865     0.967    your_instance_name/inst/ila_core_inst/u_ila_regs/s_daddr_o[8]
    SLICE_X48Y150        LUT5 (Prop_lut5_I0_O)        0.097     1.064 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.347     1.411    your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X57Y150        LUT6 (Prop_lut6_I1_O)        0.097     1.508 r  your_instance_name/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.681     2.189    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X60Y143        LUT6 (Prop_lut6_I3_O)        0.097     2.286 f  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__50/O
                         net (fo=4, routed)           0.396     2.682    your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X60Y141        LUT4 (Prop_lut4_I1_O)        0.102     2.784 r  your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.305     3.089    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X60Y140        LUT5 (Prop_lut5_I1_O)        0.234     3.323 r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.427     3.750    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.154     4.058    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X1Y28         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292     4.350    
                         clock uncertainty           -0.111     4.239    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238     4.001    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.361ns (8.859%)  route 3.714ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.028 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.374    -0.243    your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y163        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.361     0.118 r  your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=66, routed)          3.714     3.832    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.124     4.028    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X62Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.292     4.320    
                         clock uncertainty           -0.111     4.209    
    SLICE_X62Y144        FDRE (Setup_fdre_C_D)       -0.126     4.083    your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.759%)  route 0.107ns (43.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.558    -0.606    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X40Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.107    -0.358    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_do_o[10]
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.828    -0.845    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X39Y134        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.111    -0.481    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.072    -0.409    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.651    -0.513    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X22Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.286    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.241    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[1]_i_1__20_n_0
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.927    -0.746    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X23Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.111    -0.389    
    SLICE_X23Y151        FDRE (Hold_fdre_C_D)         0.092    -0.297    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.647    -0.517    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X20Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.291    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[11]
    SLICE_X21Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.246    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[10]_i_1__48_n_0
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.922    -0.751    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X21Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.247    -0.504    
                         clock uncertainty            0.111    -0.393    
    SLICE_X21Y162        FDRE (Hold_fdre_C_D)         0.091    -0.302    your_instance_name/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.563    -0.601    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X28Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.376    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X29Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.331    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__7_n_0
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.832    -0.841    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X29Y137        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.111    -0.477    
    SLICE_X29Y137        FDRE (Hold_fdre_C_D)         0.091    -0.386    your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.644    -0.520    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.293    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y153        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41/O
                         net (fo=1, routed)           0.000    -0.248    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[1]_i_1__41_n_0
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.920    -0.753    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X41Y153        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.111    -0.396    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.092    -0.304    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.642    -0.522    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X48Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.295    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X49Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19/O
                         net (fo=1, routed)           0.000    -0.250    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[11]_i_1__19_n_0
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.917    -0.756    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X49Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.509    
                         clock uncertainty            0.111    -0.398    
    SLICE_X49Y156        FDRE (Hold_fdre_C_D)         0.092    -0.306    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.648    -0.516    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X28Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.084    -0.290    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X29Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18/O
                         net (fo=1, routed)           0.000    -0.245    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow[11]_i_1__18_n_0
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.923    -0.750    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/s_dclk_o
    SLICE_X29Y156        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.247    -0.503    
                         clock uncertainty            0.111    -0.392    
    SLICE_X29Y156        FDRE (Hold_fdre_C_D)         0.091    -0.301    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.271ns (50.300%)  route 0.268ns (49.700%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.559    -0.605    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/Q
                         net (fo=1, routed)           0.268    -0.173    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]
    SLICE_X47Y144        LUT5 (Prop_lut5_I3_O)        0.045    -0.128 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2_n_0
    SLICE_X47Y144        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.066 r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.831    -0.842    your_instance_name/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y144        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.111    -0.227    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.105    -0.122    your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.647%)  route 0.095ns (31.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.643    -0.521    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X58Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.261    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[6]
    SLICE_X60Y151        LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23/O
                         net (fo=1, routed)           0.000    -0.216    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[5]_i_1__23_n_0
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.250    -0.505    
                         clock uncertainty            0.111    -0.394    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.121    -0.273    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.929%)  route 0.110ns (37.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.645    -0.519    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X29Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.268    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X31Y162        LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.223    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.918    -0.755    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/s_dclk_o
    SLICE_X31Y162        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.111    -0.373    
    SLICE_X31Y162        FDRE (Hold_fdre_C_D)         0.092    -0.281    your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.875ns,  Total Violation      -17.806ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.603ns,  Total Violation       -1.094ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.422ns (65.921%)  route 1.769ns (34.079%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[23])
                                                      2.690     3.777 r  fsample_hanning0/P[23]
                         net (fo=1, routed)           0.474     4.251    fsample_hanning0_n_82
    SLICE_X61Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.348 r  fsample_inferred_i_9/O
                         net (fo=3, routed)           0.475     4.823    your_instance_name/inst/ila_core_inst/probe4[7]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.948    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 3.422ns (66.025%)  route 1.761ns (33.975%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[21])
                                                      2.690     3.777 r  fsample_hanning0/P[21]
                         net (fo=1, routed)           0.448     4.225    fsample_hanning0_n_84
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.322 r  fsample_inferred_i_11/O
                         net (fo=3, routed)           0.492     4.815    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.021     3.971    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.971    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 3.422ns (66.875%)  route 1.695ns (33.125%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[20])
                                                      2.690     3.777 r  fsample_hanning0/P[20]
                         net (fo=1, routed)           0.447     4.224    fsample_hanning0_n_85
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.321 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.428     4.749    your_instance_name/inst/ila_core_inst/probe4[4]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.940    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 3.422ns (66.990%)  route 1.686ns (33.010%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[29])
                                                      2.690     3.777 r  fsample_hanning0/P[29]
                         net (fo=1, routed)           0.442     4.218    fsample_hanning0_n_76
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.315 r  fsample_inferred_i_3/O
                         net (fo=3, routed)           0.425     4.740    your_instance_name/inst/ila_core_inst/probe4[13]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.057     3.935    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          3.935    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 3.422ns (67.194%)  route 1.671ns (32.806%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[22])
                                                      2.690     3.777 r  fsample_hanning0/P[22]
                         net (fo=1, routed)           0.427     4.203    fsample_hanning0_n_83
    SLICE_X59Y125        LUT3 (Prop_lut3_I0_O)        0.097     4.300 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.424     4.725    your_instance_name/inst/ila_core_inst/probe4[6]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.928    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 3.422ns (65.406%)  route 1.810ns (34.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[27])
                                                      2.690     3.777 r  fsample_hanning0/P[27]
                         net (fo=1, routed)           0.442     4.219    fsample_hanning0_n_78
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.316 r  fsample_inferred_i_5/O
                         net (fo=3, routed)           0.548     4.864    your_instance_name/inst/ila_core_inst/probe4[11]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                      0.119     4.111    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 3.422ns (67.972%)  route 1.612ns (32.028%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[30])
                                                      2.690     3.777 r  fsample_hanning0/P[30]
                         net (fo=1, routed)           0.463     4.240    fsample_hanning0_n_75
    SLICE_X58Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.337 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.329     4.666    your_instance_name/inst/ila_core_inst/probe4[14]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.928    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.422ns (67.494%)  route 1.648ns (32.506%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      2.690     3.777 r  fsample_hanning0/P[25]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_80
    SLICE_X59Y126        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.376     4.702    your_instance_name/inst/ila_core_inst/probe4[9]
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.970    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 3.422ns (67.469%)  route 1.650ns (32.531%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 4.015 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      2.690     3.777 r  fsample_hanning0/P[17]
                         net (fo=1, routed)           0.452     4.229    fsample_hanning0_n_88
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.097     4.326 r  fsample_inferred_i_15/O
                         net (fo=3, routed)           0.378     4.704    your_instance_name/inst/ila_core_inst/probe4[1]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.111     4.015    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.235    
                         clock uncertainty           -0.239     3.996    
    SLICE_X58Y129        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.974    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.974    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 3.422ns (68.040%)  route 1.607ns (31.960%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 4.011 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        1.249    -0.368    hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.635     0.267 r  hanning_values/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.820     1.087    hanning_value[1]
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[31])
                                                      2.690     3.777 r  fsample_hanning0/P[31]
                         net (fo=1, routed)           0.351     4.128    fsample_hanning0_n_74
    SLICE_X59Y127        LUT3 (Prop_lut3_I0_O)        0.097     4.225 r  fsample_inferred_i_1/O
                         net (fo=3, routed)           0.436     4.661    your_instance_name/inst/ila_core_inst/probe4[15]
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.107     4.011    your_instance_name/inst/ila_core_inst/out
    SLICE_X60Y126        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.220     4.231    
                         clock uncertainty           -0.239     3.992    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.948    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 -0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.603ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.614    -0.550    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.845    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y136        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X62Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.053    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.491ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.697    -0.467    your_instance_name/inst/ila_core_inst/probe0[0]
    SLICE_X50Y139        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  your_instance_name/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.827    -0.846    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y139        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.239    -0.050    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.120     0.070    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y128        FDRE                                         r  prev_prev_osample64_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[13]/Q
                         net (fo=4, routed)           0.561     0.087    prev_prev_osample64[13]
    SLICE_X58Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.132 r  fsample_inferred_i_2/O
                         net (fo=3, routed)           0.000     0.132    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[14]
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.855    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y127        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.557    -0.299    
                         clock uncertainty            0.239    -0.059    
    SLICE_X58Y127        FDRE (Hold_fdre_C_D)         0.120     0.061    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fhead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.517%)  route 0.620ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X51Y124        FDRE                                         r  fhead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fhead_reg[4]/Q
                         net (fo=6, routed)           0.620     0.143    your_instance_name/inst/ila_core_inst/probe3[4]
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.824    -0.848    your_instance_name/inst/ila_core_inst/out
    SLICE_X62Y132        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.239    -0.052    
    SLICE_X62Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.065    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fhead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.546    -0.618    clk_104mhz
    SLICE_X50Y124        FDRE                                         r  fhead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fhead_reg[0]/Q
                         net (fo=7, routed)           0.520     0.066    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.817    -0.856    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y128        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.300    
                         clock uncertainty            0.239    -0.060    
    SLICE_X51Y128        FDRE (Hold_fdre_C_D)         0.046    -0.014    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.323%)  route 0.549ns (74.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[8]/Q
                         net (fo=4, routed)           0.549     0.074    prev_prev_osample64[8]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.119 r  fsample_inferred_i_7/O
                         net (fo=3, routed)           0.000     0.119    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[9]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.239    -0.061    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.092     0.031    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fhead_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.926%)  route 0.604ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X51Y126        FDRE                                         r  fhead_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fhead_reg[10]/Q
                         net (fo=6, routed)           0.604     0.128    your_instance_name/inst/ila_core_inst/probe3[10]
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/out
    SLICE_X58Y129        SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.239    -0.057    
    SLICE_X58Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.037    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.549    -0.615    clk_104mhz
    SLICE_X57Y127        FDRE                                         r  prev_prev_osample64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  prev_prev_osample64_reg[3]/Q
                         net (fo=4, routed)           0.550     0.076    prev_prev_osample64[3]
    SLICE_X59Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  fsample_inferred_i_12/O
                         net (fo=3, routed)           0.000     0.121    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.816    -0.857    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y126        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.239    -0.061    
    SLICE_X59Y126        FDRE (Hold_fdre_C_D)         0.091     0.030    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 db0/genblk1[8].clean_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.078%)  route 0.556ns (74.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.553    -0.611    db0/clk
    SLICE_X39Y120        FDRE                                         r  db0/genblk1[8].clean_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  db0/genblk1[8].clean_reg[8]/Q
                         net (fo=17, routed)          0.556     0.086    SW_clean[3]
    SLICE_X59Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.131 r  fsample_inferred_i_10/O
                         net (fo=3, routed)           0.000     0.131    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.815    -0.858    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y125        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.239    -0.062    
    SLICE_X59Y125        FDRE (Hold_fdre_C_D)         0.092     0.030    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 prev_prev_osample64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.760%)  route 0.572ns (73.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=8552, routed)        0.547    -0.617    clk_104mhz
    SLICE_X58Y125        FDRE                                         r  prev_prev_osample64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  prev_prev_osample64_reg[1]/Q
                         net (fo=4, routed)           0.572     0.119    prev_prev_osample64[1]
    SLICE_X59Y129        LUT3 (Prop_lut3_I1_O)        0.045     0.164 r  fsample_inferred_i_14/O
                         net (fo=3, routed)           0.000     0.164    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.820    -0.853    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y129        FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.239    -0.057    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.092     0.035    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.257     4.092    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.227     4.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.341ns (21.269%)  route 1.262ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.262     1.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X44Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.341ns (21.405%)  route 1.252ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.252     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X49Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.257     4.092    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.227     4.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.341ns (21.269%)  route 1.262ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.262     1.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X44Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.341ns (21.405%)  route 1.252ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.252     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X49Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.498    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.257     4.092    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.111     4.349    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.227     4.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.341ns (21.269%)  route 1.262ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.262     1.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X44Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.111     4.409    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.341ns (21.405%)  route 1.252ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.252     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.111     4.405    
    SLICE_X49Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X53Y165        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.498    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.109     4.412    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.341ns (19.761%)  route 1.385ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.385     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.264     4.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.109     4.412    
    SLICE_X45Y166        FDCE (Recov_fdce_C_CLR)     -0.293     4.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.109     4.352    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.257     4.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.095    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.438ns (25.753%)  route 1.263ns (74.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 4.161 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.663     0.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X47Y165        LUT2 (Prop_lut2_I1_O)        0.097     0.855 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.600     1.455    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.257     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.300     4.460    
                         clock uncertainty           -0.109     4.352    
    SLICE_X56Y166        FDPE (Recov_fdpe_C_PRE)     -0.227     4.125    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.341ns (21.269%)  route 1.262ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.262     1.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.109     4.411    
    SLICE_X44Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.109     4.407    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.341ns (21.361%)  route 1.255ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.255     1.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.109     4.407    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.109     4.411    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.341ns (21.312%)  route 1.259ns (78.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 4.167 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.259     1.354    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X45Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.263     4.167    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.353     4.520    
                         clock uncertainty           -0.109     4.411    
    SLICE_X45Y167        FDCE (Recov_fdce_C_CLR)     -0.293     4.118    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.341ns (21.405%)  route 1.252ns (78.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 4.163 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.371    -0.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_fdre_C_Q)         0.341     0.095 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.252     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        1.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.353     4.516    
                         clock uncertainty           -0.109     4.407    
    SLICE_X49Y168        FDCE (Recov_fdce_C_CLR)     -0.293     4.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  2.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.976%)  route 0.125ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125    -0.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X53Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X53Y165        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.635    -0.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=4799, routed)        0.908    -0.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X54Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.781ns (19.184%)  route 3.290ns (80.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.810     7.166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X52Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.256    32.992    
                         clock uncertainty           -0.035    32.957    
    SLICE_X52Y164        FDCE (Recov_fdce_C_CLR)     -0.293    32.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.664    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 25.498    

Slack (MET) :             25.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.781ns (19.554%)  route 3.213ns (80.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 32.740 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733     7.089    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y163        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.261    32.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y163        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.256    32.996    
                         clock uncertainty           -0.035    32.961    
    SLICE_X56Y163        FDPE (Recov_fdpe_C_PRE)     -0.257    32.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.704    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 25.615    

Slack (MET) :             25.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.781ns (19.653%)  route 3.193ns (80.347%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 32.739 - 30.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.645     1.645    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.721 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.373     3.095    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDCE (Prop_fdce_C_Q)         0.393     3.488 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.619     4.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.097     4.203 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.097     4.300    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X37Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.753     5.150    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X41Y170        LUT5 (Prop_lut5_I4_O)        0.097     5.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.012     6.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X47Y165        LUT2 (Prop_lut2_I0_O)        0.097     6.355 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.713     7.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X56Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.406    31.406    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.478 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.260    32.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.256    32.995    
                         clock uncertainty           -0.035    32.960    
    SLICE_X56Y164        FDCE (Recov_fdce_C_CLR)     -0.257    32.703    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         32.703    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                 25.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.665%)  route 0.371ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X58Y161        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDPE (Prop_fdpe_C_Q)         0.164     1.686 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.371     2.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.911     1.936    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X50Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.154     1.781    
    SLICE_X50Y165        FDPE (Remov_fdpe_C_PRE)     -0.071     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.201%)  route 0.164ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X46Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X46Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.404     1.534    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.201%)  route 0.164ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X46Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X46Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.404     1.534    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.201%)  route 0.164ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X46Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X46Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.404     1.534    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.201%)  route 0.164ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X46Y165        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X46Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.404     1.534    
    SLICE_X46Y165        FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.881%)  route 0.114ns (47.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.639     1.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y163        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y163        FDPE (Prop_fdpe_C_Q)         0.128     1.647 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.114     1.761    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.912     1.937    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.403     1.534    
    SLICE_X51Y164        FDPE (Remov_fdpe_C_PRE)     -0.149     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y164        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.188     1.848    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X45Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.941    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X45Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.383     1.558    
    SLICE_X45Y164        FDCE (Remov_fdce_C_CLR)     -0.092     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.485%)  route 0.189ns (53.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X58Y161        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDPE (Prop_fdpe_C_Q)         0.164     1.686 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y162        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X56Y162        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.383     1.555    
    SLICE_X56Y162        FDCE (Remov_fdce_C_CLR)     -0.067     1.488    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.485%)  route 0.189ns (53.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X58Y161        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDPE (Prop_fdpe_C_Q)         0.164     1.686 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y162        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X56Y162        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.383     1.555    
    SLICE_X56Y162        FDCE (Remov_fdce_C_CLR)     -0.067     1.488    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.485%)  route 0.189ns (53.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.853     0.853    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.879 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.642     1.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X58Y161        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDPE (Prop_fdpe_C_Q)         0.164     1.686 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X56Y162        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.024 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.938    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X56Y162        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.383     1.555    
    SLICE_X56Y162        FDCE (Remov_fdce_C_CLR)     -0.067     1.488    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.387    





