timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__pnp_05v5 a1=area
parameters sky130_fd_pr__nfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__nfet_g5v0d16v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__pfet_g5v0d16v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_05v0_nvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_20v0_nvt l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__res_xhigh_po_5p73 l=l+32
parameters sky130_fd_pr__res_xhigh_po_2p85 l=l+32
parameters sky130_fd_pr__res_xhigh_po_1p41 l=l+32
parameters sky130_fd_pr__res_xhigh_po_0p69 l=l+32
parameters sky130_fd_pr__res_xhigh_po_0p35 l=l+32
parameters sky130_fd_pr__res_xhigh_po l=l+32 w=w
parameters sky130_fd_pr__cap_mim_m3_1 w=w l=l
port "ua[0]" 3 27234 0 27414 200 m4
port "ua[1]" 4 23370 0 23550 200 m4
port "ua[2]" 5 19506 0 19686 200 m4
port "ua[4]" 7 11778 0 11958 200 m4
port "ua[3]" 6 15642 0 15822 200 m4
port "ua[5]" 8 7914 0 8094 200 m4
port "VAPWR" 53 28400 1000 28800 44152 m4
port "VGND" 52 800 1000 1200 44152 m4
node "ua[0]" 26238 3379.29 27234 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 394400 14064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232288 13936 330560 14016 578822 9802 33000 730 996794 11436 0 0 0 0
equiv "ua[0]" "VCR_0.LED"
node "a_21737_3791#" 9648 4138.55 21737 3791 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 232000 8232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136544 8168 192880 8208 172296 4930 0 0 0 0 0 0 0 0
node "a_21737_5649#" 9646 4401.37 21737 5649 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 232000 8232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136544 8168 192880 8208 157440 3472 0 0 0 0 0 0 0 0
node "ua[1]" 3084 19353.3 23370 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7833600 15904 0 0 244800 14672 7068305 17480 183805 6678 1139022 15704 151878 2048 0 0 0 0
equiv "ua[1]" "VCR_0.vsen"
node "a_21737_7899#" 14053 12886.5 21737 7899 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 116000 4116 46400 1716 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7146000 43844 0 0 340544 21528 3929530 26014 242784 7416 228316 5622 0 0 0 0 0 0
node "a_19602_3039#" 79086 0 19602 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 193760 5676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19306_3039#" 79086 0 19306 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 193760 5676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19306_5807#" 401 1258.29 19306 5807 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 160577 1608 0 0 0 0 0 0 0 0 0 0
node "a_19010_2607#" 401 1201.94 19010 2607 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 155946 1586 0 0 0 0 0 0 0 0 0 0
node "a_19010_3039#" 79086 0 19010 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 193760 5676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18714_3039#" 79086 0 18714 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 193760 5676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18714_5807#" 401 1212.24 18714 5807 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 151736 1566 0 0 0 0 0 0 0 0 0 0
node "ua[2]" 6386 20135.8 19506 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2352000 27520 0 0 203552 11852 1525985 30734 483798 10280 187361 4760 163557 2172 0 0 0 0
equiv "ua[2]" "Timming_0.Vled"
equiv "ua[2]" "VCR_0.Vled"
node "a_17267_4669#" 1256 470.731 17267 4669 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14144 968 20752 1008 56304 1708 0 0 0 0 0 0 0 0
node "a_16681_2611#" 1256 700.424 16681 2611 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14144 968 20752 1008 56016 1700 0 0 0 0 0 0 0 0
node "ua[4]" 5661 19147.3 11778 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2256000 14256 0 0 408000 24408 1479112 17460 468216 17940 16400 564 122378 1722 0 0 0 0
equiv "ua[4]" "Timming_0.vb2"
node "a_17853_5073#" 667 2701.89 17853 5073 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67552 2492 49688 1550 46972 1586 53550 1594 306705 8680 0 0 0 0
node "a_17267_7131#" 1256 583.575 17267 7131 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14144 968 20752 1008 55728 1692 0 0 0 0 0 0 0 0
node "a_16681_5073#" 1256 415.011 16681 5073 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14144 968 20752 1008 56304 1708 0 0 0 0 0 0 0 0
node "ua[3]" 5654 18744.8 15642 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2256000 14256 0 0 408000 24408 2905809 8178 439552 16872 15000 550 82224 1276 0 0 0 0
equiv "ua[3]" "Timming_0.vb3"
node "a_16169_3039#" 87657 0 16169 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16169_6107#" 667 1644.17 16169 6107 xpc 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67552 2492 49306 1550 181822 5214 0 0 0 0 0 0 0 0
node "a_15873_2607#" 401 1248.18 15873 2607 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_15873_3039#" 87657 0 15873 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15577_3039#" 87657 0 15577 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15577_6107#" 401 1070.44 15577 6107 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_15281_2607#" 401 1232.43 15281 2607 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_15281_3039#" 87657 0 15281 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14985_3039#" 87657 0 14985 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14985_6107#" 401 1071.5 14985 6107 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_14689_2607#" 401 1232.43 14689 2607 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_14689_3039#" 87657 0 14689 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14393_3039#" 87657 0 14393 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14393_6107#" 401 1071.99 14393 6107 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_14097_2607#" 401 1313.15 14097 2607 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148702 1556 0 0 0 0 0 0 0 0 0 0
node "a_14097_3039#" 87657 0 14097 3039 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16597_7688#" 87874 15392.8 16597 7688 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 1403600 49908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4787200 100144 0 0 975936 61284 1598528 63832 702944 15734 0 0 0 0 0 0 0 0
node "a_16169_7197#" 87657 0 16169 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15873_7197#" 87657 0 15873 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15873_10265#" 401 1242.45 15873 10265 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_15577_6765#" 401 1072.14 15577 6765 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_15577_7197#" 87657 0 15577 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15281_7197#" 87657 0 15281 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15281_10265#" 401 1175.04 15281 10265 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_14985_6765#" 401 1071.56 14985 6765 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_14985_7197#" 87657 0 14985 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14689_7197#" 87657 0 14689 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14689_10265#" 401 1175.04 14689 10265 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_14393_6765#" 401 1072.06 14393 6765 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148812 1556 0 0 0 0 0 0 0 0 0 0
node "a_14393_7197#" 87657 0 14393 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14097_6107#" 403 1254.81 14097 6107 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 59980 2300 0 0 0 0 0 0 0 0 0 0
node "a_14097_7197#" 87657 0 14097 7197 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214760 6276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14097_10265#" 401 1255.36 14097 10265 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 148482 1556 0 0 0 0 0 0 0 0 0 0
node "a_12495_10665#" 737 16.3946 12495 10665 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7072 484 9200 492 0 0 0 0 0 0 0 0 0 0
node "a_12179_10665#" 737 15.1322 12179 10665 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7072 484 9200 492 0 0 0 0 0 0 0 0 0 0
node "ua[5]" 742 7348.95 7914 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77000 1940 0 0 13600 1072 78948 3586 5168 288 1569396 26032 141814 1936 0 0 0 0
equiv "ua[5]" "latch_sch_0.S"
node "Timming_0.Vd" 57275 12876.8 11463 9362 p 0 0 0 0 0 0 0 0 0 0 0 0 1299200 46308 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77000 1940 0 0 846288 49456 1293210 52706 2724752 47666 0 0 0 0 0 0 0 0
equiv "Timming_0.Vd" "latch_sch_0.Q"
node "latch_sch_0.R" 5385 4163.77 9039 10092 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 58000 2232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77000 1940 0 0 55216 3724 174088 7288 41008 1792 119272 3440 523091 13838 0 0 0 0
equiv "latch_sch_0.R" "COMP_2_0.out"
node "a_9039_8199#" 6988 2698.8 9039 8199 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 58000 2232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1332480 9392 0 0 172176 10876 905952 17402 35840 1504 313296 9106 0 0 0 0 0 0
node "a_5453_6767#" 12326 25637.5 5453 6767 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 46400 2064 58000 2232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1970240 14240 0 0 419152 25744 668538 30188 67712 2952 452880 10726 787562 24106 0 0 0 0
node "VCR_0.VT" 18881 20131 6231 8935 p 0 0 0 0 0 0 0 0 0 0 0 0 406000 14696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 666240 4696 0 0 304912 18616 713612 21556 753072 17856 40998 1148 3828760 57842 0 0 0 0
equiv "VCR_0.VT" "COMP_2_0.vin_p"
node "a_5453_6051#" 12326 26613.1 5453 6051 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 46400 2064 58000 2232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1970240 14240 0 0 419152 25744 668684 30188 67648 2950 909410 26920 353296 8608 0 0 0 0
node "a_6061_11160#" 10577 912.065 6061 11160 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 139200 5380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 82960 5220 261282 7148 50808 1608 257228 5084 0 0 0 0 0 0
node "a_9577_9007#" 11772 683.917 9577 9007 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150800 5896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90032 5704 154752 6064 277124 10530 0 0 0 0 0 0 0 0
node "a_20802_14722#" 4098 142635 20802 14722 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1176000 8588 0 0 275672 16420 872463 11728 65520 2520 118286 3202 59531138 50808 0 0 0 0
node "a_10404_14647#" 39083 3935.02 10404 14647 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 556800 20360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 329120 20040 1305274 14276 1322564 37554 0 0 0 0 0 0 0 0
node "a_6404_16954#" 43163 39496.3 6404 16954 p 0 0 0 0 0 0 0 0 0 0 0 0 116000 4232 232000 8232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42232000 77116 0 0 2109088 125288 19878885 96080 1042940 23702 325296 9720 1418868 29260 0 0 0 0
node "a_11329_22619#" 32454 65248.9 11329 22619 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 69600 2632 237800 8548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15616000 39808 0 0 1269560 75564 5029504 78986 1343672 32664 106020 3006 1632684 33452 0 0 0 0
node "a_10040_19998#" 851 611.968 10040 19998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "a_9554_24056#" 851 619.945 9554 24056 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "a_9068_19998#" 851 602.126 9068 19998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "a_8582_24056#" 851 612.795 8582 24056 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "a_8096_19998#" 851 613.438 8096 19998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "COMP_2_0.vb" 33105 88257.5 6119 11063 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 34800 1432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10104000 69052 0 0 2200616 130740 8322549 81680 1135915 39700 20280 818 841406 17030 0 0 0 0
equiv "COMP_2_0.vb" "BIAS_1_0.vb"
node "a_7124_24056#" 1421 1096.89 7124 24056 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 17400 948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11016 852 16816 956 64792 2216 0 0 0 0 0 0 0 0
node "a_6638_19998#" 851 586.171 6638 19998 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7344 568 11120 632 34060 1224 0 0 0 0 0 0 0 0
node "a_6064_20056#" 13978 35990.4 6064 20056 p 0 0 0 0 0 0 0 0 0 0 0 0 5800 316 34800 1316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3312000 25656 0 0 840344 49976 2901230 30766 302912 10764 28310 1002 266290 5596 0 0 0 0
node "COMP_2_0.vin_n" 1985 7224.7 6152 24056 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 11600 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 666240 4696 0 0 72624 4680 372528 7368 325739 7410 70183 2188 1982120 31158 0 0 0 0
equiv "COMP_2_0.vin_n" "BIAS_1_0.vth"
node "a_10976_24787#" 53371 0 10976 24787 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8018_24787#" 53371 0 8018 24787 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11336_20947#" 5110 9368.05 11336 20947 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 116000 4232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129024 6176 124090 5234 936520 20300 0 0 0 0 0 0 0 0
node "a_10976_25083#" 53371 0 10976 25083 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_25083#" 403 1403.76 9886 25083 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_25083#" 53371 0 8018 25083 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10976_25379#" 53371 0 10976 25379 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_25379#" 403 1281.17 9886 25379 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_25379#" 53371 0 8018 25379 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7586_25083#" 403 1420.09 7586 25083 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "BIAS_1_0.XQ4.Emitter" 2961 5721.74 15295 25934 pdif 0 0 0 0 0 0 0 0 0 0 462400 2720 69600 2632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 522980 5344 437700 5128 655434 13678 307532 7996 0 0 0 0 0 0
node "a_12844_25379#" 403 1376.14 12844 25379 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_10976_25675#" 53371 0 10976 25675 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_25675#" 403 1312.11 9886 25675 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_25675#" 53371 0 8018 25675 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10976_25971#" 53371 0 10976 25971 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_25971#" 403 1235.56 9886 25971 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_25971#" 53371 0 8018 25971 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7586_25675#" 403 1367.94 7586 25675 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_12844_25971#" 403 1328.1 12844 25971 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_10976_26267#" 53371 0 10976 26267 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_26267#" 403 1254.09 9886 26267 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_26267#" 53371 0 8018 26267 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10976_26563#" 53371 0 10976 26563 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_26563#" 403 1278.76 9886 26563 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_26563#" 53371 0 8018 26563 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7586_26267#" 403 1360.88 7586 26267 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_12844_26563#" 403 1360.88 12844 26563 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_10976_26859#" 53371 0 10976 26859 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_26859#" 403 1279.02 9886 26859 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_26859#" 53371 0 8018 26859 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10976_27155#" 53371 0 10976 27155 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_27155#" 403 1280.83 9886 27155 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_27155#" 53371 0 8018 27155 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7586_26859#" 403 1373.76 7586 26859 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_12844_27155#" 403 1362.28 12844 27155 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_10976_27451#" 53371 0 10976 27451 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_27451#" 403 1279.83 9886 27451 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_27451#" 53371 0 8018 27451 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "BIAS_1_0.XQ12.Emitter" 6364 15411.8 12844 27747 xpc 0 0 0 0 0 0 0 0 0 0 3699200 21760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3913568 24216 4732728 27518 120520 3398 0 0 0 0 0 0 0 0
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ5.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ6.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ7.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ8.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ9.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ10.Emitter"
equiv "BIAS_1_0.XQ12.Emitter" "BIAS_1_0.XQ11.Emitter"
node "a_10976_27747#" 53371 0 10976 27747 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9886_27747#" 403 1452.29 9886 27747 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_8018_27747#" 53371 0 8018 27747 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7586_27451#" 403 1451.59 7586 27451 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 62272 2212 0 0 0 0 0 0 0 0 0 0
node "a_10976_28043#" 53371 0 10976 28043 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8018_28043#" 53371 0 8018 28043 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130760 3876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "delay_1_0.vd_n" 4488 344892 8119 12026 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1576000 9576 0 0 279072 16756 1196653 12290 4409686 65502 47523 1188 142982164 103812 0 0 0 0
equiv "delay_1_0.vd_n" "BIAS_1_0.vd_n"
equiv "delay_1_0.vd_n" "COMP_2_0.vd_n"
node "a_8279_30718#" 1976 351.635 8279 30718 mvpdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14144 968 33052 1296 0 0 0 0 0 0 0 0 0 0
node "a_5450_30348#" 931 1300.48 5450 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67552 2492 41584 1530 71068 2602 0 0 0 0 0 0 0 0
node "a_5450_30780#" 141943 0 5450 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5154_30780#" 141943 0 5154 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4858_30348#" 403 1183.78 4858 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_4858_30780#" 141943 0 4858 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4562_30780#" 141943 0 4562 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4266_30348#" 403 1181.64 4266 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_4266_30780#" 141943 0 4266 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3970_30780#" 141943 0 3970 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3674_30348#" 403 1182.77 3674 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_3674_30780#" 141943 0 3674 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3378_30780#" 141943 0 3378 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3082_30348#" 403 1183.19 3082 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_3082_30780#" 141943 0 3082 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "latch_sch_0.Qn" 2908 15826.1 2786 30348 xpc 0 0 0 0 0 0 0 0 0 0 0 0 23200 1032 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77000 1940 0 0 95296 4532 155056 6372 191485 7140 2906380 58682 0 0 0 0 0 0
equiv "latch_sch_0.Qn" "delay_1_0.vd"
node "a_2786_30780#" 141943 0 2786 30780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5450_35748#" 403 1364.39 5450 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_5450_36838#" 141943 0 5450 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5154_35748#" 403 1017.86 5154 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_5154_36838#" 141943 0 5154 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5154_41806#" 403 1301.44 5154 41806 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_4858_35748#" 403 1017.81 4858 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_4858_36838#" 141943 0 4858 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4562_35748#" 403 1017.8 4562 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_4562_36838#" 141943 0 4562 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4562_41806#" 403 1161.07 4562 41806 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_4266_35748#" 403 1017.8 4266 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_4266_36838#" 141943 0 4266 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3970_35748#" 403 1017.8 3970 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_3970_36838#" 141943 0 3970 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3970_41806#" 403 1161.05 3970 41806 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_3674_35748#" 403 1017.8 3674 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_3674_36838#" 141943 0 3674 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3378_35748#" 403 1017.81 3378 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_3378_36838#" 141943 0 3378 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3378_41806#" 403 1161.07 3378 41806 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "a_3082_35748#" 403 1017.85 3082 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_3082_36838#" 141943 0 3082 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2786_35748#" 403 1343.85 2786 35748 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 54000 2260 0 0 0 0 0 0 0 0 0 0
node "a_2786_36838#" 141943 0 2786 36838 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 347760 10076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2786_41806#" 403 1293.23 2786 41806 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120960 4016 58090 2246 0 0 0 0 0 0 0 0 0 0
node "VAPWR" 371289 389946 28400 1000 m4 0 0 0 0 89371901 107726 0 0 0 0 0 0 8776528 304396 574200 20844 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41383278 276496 34109427 223632 23710597 173408 813924 8342 30260265 141482 0 0 0 0
equiv "VAPWR" "BIAS_1_0.vcc"
equiv "VAPWR" "COMP_2_0.vcc"
equiv "VAPWR" "delay_1_0.vcc"
equiv "VAPWR" "latch_sch_0.VDD"
equiv "VAPWR" "VCR_0.vcc"
substrate "VGND" 0 0 800 1000 m4 0 0 0 0 0 0 0 0 2306880 64080 15579656 743956 516200 20236 12840272 441260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2752000 18164 0 0 92003864 1092676 54784149 576484 37032397 344110 225860284 178136 30968705 214294 0 0 0 0
equiv "VGND" "BIAS_1_0.XQ4.Base"
equiv "VGND" "BIAS_1_0.XQ4.Collector"
equiv "VGND" "BIAS_1_0.XQ5.Base"
equiv "VGND" "BIAS_1_0.XQ5.Collector"
equiv "VGND" "BIAS_1_0.XQ6.Base"
equiv "VGND" "BIAS_1_0.XQ6.Collector"
equiv "VGND" "BIAS_1_0.XQ7.Base"
equiv "VGND" "BIAS_1_0.XQ7.Collector"
equiv "VGND" "BIAS_1_0.XQ8.Base"
equiv "VGND" "BIAS_1_0.XQ8.Collector"
equiv "VGND" "BIAS_1_0.XQ9.Base"
equiv "VGND" "BIAS_1_0.XQ9.Collector"
equiv "VGND" "BIAS_1_0.XQ10.Base"
equiv "VGND" "BIAS_1_0.XQ10.Collector"
equiv "VGND" "BIAS_1_0.XQ11.Base"
equiv "VGND" "BIAS_1_0.XQ11.Collector"
equiv "VGND" "BIAS_1_0.XQ12.Base"
equiv "VGND" "BIAS_1_0.XQ12.Collector"
equiv "VGND" "BIAS_1_0.vss"
equiv "VGND" "COMP_2_0.vss"
equiv "VGND" "delay_1_0.vss"
equiv "VGND" "latch_sch_0.VSS"
equiv "VGND" "Timming_0.vss"
equiv "VGND" "VCR_0.vss"
cap "a_16681_2611#" "a_15281_2607#" 0.0783753
cap "VAPWR" "a_6404_16954#" 58380.8
cap "a_5450_30348#" "a_4858_30348#" 66.6757
cap "ua[4]" "a_15281_2607#" 1.00328
cap "a_9577_9007#" "Timming_0.Vd" 0.0410623
cap "ua[2]" "a_17853_5073#" 67.5083
cap "a_14985_6765#" "a_14985_6107#" 54.9334
cap "ua[1]" "a_16597_7688#" 0.545401
cap "a_12844_26563#" "BIAS_1_0.XQ12.Emitter" 1.62287
cap "a_7124_24056#" "COMP_2_0.vin_n" 6.80461
cap "latch_sch_0.R" "COMP_2_0.vb" 32.1698
cap "a_9068_19998#" "a_11329_22619#" 0.292603
cap "ua[5]" "a_5453_6051#" 0.831968
cap "a_9886_27747#" "delay_1_0.vd_n" 0.835039
cap "ua[2]" "a_19010_2607#" 105.646
cap "ua[3]" "a_16681_5073#" 378.323
cap "COMP_2_0.vin_n" "VAPWR" 3093.41
cap "BIAS_1_0.XQ4.Emitter" "a_11329_22619#" 2970.91
cap "ua[3]" "a_16169_6107#" 102.37
cap "delay_1_0.vd_n" "VAPWR" 15649.6
cap "a_9068_19998#" "VAPWR" 5.47577
cap "a_7586_25675#" "a_7586_26267#" 64.7056
cap "a_3378_35748#" "a_3674_35748#" 164.85
cap "delay_1_0.vd_n" "a_6404_16954#" 3.88618
cap "a_9068_19998#" "a_6404_16954#" 19.2581
cap "a_4266_30348#" "a_4858_30348#" 64.7056
cap "BIAS_1_0.XQ4.Emitter" "a_6404_16954#" 351.903
cap "a_10404_14647#" "a_10040_19998#" 2.72709
cap "a_17267_4669#" "a_16681_5073#" 49.5131
cap "ua[2]" "a_21737_7899#" 16.5163
cap "a_9886_25675#" "a_9886_25379#" 164.85
cap "ua[5]" "latch_sch_0.Qn" 598.765
cap "a_9554_24056#" "a_8582_24056#" 7.23244
cap "a_17267_4669#" "a_16169_6107#" 13.6886
cap "ua[5]" "VCR_0.VT" 1040.93
cap "a_5450_30348#" "a_3674_30348#" 0.0211199
cap "ua[3]" "VCR_0.VT" 58.5999
cap "delay_1_0.vd_n" "COMP_2_0.vin_n" 584.838
cap "a_9886_26859#" "a_9886_27155#" 164.85
cap "ua[5]" "a_9039_8199#" 1.37089
cap "a_5453_6051#" "COMP_2_0.vb" 89.8944
cap "a_15577_6107#" "a_15577_6765#" 54.9334
cap "a_6061_11160#" "a_5453_6051#" 266.922
cap "a_5453_6767#" "COMP_2_0.vb" 8.76204
cap "a_6061_11160#" "a_5453_6767#" 188.725
cap "ua[4]" "a_16681_2611#" 258.34
cap "a_7586_25083#" "COMP_2_0.vb" 0.119372
cap "a_17267_7131#" "a_15577_6765#" 0.00487028
cap "ua[2]" "ua[1]" 256.555
cap "a_5450_30348#" "VAPWR" 425.585
cap "ua[3]" "a_14985_6107#" 0.724677
cap "a_15873_2607#" "a_15281_2607#" 66.1819
cap "a_21737_7899#" "a_21737_5649#" 0.161587
cap "latch_sch_0.Qn" "COMP_2_0.vb" 138.398
cap "a_4266_30348#" "a_3674_30348#" 64.7056
cap "a_3082_30348#" "a_3674_30348#" 64.7056
cap "VCR_0.VT" "COMP_2_0.vb" 14.5878
cap "a_6061_11160#" "VCR_0.VT" 617.803
cap "a_9039_8199#" "COMP_2_0.vb" 104.341
cap "a_6061_11160#" "a_9039_8199#" 0.0460729
cap "a_11336_20947#" "a_12844_25379#" 72.4489
cap "ua[2]" "VCR_0.VT" 6890.88
cap "a_9886_25379#" "COMP_2_0.vb" 0.100665
cap "a_12179_10665#" "VAPWR" 76.7918
cap "latch_sch_0.R" "VAPWR" 2143.54
cap "a_5450_30348#" "delay_1_0.vd_n" 7.30223
cap "ua[1]" "a_21737_5649#" 1909.49
cap "BIAS_1_0.XQ12.Emitter" "a_11329_22619#" 5.01029
cap "a_4266_30348#" "VAPWR" 0.00387388
cap "a_9577_9007#" "COMP_2_0.vb" 320.464
cap "a_3082_35748#" "a_3378_35748#" 164.85
cap "a_20802_14722#" "a_11329_22619#" 119.665
cap "a_14689_2607#" "a_15281_2607#" 66.2264
cap "Timming_0.Vd" "a_14393_6765#" 0.743496
cap "a_21737_7899#" "VAPWR" 11446.1
cap "a_20802_14722#" "VAPWR" 10388
cap "Timming_0.Vd" "a_14985_6765#" 2.94686
cap "a_14985_6765#" "a_14393_6765#" 66.2267
cap "a_9886_26267#" "a_9886_25971#" 164.85
cap "a_20802_14722#" "a_6404_16954#" 302.167
cap "Timming_0.Vd" "a_12495_10665#" 38.0465
cap "COMP_2_0.vb" "a_10040_19998#" 135.129
cap "a_15281_10265#" "a_14689_10265#" 66.2399
cap "VAPWR" "a_5453_6051#" 1821.5
cap "a_3082_35748#" "a_2786_35748#" 164.85
cap "VAPWR" "a_5453_6767#" 2486.11
cap "latch_sch_0.Qn" "a_3674_30348#" 3.95051
cap "a_15873_2607#" "a_16681_2611#" 5.27162
cap "delay_1_0.vd_n" "BIAS_1_0.XQ12.Emitter" 4.7105
cap "ua[1]" "VAPWR" 57.6695
cap "ua[4]" "a_15873_2607#" 43.619
cap "BIAS_1_0.XQ4.Emitter" "BIAS_1_0.XQ12.Emitter" 343.99
cap "a_6064_20056#" "a_6638_19998#" 142.964
cap "a_15577_6107#" "a_16169_6107#" 74.012
cap "a_9886_26563#" "a_9886_26859#" 164.85
cap "COMP_2_0.vin_n" "a_5453_6051#" 618.558
cap "latch_sch_0.Qn" "a_6404_16954#" 0.465151
cap "ua[4]" "ua[5]" 32.6365
cap "COMP_2_0.vin_n" "a_5453_6767#" 250
cap "latch_sch_0.Qn" "VAPWR" 2120.45
cap "delay_1_0.vd_n" "a_5453_6051#" 4.04396
cap "a_14097_6107#" "a_14393_6765#" 65.73
cap "a_3674_35748#" "a_3970_35748#" 164.85
cap "ua[4]" "ua[3]" 1125.19
cap "Timming_0.Vd" "a_16597_7688#" 26870.6
cap "VAPWR" "VCR_0.VT" 3235.44
cap "a_11336_20947#" "a_12844_26563#" 0.273517
cap "a_12844_26563#" "a_12844_27155#" 64.7056
cap "VAPWR" "a_9039_8199#" 8785.81
cap "a_18714_5807#" "a_16597_7688#" 0.228897
cap "a_5450_30348#" "a_4266_30348#" 0.094985
cap "delay_1_0.vd_n" "a_7586_27451#" 0.486522
cap "a_17853_5073#" "a_19010_2607#" 128.997
cap "a_19306_5807#" "a_17853_5073#" 14.0076
cap "ua[4]" "a_14689_2607#" 0.0788616
cap "ua[5]" "Timming_0.Vd" 417.086
cap "a_11336_20947#" "COMP_2_0.vb" 328.324
cap "COMP_2_0.vin_n" "latch_sch_0.Qn" 166.499
cap "ua[4]" "a_17267_4669#" 259.121
cap "a_4562_35748#" "a_4858_35748#" 164.85
cap "ua[3]" "Timming_0.Vd" 58.5725
cap "a_9577_9007#" "VAPWR" 3232.34
cap "COMP_2_0.vin_n" "VCR_0.VT" 1905.39
cap "delay_1_0.vd_n" "latch_sch_0.Qn" 260.979
cap "a_18714_5807#" "ua[3]" 32.3773
cap "ua[3]" "a_14985_6765#" 0.613963
cap "COMP_2_0.vin_n" "a_9039_8199#" 2.04954
cap "ua[2]" "a_16681_2611#" 16.5005
cap "ua[2]" "a_21737_3791#" 1.39554
cap "a_9886_25083#" "COMP_2_0.vb" 0.163699
cap "delay_1_0.vd_n" "a_9039_8199#" 5.81034
cap "BIAS_1_0.XQ12.Emitter" "a_12844_25971#" 0.370979
cap "a_15577_6107#" "a_14985_6107#" 66.2114
cap "ua[4]" "ua[2]" 284.904
cap "a_9886_25675#" "a_9886_25971#" 164.85
cap "ua[0]" "VAPWR" 6152.68
cap "a_11329_22619#" "a_10040_19998#" 3.58707
cap "a_6638_19998#" "COMP_2_0.vb" 53.4246
cap "a_16169_6107#" "a_14393_6107#" 0.137713
cap "VAPWR" "a_10040_19998#" 8.72013
cap "delay_1_0.vd_n" "a_9577_9007#" 113.054
cap "a_6404_16954#" "a_10040_19998#" 19.0949
cap "a_17853_5073#" "a_16681_5073#" 21.512
cap "a_10404_14647#" "COMP_2_0.vb" 0.11091
cap "a_14689_2607#" "a_14097_2607#" 66.1868
cap "a_17853_5073#" "ua[1]" 35.5907
cap "a_4562_41806#" "a_3970_41806#" 64.7056
cap "a_8279_30718#" "VAPWR" 257.606
cap "latch_sch_0.R" "a_5453_6051#" 105.058
cap "ua[3]" "a_16597_7688#" 178.363
cap "latch_sch_0.R" "a_5453_6767#" 10.2903
cap "a_9068_19998#" "a_10040_19998#" 7.23244
cap "a_17853_5073#" "VCR_0.VT" 0.158113
cap "Timming_0.Vd" "a_15873_10265#" 2.58111
cap "a_6064_20056#" "COMP_2_0.vb" 757.135
cap "a_5154_35748#" "a_5450_35748#" 164.85
cap "a_11336_20947#" "a_11329_22619#" 1308.71
cap "a_12179_10665#" "latch_sch_0.Qn" 37.2124
cap "latch_sch_0.R" "latch_sch_0.Qn" 358.217
cap "a_14393_6107#" "a_14985_6107#" 66.1795
cap "a_21737_7899#" "ua[1]" 936.514
cap "latch_sch_0.R" "VCR_0.VT" 0.00436942
cap "a_11336_20947#" "VAPWR" 0.0661251
cap "a_4266_30348#" "latch_sch_0.Qn" 0.956278
cap "a_3082_30348#" "latch_sch_0.Qn" 85.2805
cap "latch_sch_0.R" "a_9039_8199#" 932.694
cap "a_5453_6051#" "a_5453_6767#" 4276.9
cap "a_16681_5073#" "a_16169_6107#" 54.2143
cap "a_7586_27451#" "a_7586_26859#" 64.7056
cap "a_4562_35748#" "a_4266_35748#" 164.85
cap "ua[3]" "a_17267_4669#" 22.0534
cap "a_5154_41806#" "a_4562_41806#" 64.7056
cap "a_21737_7899#" "VCR_0.VT" 836.219
cap "latch_sch_0.R" "a_9577_9007#" 147.339
cap "ua[2]" "ua[3]" 262.129
cap "a_3970_41806#" "a_3378_41806#" 64.7056
cap "a_10404_14647#" "a_11329_22619#" 460.404
cap "a_6638_19998#" "a_6404_16954#" 0.506087
cap "Timming_0.Vd" "VAPWR" 1346.46
cap "VCR_0.VT" "a_5453_6051#" 181.341
cap "a_5453_6051#" "a_9039_8199#" 100.023
cap "VCR_0.VT" "a_5453_6767#" 793.205
cap "BIAS_1_0.XQ4.Emitter" "a_11336_20947#" 296.572
cap "a_10404_14647#" "VAPWR" 10190.8
cap "a_9039_8199#" "a_5453_6767#" 239.214
cap "a_10404_14647#" "a_6404_16954#" 7798.56
cap "ua[1]" "VCR_0.VT" 264.268
cap "VAPWR" "a_12495_10665#" 77.8614
cap "a_6061_11160#" "COMP_2_0.vb" 715.122
cap "ua[0]" "a_21737_7899#" 2358.01
cap "a_9577_9007#" "a_5453_6051#" 2.29819
cap "a_16169_6107#" "a_14985_6107#" 0.60704
cap "a_6064_20056#" "a_7124_24056#" 67.6169
cap "latch_sch_0.Qn" "a_9039_8199#" 30.0641
cap "a_17267_7131#" "Timming_0.Vd" 0.147883
cap "VCR_0.VT" "a_9039_8199#" 9.22934
cap "a_10404_14647#" "delay_1_0.vd_n" 103.894
cap "a_6064_20056#" "a_6404_16954#" 368.475
cap "a_6064_20056#" "VAPWR" 681.441
cap "Timming_0.Vd" "a_15577_6765#" 91.551
cap "a_15577_6765#" "a_14985_6765#" 66.2495
cap "a_7586_25675#" "a_7586_25083#" 64.7056
cap "ua[0]" "ua[1]" 0.47336
cap "a_2786_41806#" "a_3378_41806#" 64.7056
cap "a_9577_9007#" "latch_sch_0.Qn" 2.76587
cap "a_11336_20947#" "a_12844_25971#" 1.19801
cap "a_9577_9007#" "a_9039_8199#" 1632.08
cap "a_8096_19998#" "COMP_2_0.vb" 142.506
cap "a_6064_20056#" "COMP_2_0.vin_n" 287.818
cap "ua[4]" "a_17853_5073#" 68.3109
cap "delay_1_0.vd_n" "a_6064_20056#" 28.9773
cap "ua[0]" "VCR_0.VT" 3.65166
cap "a_9886_27747#" "a_9886_27451#" 164.85
cap "ua[5]" "VAPWR" 524.132
cap "ua[4]" "a_19010_2607#" 1.1451
cap "a_14393_6107#" "a_14393_6765#" 54.9334
cap "a_11336_20947#" "BIAS_1_0.XQ12.Emitter" 17.5596
cap "a_12844_27155#" "BIAS_1_0.XQ12.Emitter" 75.1881
cap "a_17267_7131#" "a_16597_7688#" 90.946
cap "a_15577_6765#" "a_16597_7688#" 0.0197192
cap "ua[3]" "a_15577_6107#" 2.14728
cap "COMP_2_0.vb" "a_11329_22619#" 125.058
cap "a_18714_5807#" "a_17853_5073#" 12.5968
cap "a_12844_25379#" "a_12844_25971#" 64.7056
cap "a_21737_3791#" "a_21737_7899#" 852.354
cap "a_7124_24056#" "COMP_2_0.vb" 255.286
cap "a_8582_24056#" "COMP_2_0.vb" 222.942
cap "a_12179_10665#" "Timming_0.Vd" 119.166
cap "latch_sch_0.R" "Timming_0.Vd" 408.794
cap "COMP_2_0.vb" "a_6404_16954#" 409.925
cap "VAPWR" "COMP_2_0.vb" 12300.3
cap "a_18714_5807#" "a_19306_5807#" 67.4197
cap "a_5154_35748#" "a_4858_35748#" 164.85
cap "a_6061_11160#" "VAPWR" 2777.53
cap "a_17267_7131#" "ua[3]" 383.54
cap "ua[3]" "a_15577_6765#" 2.1826
cap "latch_sch_0.R" "a_12495_10665#" 113.198
cap "a_4858_30348#" "VAPWR" 0.0166105
cap "ua[4]" "a_16681_5073#" 14.8722
cap "a_21737_3791#" "ua[1]" 848.931
cap "ua[4]" "a_16169_6107#" 82.1926
cap "a_14097_6107#" "a_14393_6107#" 65.7587
cap "COMP_2_0.vin_n" "COMP_2_0.vb" 935.341
cap "a_6061_11160#" "COMP_2_0.vin_n" 734.366
cap "delay_1_0.vd_n" "COMP_2_0.vb" 535.028
cap "a_10404_14647#" "a_20802_14722#" 102.955
cap "a_9068_19998#" "COMP_2_0.vb" 135.173
cap "a_6061_11160#" "delay_1_0.vd_n" 3.13888
cap "a_16681_2611#" "VCR_0.VT" 0.642347
cap "Timming_0.Vd" "a_16169_6107#" 25.4522
cap "latch_sch_0.R" "a_14097_10265#" 0.0662621
cap "VAPWR" "a_8096_19998#" 5.56888
cap "a_7586_26267#" "a_7586_26859#" 64.7056
cap "ua[4]" "VCR_0.VT" 113.954
cap "a_8096_19998#" "a_6404_16954#" 5.54059
cap "a_19306_5807#" "a_16597_7688#" 0.260926
cap "a_9886_27451#" "a_9886_27155#" 164.85
cap "a_9886_26563#" "a_9886_26267#" 164.85
cap "a_4266_35748#" "a_3970_35748#" 164.85
cap "a_9886_25083#" "a_9886_25379#" 164.85
cap "a_15873_10265#" "a_15281_10265#" 66.2533
cap "a_14097_10265#" "a_14689_10265#" 66.1559
cap "ua[3]" "a_17853_5073#" 243.615
cap "a_9554_24056#" "COMP_2_0.vb" 223.304
cap "Timming_0.Vd" "latch_sch_0.Qn" 980.254
cap "a_12179_10665#" "ua[5]" 114.338
cap "a_7124_24056#" "a_8582_24056#" 7.23244
cap "latch_sch_0.R" "ua[5]" 191.303
cap "a_10404_14647#" "latch_sch_0.Qn" 2.18979
cap "a_12844_26563#" "a_12844_25971#" 64.7056
cap "a_19306_5807#" "ua[3]" 1.01657
cap "Timming_0.Vd" "a_9039_8199#" 1.10073
cap "VAPWR" "a_11329_22619#" 5234.93
cap "a_21737_3791#" "ua[0]" 3.65166
cap "latch_sch_0.Qn" "a_12495_10665#" 116.872
cap "a_6404_16954#" "a_11329_22619#" 5854.83
cap "a_9068_19998#" "a_8096_19998#" 7.23244
cap "a_17853_5073#" "a_17267_4669#" 51.2995
device csubckt sky130_fd_pr__cap_mim_m3_1 22396 15382 22397 15383 w=5500 l=5500 "None" "a_20802_14722#" 21680 0 "VGND" 0 66719434,53220
device csubckt sky130_fd_pr__cap_mim_m3_1 22396 21568 22397 21569 w=5500 l=5500 "None" "a_20802_14722#" 21680 0 "VGND" 0 66719434,53220
device csubckt sky130_fd_pr__cap_mim_m3_1 18379 30284 18380 30285 w=6000 l=6000 "None" "delay_1_0.vd_n" 23680 0 "VGND" 0 156065038,100368
device csubckt sky130_fd_pr__cap_mim_m3_1 11483 30286 11484 30287 w=6000 l=6000 "None" "delay_1_0.vd_n" 23680 0 "VGND" 0 156065038,100368
device csubckt sky130_fd_pr__cap_mim_m3_1 18380 36744 18381 36745 w=6000 l=6000 "None" "delay_1_0.vd_n" 23680 0 "VGND" 0 156065038,100368
device csubckt sky130_fd_pr__cap_mim_m3_1 11484 36742 11485 36743 w=6000 l=6000 "None" "delay_1_0.vd_n" 23680 0 "VGND" 0 156065038,100368
device msubckt sky130_fd_pr__nfet_05v0_nvt 24666 1991 24667 1992 l=1800 w=2000 "VGND" "a_21737_7899#" 3600 0 "VCR_0.VT" 2000 116000,4116 "a_21737_3791#" 2000 116000,4116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 23814 1927 23815 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VCR_0.VT" 1000 29000,1058 "VGND" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 23556 1927 23557 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VGND" 1000 29000,1058 "VCR_0.VT" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 23298 1927 23299 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VCR_0.VT" 1000 29000,1058 "VGND" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 23040 1927 23041 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VGND" 1000 29000,1058 "VCR_0.VT" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 22782 1927 22783 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VCR_0.VT" 1000 29000,1058 "VGND" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 22524 1927 22525 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VGND" 1000 29000,1058 "VCR_0.VT" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 22266 1927 22267 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VCR_0.VT" 1000 29000,1058 "VGND" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 22008 1927 22009 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VGND" 1000 29000,1058 "VCR_0.VT" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 21750 1927 21751 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VCR_0.VT" 1000 29000,1058 "VGND" 1000 29000,1058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 21492 1927 21493 1928 l=200 w=1000 "VGND" "ua[2]" 400 0 "VGND" 1000 58000,2116 "VCR_0.VT" 1000 29000,1058
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 5187 24832 5188 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "VAPWR" 1700 98600,3516 "ua[0]" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 5445 24832 5446 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "ua[0]" 1700 49300,1758 "VAPWR" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 5703 24832 5704 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "VAPWR" 1700 49300,1758 "ua[0]" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 5961 24832 5962 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "ua[0]" 1700 49300,1758 "VAPWR" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 6219 24832 6220 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "VAPWR" 1700 49300,1758 "ua[0]" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 6477 24832 6478 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "ua[0]" 1700 49300,1758 "VAPWR" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 6735 24832 6736 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "VAPWR" 1700 49300,1758 "ua[0]" 1700 49300,1758
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 6993 24832 6994 l=200 w=1700 "VAPWR" "a_21737_7899#" 400 0 "ua[0]" 1700 49300,1758 "VAPWR" 1700 98600,3516
device msubckt sky130_fd_pr__nfet_05v0_nvt 21737 3849 21738 3850 l=1800 w=2000 "VGND" "ua[1]" 3600 0 "a_21737_3791#" 2000 116000,4116 "a_21737_5649#" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 24831 7699 24832 7700 l=200 w=800 "VAPWR" "a_21737_7899#" 400 0 "VAPWR" 800 46400,1716 "a_21737_7899#" 800 46400,1716
device msubckt sky130_fd_pr__nfet_05v0_nvt 21737 6099 21738 6100 l=1800 w=2000 "VGND" "ua[1]" 3600 0 "a_21737_5649#" 2000 116000,4116 "a_21737_7899#" 2000 116000,4116
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 19602 3039 19603 3040 l=2768 "VGND" "a_19602_3039#" 0 0 "a_19306_5807#" 70 30240,1004 "a_17853_5073#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 19306 3039 19307 3040 l=2768 "VGND" "a_19306_3039#" 0 0 "a_19306_5807#" 70 30240,1004 "a_19010_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 19010 3039 19011 3040 l=2768 "VGND" "a_19010_3039#" 0 0 "a_18714_5807#" 70 30240,1004 "a_19010_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 18714 3039 18715 3040 l=2768 "VGND" "a_18714_3039#" 0 0 "a_18714_5807#" 70 30240,1004 "ua[2]" 70 30240,1004
device msubckt sky130_fd_pr__nfet_05v0_nvt 17853 2669 17854 2670 l=2000 w=200 "VGND" "ua[4]" 4000 0 "ua[2]" 200 11600,516 "a_17267_4669#" 200 11600,516
device msubckt sky130_fd_pr__nfet_05v0_nvt 17267 2669 17268 2670 l=2000 w=200 "VGND" "ua[4]" 4000 0 "a_16681_2611#" 200 11600,516 "a_17267_4669#" 200 11600,516
device msubckt sky130_fd_pr__nfet_05v0_nvt 16681 2669 16682 2670 l=2000 w=200 "VGND" "ua[4]" 4000 0 "a_16681_2611#" 200 11600,516 "a_16169_6107#" 200 11600,516
device msubckt sky130_fd_pr__nfet_05v0_nvt 17853 5131 17854 5132 l=2000 w=200 "VGND" "ua[3]" 4000 0 "a_17853_5073#" 200 11600,516 "a_17267_7131#" 200 11600,516
device msubckt sky130_fd_pr__nfet_05v0_nvt 17267 5131 17268 5132 l=2000 w=200 "VGND" "ua[3]" 4000 0 "a_16681_5073#" 200 11600,516 "a_17267_7131#" 200 11600,516
device msubckt sky130_fd_pr__nfet_05v0_nvt 16681 5131 16682 5132 l=2000 w=200 "VGND" "ua[3]" 4000 0 "a_16681_5073#" 200 11600,516 "a_16597_7688#" 200 11600,516
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 16169 3039 16170 3040 l=3068 "VGND" "a_16169_3039#" 0 0 "a_16169_6107#" 70 30240,1004 "a_15873_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15873 3039 15874 3040 l=3068 "VGND" "a_15873_3039#" 0 0 "a_15577_6107#" 70 30240,1004 "a_15873_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15577 3039 15578 3040 l=3068 "VGND" "a_15577_3039#" 0 0 "a_15577_6107#" 70 30240,1004 "a_15281_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15281 3039 15282 3040 l=3068 "VGND" "a_15281_3039#" 0 0 "a_14985_6107#" 70 30240,1004 "a_15281_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14985 3039 14986 3040 l=3068 "VGND" "a_14985_3039#" 0 0 "a_14985_6107#" 70 30240,1004 "a_14689_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14689 3039 14690 3040 l=3068 "VGND" "a_14689_3039#" 0 0 "a_14393_6107#" 70 30240,1004 "a_14689_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14393 3039 14394 3040 l=3068 "VGND" "a_14393_3039#" 0 0 "a_14393_6107#" 70 30240,1004 "a_14097_2607#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14097 3039 14098 3040 l=3068 "VGND" "a_14097_3039#" 0 0 "a_14097_6107#" 70 30240,1004 "a_14097_2607#" 70 30240,1004
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7167 6051 7168 6052 l=1200 w=200 "VGND" "a_5453_6767#" 2400 0 "VGND" 200 11600,516 "a_5453_6767#" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5511 6051 5512 6052 l=1200 w=200 "VGND" "a_5453_6767#" 2400 0 "a_5453_6051#" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19973 7688 19974 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 116000,4116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19815 7688 19816 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19657 7688 19658 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19499 7688 19500 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19341 7688 19342 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19183 7688 19184 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 19025 7688 19026 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18867 7688 18868 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18709 7688 18710 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18551 7688 18552 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18393 7688 18394 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18235 7688 18236 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 18077 7688 18078 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17919 7688 17920 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17761 7688 17762 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17603 7688 17604 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17445 7688 17446 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17287 7688 17288 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 17129 7688 17130 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 16971 7688 16972 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 58000,2058 "Timming_0.Vd" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 16813 7688 16814 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "Timming_0.Vd" 2000 58000,2058 "a_16597_7688#" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_g5v0d10v5 16655 7688 16656 7689 l=100 w=2000 "VGND" "a_16597_7688#" 200 0 "a_16597_7688#" 2000 116000,4116 "Timming_0.Vd" 2000 58000,2058
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 16169 7197 16170 7198 l=3068 "VGND" "a_16169_7197#" 0 0 "a_15873_10265#" 70 30240,1004 "Timming_0.Vd" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15873 7197 15874 7198 l=3068 "VGND" "a_15873_7197#" 0 0 "a_15873_10265#" 70 30240,1004 "a_15577_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15577 7197 15578 7198 l=3068 "VGND" "a_15577_7197#" 0 0 "a_15281_10265#" 70 30240,1004 "a_15577_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 15281 7197 15282 7198 l=3068 "VGND" "a_15281_7197#" 0 0 "a_15281_10265#" 70 30240,1004 "a_14985_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14985 7197 14986 7198 l=3068 "VGND" "a_14985_7197#" 0 0 "a_14689_10265#" 70 30240,1004 "a_14985_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14689 7197 14690 7198 l=3068 "VGND" "a_14689_7197#" 0 0 "a_14689_10265#" 70 30240,1004 "a_14393_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14393 7197 14394 7198 l=3068 "VGND" "a_14393_7197#" 0 0 "a_14097_10265#" 70 30240,1004 "a_14393_6765#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 14097 7197 14098 7198 l=3068 "VGND" "a_14097_7197#" 0 0 "a_14097_10265#" 70 30240,1004 "a_14097_6107#" 70 30240,1004
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7167 6767 7168 6768 l=1200 w=200 "VGND" "a_5453_6051#" 2400 0 "VGND" 200 11600,516 "a_5453_6051#" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5511 6767 5512 6768 l=1200 w=200 "VGND" "a_5453_6051#" 2400 0 "a_5453_6767#" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7167 7483 7168 7484 l=1200 w=200 "VGND" "a_5453_6051#" 2400 0 "VGND" 200 11600,516 "a_5453_6767#" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5511 7483 5512 7484 l=1200 w=200 "VGND" "a_5453_6051#" 2400 0 "a_5453_6051#" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 10069 8200 10070 8201 l=440 w=200 "VGND" "a_5453_6051#" 880 0 "VGND" 200 11600,516 "latch_sch_0.R" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 9097 8199 9098 8200 l=440 w=200 "VGND" "a_5453_6767#" 880 0 "a_9039_8199#" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7167 8199 7168 8200 l=1200 w=200 "VGND" "a_5453_6767#" 2400 0 "VGND" 200 11600,516 "a_5453_6051#" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 5511 8199 5512 8200 l=1200 w=200 "VGND" "a_5453_6767#" 2400 0 "a_5453_6767#" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 13131 9450 13132 9451 l=100 w=200 "VGND" "latch_sch_0.R" 200 0 "VGND" 200 11600,516 "Timming_0.Vd" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 12575 9450 12576 9451 l=100 w=200 "VGND" "latch_sch_0.Qn" 200 0 "Timming_0.Vd" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 12019 9450 12020 9451 l=100 w=200 "VGND" "ua[5]" 200 0 "VGND" 200 11600,516 "latch_sch_0.Qn" 200 11600,516
device msubckt sky130_fd_pr__nfet_g5v0d10v5 11463 9450 11464 9451 l=100 w=200 "VGND" "Timming_0.Vd" 200 0 "latch_sch_0.Qn" 200 11600,516 "VGND" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 10029 9007 10030 9008 l=480 w=500 "VAPWR" "a_9039_8199#" 960 0 "a_9577_9007#" 500 29000,1116 "latch_sch_0.R" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 9097 9007 9098 9008 l=480 w=500 "VAPWR" "a_9039_8199#" 960 0 "a_9039_8199#" 500 29000,1116 "a_9577_9007#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 7167 9032 7168 9033 l=480 w=500 "VAPWR" "COMP_2_0.vin_n" 960 0 "a_6061_11160#" 500 29000,1116 "a_5453_6051#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6231 9032 6232 9033 l=480 w=500 "VAPWR" "VCR_0.VT" 960 0 "a_5453_6767#" 500 29000,1116 "a_6061_11160#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 12553 10665 12554 10666 l=100 w=200 "VAPWR" "latch_sch_0.R" 200 0 "a_12495_10665#" 200 5800,258 "Timming_0.Vd" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 12395 10665 12396 10666 l=100 w=200 "VAPWR" "latch_sch_0.Qn" 200 0 "VAPWR" 200 5800,258 "a_12495_10665#" 200 5800,258
device msubckt sky130_fd_pr__pfet_g5v0d10v5 12237 10665 12238 10666 l=100 w=200 "VAPWR" "ua[5]" 200 0 "a_12179_10665#" 200 5800,258 "VAPWR" 200 5800,258
device msubckt sky130_fd_pr__pfet_g5v0d10v5 12079 10665 12080 10666 l=100 w=200 "VAPWR" "Timming_0.Vd" 200 0 "latch_sch_0.Qn" 200 11600,516 "a_12179_10665#" 200 5800,258
device msubckt sky130_fd_pr__pfet_g5v0d10v5 10029 10092 10030 10093 l=480 w=500 "VAPWR" "a_9039_8199#" 960 0 "a_9577_9007#" 500 29000,1116 "a_9039_8199#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 9097 10092 9098 10093 l=480 w=500 "VAPWR" "a_9039_8199#" 960 0 "latch_sch_0.R" 500 29000,1116 "a_9577_9007#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 7167 10074 7168 10075 l=480 w=500 "VAPWR" "VCR_0.VT" 960 0 "a_6061_11160#" 500 29000,1116 "a_5453_6767#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6231 10074 6232 10075 l=480 w=500 "VAPWR" "COMP_2_0.vin_n" 960 0 "a_5453_6051#" 500 29000,1116 "a_6061_11160#" 500 29000,1116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6119 11160 6120 11161 l=4000 w=400 "VAPWR" "COMP_2_0.vb" 8000 0 "a_6061_11160#" 400 23200,916 "a_9577_9007#" 400 23200,916
device msubckt sky130_fd_pr__pfet_g5v0d10v5 8119 12123 8120 12124 l=2010 w=200 "VAPWR" "delay_1_0.vd_n" 4020 0 "VAPWR" 200 11600,516 "a_9577_9007#" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 21403 14722 21404 14723 l=4000 w=100 "VAPWR" "VGND" 8000 0 "a_10404_14647#" 100 5800,316 "a_20802_14722#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 20899 14722 20900 14723 l=4000 w=100 "VAPWR" "a_20802_14722#" 8000 0 "a_10404_14647#" 100 5800,316 "a_11329_22619#" 100 5800,316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 15818 14647 15819 14648 l=4000 w=2000 "VAPWR" "a_6404_16954#" 8000 0 "a_10404_14647#" 2000 116000,4116 "a_11329_22619#" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 11492 14647 11493 14648 l=4000 w=2000 "VAPWR" "a_6404_16954#" 8000 0 "a_6404_16954#" 2000 116000,4116 "a_10404_14647#" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 8414 14647 8415 14648 l=1990 w=200 "VAPWR" "delay_1_0.vd_n" 3980 0 "VAPWR" 200 11600,516 "a_10404_14647#" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 15818 17051 15819 17052 l=4000 w=2000 "VAPWR" "a_6404_16954#" 8000 0 "a_10404_14647#" 2000 116000,4116 "a_6404_16954#" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 11492 17051 11493 17052 l=4000 w=2000 "VAPWR" "a_6404_16954#" 8000 0 "a_11329_22619#" 2000 116000,4116 "a_10404_14647#" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6404 17051 6405 17052 l=4000 w=600 "VAPWR" "a_6404_16954#" 8000 0 "a_6064_20056#" 600 34800,1316 "a_10404_14647#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6404 18215 6405 18216 l=4000 w=300 "VAPWR" "a_6404_16954#" 8000 0 "COMP_2_0.vb" 300 17400,716 "a_10404_14647#" 300 17400,716
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6404 18751 6405 18752 l=4000 w=300 "VAPWR" "a_6404_16954#" 8000 0 "COMP_2_0.vb" 300 17400,716 "a_10404_14647#" 300 17400,716
device msubckt sky130_fd_pr__nfet_g5v0d10v5 15843 21347 15844 21348 l=4000 w=600 "VGND" "a_11329_22619#" 8000 0 "a_11329_22619#" 600 34800,1316 "BIAS_1_0.XQ4.Emitter" 600 34800,1316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 11394 20947 11395 20948 l=4000 w=1000 "VGND" "a_11329_22619#" 8000 0 "a_11336_20947#" 1000 58000,2116 "a_6404_16954#" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 15843 22619 15844 22620 l=4000 w=1000 "VGND" "a_11329_22619#" 8000 0 "a_11336_20947#" 1000 58000,2116 "a_6404_16954#" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 11387 22619 11388 22620 l=4000 w=600 "VGND" "a_11329_22619#" 8000 0 "a_11329_22619#" 600 34800,1316 "BIAS_1_0.XQ4.Emitter" 600 34800,1316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 10526 20056 10527 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_10040_19998#" 100 5800,316 "VGND" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 10040 20056 10041 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_10040_19998#" 100 5800,316 "a_9554_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 9554 20056 9555 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_9068_19998#" 100 5800,316 "a_9554_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 9068 20056 9069 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_9068_19998#" 100 5800,316 "a_8582_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 8582 20056 8583 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_8096_19998#" 100 5800,316 "a_8582_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 8096 20056 8097 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "a_8096_19998#" 100 5800,316 "a_7124_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7610 20056 7611 20057 l=4000 w=100 "VGND" "COMP_2_0.vb" 8000 0 "COMP_2_0.vb" 100 5800,316 "a_7124_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 7124 20056 7125 20057 l=4000 w=100 "VGND" "a_6064_20056#" 8000 0 "a_6638_19998#" 100 5800,316 "a_7124_24056#" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6638 20056 6639 20057 l=4000 w=100 "VGND" "a_6064_20056#" 8000 0 "a_6638_19998#" 100 5800,316 "COMP_2_0.vin_n" 100 5800,316
device msubckt sky130_fd_pr__nfet_g5v0d10v5 6152 20056 6153 20057 l=4000 w=100 "VGND" "a_6064_20056#" 8000 0 "a_6064_20056#" 100 5800,316 "COMP_2_0.vin_n" 100 5800,316
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 24787 10977 24788 l=1868 "VGND" "a_10976_24787#" 0 0 "VGND" 140 30240,1004 "VGND" 0 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 24787 8019 24788 l=1868 "VGND" "a_8018_24787#" 0 0 "VGND" 140 30240,1004 "VGND" 0 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 25083 10977 25084 l=1868 "VGND" "a_10976_25083#" 0 0 "a_9886_25083#" 70 30240,1004 "a_11336_20947#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 25083 8019 25084 l=1868 "VGND" "a_8018_25083#" 0 0 "a_7586_25083#" 70 30240,1004 "a_9886_25083#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 25379 10977 25380 l=1868 "VGND" "a_10976_25379#" 0 0 "a_9886_25379#" 70 30240,1004 "a_12844_25379#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 25379 8019 25380 l=1868 "VGND" "a_8018_25379#" 0 0 "a_7586_25083#" 70 30240,1004 "a_9886_25379#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 25675 10977 25676 l=1868 "VGND" "a_10976_25675#" 0 0 "a_9886_25675#" 70 30240,1004 "a_12844_25379#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 25675 8019 25676 l=1868 "VGND" "a_8018_25675#" 0 0 "a_7586_25675#" 70 30240,1004 "a_9886_25675#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 25971 10977 25972 l=1868 "VGND" "a_10976_25971#" 0 0 "a_9886_25971#" 70 30240,1004 "a_12844_25971#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 25971 8019 25972 l=1868 "VGND" "a_8018_25971#" 0 0 "a_7586_25675#" 70 30240,1004 "a_9886_25971#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 26267 10977 26268 l=1868 "VGND" "a_10976_26267#" 0 0 "a_9886_26267#" 70 30240,1004 "a_12844_25971#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 26267 8019 26268 l=1868 "VGND" "a_8018_26267#" 0 0 "a_7586_26267#" 70 30240,1004 "a_9886_26267#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 26563 10977 26564 l=1868 "VGND" "a_10976_26563#" 0 0 "a_9886_26563#" 70 30240,1004 "a_12844_26563#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 26563 8019 26564 l=1868 "VGND" "a_8018_26563#" 0 0 "a_7586_26267#" 70 30240,1004 "a_9886_26563#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 26859 10977 26860 l=1868 "VGND" "a_10976_26859#" 0 0 "a_9886_26859#" 70 30240,1004 "a_12844_26563#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 26859 8019 26860 l=1868 "VGND" "a_8018_26859#" 0 0 "a_7586_26859#" 70 30240,1004 "a_9886_26859#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 27155 10977 27156 l=1868 "VGND" "a_10976_27155#" 0 0 "a_9886_27155#" 70 30240,1004 "a_12844_27155#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 27155 8019 27156 l=1868 "VGND" "a_8018_27155#" 0 0 "a_7586_26859#" 70 30240,1004 "a_9886_27155#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 27451 10977 27452 l=1868 "VGND" "a_10976_27451#" 0 0 "a_9886_27451#" 70 30240,1004 "a_12844_27155#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 27451 8019 27452 l=1868 "VGND" "a_8018_27451#" 0 0 "a_7586_27451#" 70 30240,1004 "a_9886_27451#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 27747 10977 27748 l=1868 "VGND" "a_10976_27747#" 0 0 "a_9886_27747#" 70 30240,1004 "BIAS_1_0.XQ12.Emitter" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 27747 8019 27748 l=1868 "VGND" "a_8018_27747#" 0 0 "a_7586_27451#" 70 30240,1004 "a_9886_27747#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 10976 28043 10977 28044 l=1868 "VGND" "a_10976_28043#" 0 0 "VGND" 140 30240,1004 "VGND" 0 0
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 8018 28043 8019 28044 l=1868 "VGND" "a_8018_28043#" 0 0 "VGND" 140 30240,1004 "VGND" 0 0
device msubckt sky130_fd_pr__pfet_g5v0d10v5 8605 30718 8606 30719 l=2000 w=200 "VAPWR" "VGND" 4000 0 "a_8279_30718#" 200 11600,516 "delay_1_0.vd_n" 200 11600,516
device msubckt sky130_fd_pr__pfet_g5v0d10v5 6279 30718 6280 30719 l=2000 w=200 "VAPWR" "VGND" 4000 0 "a_5450_30348#" 200 11600,516 "a_8279_30718#" 200 11600,516
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 5450 30780 5451 30781 l=4968 "VGND" "a_5450_30780#" 0 0 "a_5450_35748#" 70 30240,1004 "a_5450_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 5154 30780 5155 30781 l=4968 "VGND" "a_5154_30780#" 0 0 "a_5154_35748#" 70 30240,1004 "a_4858_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4858 30780 4859 30781 l=4968 "VGND" "a_4858_30780#" 0 0 "a_4858_35748#" 70 30240,1004 "a_4858_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4562 30780 4563 30781 l=4968 "VGND" "a_4562_30780#" 0 0 "a_4562_35748#" 70 30240,1004 "a_4266_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4266 30780 4267 30781 l=4968 "VGND" "a_4266_30780#" 0 0 "a_4266_35748#" 70 30240,1004 "a_4266_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3970 30780 3971 30781 l=4968 "VGND" "a_3970_30780#" 0 0 "a_3970_35748#" 70 30240,1004 "a_3674_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3674 30780 3675 30781 l=4968 "VGND" "a_3674_30780#" 0 0 "a_3674_35748#" 70 30240,1004 "a_3674_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3378 30780 3379 30781 l=4968 "VGND" "a_3378_30780#" 0 0 "a_3378_35748#" 70 30240,1004 "a_3082_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3082 30780 3083 30781 l=4968 "VGND" "a_3082_30780#" 0 0 "a_3082_35748#" 70 30240,1004 "a_3082_30348#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 2786 30780 2787 30781 l=4968 "VGND" "a_2786_30780#" 0 0 "a_2786_35748#" 70 30240,1004 "latch_sch_0.Qn" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 5450 36838 5451 36839 l=4968 "VGND" "a_5450_36838#" 0 0 "a_5154_41806#" 70 30240,1004 "a_5450_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 5154 36838 5155 36839 l=4968 "VGND" "a_5154_36838#" 0 0 "a_5154_41806#" 70 30240,1004 "a_5154_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4858 36838 4859 36839 l=4968 "VGND" "a_4858_36838#" 0 0 "a_4562_41806#" 70 30240,1004 "a_4858_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4562 36838 4563 36839 l=4968 "VGND" "a_4562_36838#" 0 0 "a_4562_41806#" 70 30240,1004 "a_4562_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 4266 36838 4267 36839 l=4968 "VGND" "a_4266_36838#" 0 0 "a_3970_41806#" 70 30240,1004 "a_4266_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3970 36838 3971 36839 l=4968 "VGND" "a_3970_36838#" 0 0 "a_3970_41806#" 70 30240,1004 "a_3970_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3674 36838 3675 36839 l=4968 "VGND" "a_3674_36838#" 0 0 "a_3378_41806#" 70 30240,1004 "a_3674_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3378 36838 3379 36839 l=4968 "VGND" "a_3378_36838#" 0 0 "a_3378_41806#" 70 30240,1004 "a_3378_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 3082 36838 3083 36839 l=4968 "VGND" "a_3082_36838#" 0 0 "a_2786_41806#" 70 30240,1004 "a_3082_35748#" 70 30240,1004
device rsubckt sky130_fd_pr__res_xhigh_po_0p35 2786 36838 2787 36839 l=4968 "VGND" "a_2786_36838#" 0 0 "a_2786_41806#" 70 30240,1004 "a_2786_35748#" 70 30240,1004
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 16462 24413 16463 24414 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 15118 24413 15119 24414 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 13774 24413 13775 24414 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 16462 25757 16463 25758 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 15118 25757 15119 25758 "None" "VGND" 0 0 "BIAS_1_0.XQ4.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 13774 25757 13775 25758 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 16462 27101 16463 27102 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 15118 27101 15119 27102 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
device msubckt sky130_fd_pr__pnp_05v5_W3p40L3p40 13774 27101 13775 27102 "None" "VGND" 0 0 "BIAS_1_0.XQ12.Emitter" 0 462400,2720 "VGND" 0 0
