INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls_correlator.hlsrun_cosim_summary, at Sat Jan 10 14:45:32 2026
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator -config /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.8.0-90-generic) on Sat Jan 10 14:45:33 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_correlator'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=correlator_top.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=correlator.h' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=correlator_io.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=correlator_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=correlator' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_correlator.cpp
   Compiling apatb_correlator_util.cpp
   Compiling correlator_io.cpp_pre.cpp.tb.cpp
   Compiling correlator_tb.cpp_pre.cpp.tb.cpp
   Compiling correlator_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_correlator_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
------------------------------------------------
 Starting Self-Contained Correlator Testbench   
 Integration Time: 2 frames
------------------------------------------------
Processing Frame 1...
Processing Frame 2...
  >> Integration Complete. Verifying Output...
Processing Frame 3...
Processing Frame 4...
  >> Integration Complete. Verifying Output...
Processing Frame 5...
------------------------------------------------
PASSED
------------------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_correlator_top glbl -Oenable_linking_all_libraries -prj correlator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s correlator 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_03
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_regslice_both
INFO: [VRFC 10-311] analyzing module correlator_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_din_data_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_33
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_Rbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_din_data_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_din_data_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_correlator_Pipeline_Process_Frame_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_correlator_Pipeline_Process_Frame_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_01
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_correlator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_din_data_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_00
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_mac_muladd_16s_16s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module correlator_mac_muladd_16s_16s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_axi_s_dout_data_02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_02
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_mul_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_mul_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator_correlator_Pipeline_Offload_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_correlator_Pipeline_Offload_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.correlator_correlator_stream_str...
Compiling module xil_defaultlib.correlator_correlator_stream_str...
Compiling module xil_defaultlib.correlator_flow_control_loop_pip...
Compiling module xil_defaultlib.correlator_correlator_Pipeline_V...
Compiling module xil_defaultlib.correlator_mul_16s_16s_16_1_1(NU...
Compiling module xil_defaultlib.correlator_ama_submuladd_1ns_16s...
Compiling module xil_defaultlib.correlator_ama_submuladd_1ns_16s...
Compiling module xil_defaultlib.correlator_mac_muladd_16s_16s_16...
Compiling module xil_defaultlib.correlator_mac_muladd_16s_16s_16...
Compiling module xil_defaultlib.correlator_correlator_Pipeline_P...
Compiling module xil_defaultlib.correlator_correlator_Pipeline_O...
Compiling module xil_defaultlib.correlator_control_s_axi
Compiling module xil_defaultlib.correlator_regslice_both
Compiling module xil_defaultlib.correlator_regslice_both(DataWid...
Compiling module xil_defaultlib.correlator
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_din_data_0
Compiling module xil_defaultlib.AESL_axi_s_din_data_1
Compiling module xil_defaultlib.AESL_axi_s_din_data_2
Compiling module xil_defaultlib.AESL_axi_s_din_data_3
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=128)
Compiling module xil_defaultlib.AESL_axi_s_dout_data_00
Compiling module xil_defaultlib.AESL_axi_s_dout_data_11
Compiling module xil_defaultlib.AESL_axi_s_dout_data_22
Compiling module xil_defaultlib.AESL_axi_s_dout_data_33
Compiling module xil_defaultlib.AESL_axi_s_dout_data_01
Compiling module xil_defaultlib.AESL_axi_s_dout_data_02
Compiling module xil_defaultlib.AESL_axi_s_dout_data_03
Compiling module xil_defaultlib.AESL_axi_s_dout_data_12
Compiling module xil_defaultlib.AESL_axi_s_dout_data_13
Compiling module xil_defaultlib.AESL_axi_s_dout_data_23
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_correlator_top
Compiling module work.glbl
Built simulation snapshot correlator

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/correlator/xsim_script.tcl
# xsim {correlator} -autoloadwcfg -tclbatch {correlator.tcl}
Time resolution is 1 ps
source correlator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [0.00%] @ "215545000"
// RTL Simulation : 2 / 5 [0.00%] @ "236315000"
// RTL Simulation : 3 / 5 [0.00%] @ "246795000"
// RTL Simulation : 4 / 5 [0.00%] @ "267565000"
// RTL Simulation : 5 / 5 [100.00%] @ "278045000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 278105 ns : File "/home/brett/Documents/FX_Correlator/pfb/hls_correlator/hls_correlator/hls/sim/verilog/correlator.autotb.v" Line 911
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jan 10 14:45:46 2026...
INFO: [COSIM 212-316] Starting C post checking ...
------------------------------------------------
 Starting Self-Contained Correlator Testbench   
 Integration Time: 2 frames
------------------------------------------------
Processing Frame 1...
Processing Frame 2...
  >> Integration Complete. Verifying Output...
Processing Frame 3...
Processing Frame 4...
  >> Integration Complete. Verifying Output...
Processing Frame 5...
------------------------------------------------
PASSED
------------------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 12.74 seconds. CPU system time: 0.82 seconds. Elapsed time: 12.51 seconds; current allocated memory: 7.801 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 13.49 seconds. Total CPU system time: 0.89 seconds. Total elapsed time: 13.24 seconds; peak allocated memory: 282.012 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jan 10 14:45:46 2026...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 16s
