

================================================================
== Vivado HLS Report for 'imsttfb_check_var'
================================================================
* Date:           Sun May 24 19:33:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.126|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   72|    1|   72|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     12|       0|     350|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     788|     476|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     455|    -|
|Register         |        -|      -|     205|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     12|     993|    1281|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |                     Instance                    |                    Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |imsttfb_check_var_sdiv_32ns_32ns_32_36_seq_1_U1  |imsttfb_check_var_sdiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |imsttfb_check_var_sdiv_32ns_32s_32_36_seq_1_U2   |imsttfb_check_var_sdiv_32ns_32s_32_36_seq_1   |        0|      0|  394|  238|    0|
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                            |                                              |        0|      0|  788|  476|    0|
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln41_1_fu_402_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln41_2_fu_412_p2   |     *    |      3|  0|  21|          32|          29|
    |mul_ln41_3_fu_416_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln41_fu_396_p2     |     *    |      3|  0|  21|          32|          29|
    |empty_4_fu_328_p2      |   icmp   |      0|  0|  18|          32|           5|
    |empty_6_fu_340_p2      |   icmp   |      0|  0|  18|          32|           5|
    |empty_8_fu_352_p2      |   icmp   |      0|  0|  18|          32|           4|
    |empty_fu_322_p2        |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln34_1_fu_370_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln34_2_fu_376_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln34_fu_364_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln41_1_fu_420_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln41_fu_406_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln57_fu_425_p2    |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln90_fu_431_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln93_fu_450_p2    |   icmp   |      0|  0|  18|          32|          32|
    |empty_5_fu_334_p2      |    or    |      0|  0|   6|           1|           1|
    |empty_7_fu_346_p2      |    or    |      0|  0|   6|           1|           1|
    |empty_9_fu_358_p2      |    or    |      0|  0|   6|           1|           1|
    |select_ln93_fu_455_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 350|         516|         373|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  329|         74|    1|         74|
    |var_blue_length     |   15|          3|   32|         96|
    |var_green_length_o  |   15|          3|   32|         96|
    |var_green_offset    |   21|          4|   32|        128|
    |var_red_length      |   15|          3|   32|         96|
    |var_red_offset      |   21|          4|   32|        128|
    |var_transp_length   |   15|          3|   32|         96|
    |var_transp_offset   |   15|          3|   32|         96|
    |var_yres_virtual_o  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  455|         99|  257|        874|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  73|   0|   73|          0|
    |empty_9_reg_468               |   1|   0|    1|          0|
    |icmp_ln34_1_reg_500           |   1|   0|    1|          0|
    |icmp_ln34_2_reg_504           |   1|   0|    1|          0|
    |icmp_ln34_reg_483             |   1|   0|    1|          0|
    |icmp_ln41_1_reg_533           |   1|   0|    1|          0|
    |icmp_ln41_reg_524             |   1|   0|    1|          0|
    |icmp_ln90_reg_540             |   1|   0|    1|          0|
    |mul_ln41_2_reg_528            |  32|   0|   32|          0|
    |mul_ln41_reg_513              |  32|   0|   32|          0|
    |var_yres_virtual_rea_reg_487  |  32|   0|   32|          0|
    |zext_ln41_reg_508             |  29|   0|   32|          3|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 205|   0|  208|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   imsttfb_check_var  | return value |
|ap_return                    | out |   32| ap_ctrl_hs |   imsttfb_check_var  | return value |
|var_bits_per_pixel           |  in |   32|   ap_none  |  var_bits_per_pixel  |    pointer   |
|var_xres_virtual             |  in |   32|   ap_none  |   var_xres_virtual   |    pointer   |
|var_xres                     |  in |   32|   ap_none  |       var_xres       |    pointer   |
|var_yres_virtual_i           |  in |   32|   ap_ovld  |   var_yres_virtual   |    pointer   |
|var_yres_virtual_o           | out |   32|   ap_ovld  |   var_yres_virtual   |    pointer   |
|var_yres_virtual_o_ap_vld    | out |    1|   ap_ovld  |   var_yres_virtual   |    pointer   |
|var_yres                     |  in |   32|   ap_none  |       var_yres       |    pointer   |
|var_vmode                    | out |   32|   ap_vld   |       var_vmode      |    pointer   |
|var_vmode_ap_vld             | out |    1|   ap_vld   |       var_vmode      |    pointer   |
|var_height                   | out |   32|   ap_vld   |      var_height      |    pointer   |
|var_height_ap_vld            | out |    1|   ap_vld   |      var_height      |    pointer   |
|var_width                    | out |   32|   ap_vld   |       var_width      |    pointer   |
|var_width_ap_vld             | out |    1|   ap_vld   |       var_width      |    pointer   |
|var_left_margin              | out |   32|   ap_vld   |    var_left_margin   |    pointer   |
|var_left_margin_ap_vld       | out |    1|   ap_vld   |    var_left_margin   |    pointer   |
|var_right_margin             | out |   32|   ap_vld   |   var_right_margin   |    pointer   |
|var_right_margin_ap_vld      | out |    1|   ap_vld   |   var_right_margin   |    pointer   |
|var_upper_margin             | out |   32|   ap_vld   |   var_upper_margin   |    pointer   |
|var_upper_margin_ap_vld      | out |    1|   ap_vld   |   var_upper_margin   |    pointer   |
|var_lower_margin             | out |   32|   ap_vld   |   var_lower_margin   |    pointer   |
|var_lower_margin_ap_vld      | out |    1|   ap_vld   |   var_lower_margin   |    pointer   |
|var_hsync_len                | out |   32|   ap_vld   |     var_hsync_len    |    pointer   |
|var_hsync_len_ap_vld         | out |    1|   ap_vld   |     var_hsync_len    |    pointer   |
|var_vsync_len                | out |   32|   ap_vld   |     var_vsync_len    |    pointer   |
|var_vsync_len_ap_vld         | out |    1|   ap_vld   |     var_vsync_len    |    pointer   |
|var_transp_offset            | out |   32|   ap_vld   |   var_transp_offset  |    pointer   |
|var_transp_offset_ap_vld     | out |    1|   ap_vld   |   var_transp_offset  |    pointer   |
|var_transp_length            | out |   32|   ap_vld   |   var_transp_length  |    pointer   |
|var_transp_length_ap_vld     | out |    1|   ap_vld   |   var_transp_length  |    pointer   |
|var_transp_msb_right         | out |   32|   ap_vld   | var_transp_msb_right |    pointer   |
|var_transp_msb_right_ap_vld  | out |    1|   ap_vld   | var_transp_msb_right |    pointer   |
|var_blue_length              | out |   32|   ap_vld   |    var_blue_length   |    pointer   |
|var_blue_length_ap_vld       | out |    1|   ap_vld   |    var_blue_length   |    pointer   |
|var_blue_msb_right           | out |   32|   ap_vld   |  var_blue_msb_right  |    pointer   |
|var_blue_msb_right_ap_vld    | out |    1|   ap_vld   |  var_blue_msb_right  |    pointer   |
|var_blue_offset              | out |   32|   ap_vld   |    var_blue_offset   |    pointer   |
|var_blue_offset_ap_vld       | out |    1|   ap_vld   |    var_blue_offset   |    pointer   |
|var_green_offset             | out |   32|   ap_vld   |   var_green_offset   |    pointer   |
|var_green_offset_ap_vld      | out |    1|   ap_vld   |   var_green_offset   |    pointer   |
|var_green_length_i           |  in |   32|   ap_ovld  |   var_green_length   |    pointer   |
|var_green_length_o           | out |   32|   ap_ovld  |   var_green_length   |    pointer   |
|var_green_length_o_ap_vld    | out |    1|   ap_ovld  |   var_green_length   |    pointer   |
|var_green_msb_right          | out |   32|   ap_vld   |  var_green_msb_right |    pointer   |
|var_green_msb_right_ap_vld   | out |    1|   ap_vld   |  var_green_msb_right |    pointer   |
|var_red_offset               | out |   32|   ap_vld   |    var_red_offset    |    pointer   |
|var_red_offset_ap_vld        | out |    1|   ap_vld   |    var_red_offset    |    pointer   |
|var_red_length               | out |   32|   ap_vld   |    var_red_length    |    pointer   |
|var_red_length_ap_vld        | out |    1|   ap_vld   |    var_red_length    |    pointer   |
|var_red_msb_right            | out |   32|   ap_vld   |   var_red_msb_right  |    pointer   |
|var_red_msb_right_ap_vld     | out |    1|   ap_vld   |   var_red_msb_right  |    pointer   |
|var_nonstd                   |  in |   32|   ap_none  |      var_nonstd      |    pointer   |
|info_fix_smem_len            |  in |   32|   ap_none  |   info_fix_smem_len  |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 73 
2 --> 3 
3 --> 4 73 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_bits_per_pixel), !map !35"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_xres_virtual), !map !39"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_xres), !map !43"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_yres_virtual), !map !47"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_yres), !map !51"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_vmode), !map !55"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_height), !map !59"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_width), !map !63"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_left_margin), !map !67"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_right_margin), !map !71"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_upper_margin), !map !75"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_lower_margin), !map !79"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_hsync_len), !map !83"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_vsync_len), !map !87"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_offset), !map !91"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_length), !map !95"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_transp_msb_right), !map !99"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_length), !map !103"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_msb_right), !map !107"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_blue_offset), !map !111"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_offset), !map !115"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_length), !map !119"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_green_msb_right), !map !123"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_offset), !map !127"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_length), !map !131"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_red_msb_right), !map !135"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %var_nonstd), !map !139"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %info_fix_smem_len), !map !143"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !147"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @imsttfb_check_var_st) nounwind"   --->   Operation 103 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%var_bits_per_pixel_r = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_bits_per_pixel)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 104 'read' 'var_bits_per_pixel_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.54ns)   --->   "%empty = icmp eq i32 %var_bits_per_pixel_r, 32" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 105 'icmp' 'empty' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.54ns)   --->   "%empty_4 = icmp eq i32 %var_bits_per_pixel_r, 24" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 106 'icmp' 'empty_4' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node empty_9)   --->   "%empty_5 = or i1 %empty_4, %empty" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 107 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.54ns)   --->   "%empty_6 = icmp eq i32 %var_bits_per_pixel_r, 16" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 108 'icmp' 'empty_6' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_9)   --->   "%empty_7 = or i1 %empty_6, %empty_5" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 109 'or' 'empty_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.54ns)   --->   "%empty_8 = icmp eq i32 %var_bits_per_pixel_r, 8" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 110 'icmp' 'empty_8' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_9 = or i1 %empty_8, %empty_7" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 111 'or' 'empty_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %empty_9, label %._crit_edge, label %._crit_edge4" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%var_xres_virtual_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_xres_virtual)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 113 'read' 'var_xres_virtual_rea' <Predicate = (empty_9)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%var_xres_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_xres)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 114 'read' 'var_xres_read' <Predicate = (empty_9)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.54ns)   --->   "%icmp_ln34 = icmp slt i32 %var_xres_virtual_rea, %var_xres_read" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 115 'icmp' 'icmp_ln34' <Predicate = (empty_9)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %._crit_edge4, label %1" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 116 'br' <Predicate = (empty_9)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%var_yres_virtual_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_yres_virtual)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 117 'read' 'var_yres_virtual_rea' <Predicate = (empty_9 & !icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%var_yres_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_yres)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 118 'read' 'var_yres_read' <Predicate = (empty_9 & !icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.54ns)   --->   "%icmp_ln34_1 = icmp slt i32 %var_yres_virtual_rea, %var_yres_read" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 119 'icmp' 'icmp_ln34_1' <Predicate = (empty_9 & !icmp_ln34)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34_1, label %._crit_edge4, label %2" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 120 'br' <Predicate = (empty_9 & !icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%var_nonstd_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_nonstd)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 121 'read' 'var_nonstd_read' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.54ns)   --->   "%icmp_ln34_2 = icmp eq i32 %var_nonstd_read, 0" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 122 'icmp' 'icmp_ln34_2' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34_2, label %3, label %._crit_edge4" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:34]   --->   Operation 123 'br' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %var_bits_per_pixel_r, i32 3, i32 31)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i29 %trunc_ln to i32" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 125 'zext' 'zext_ln41' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (6.58ns)   --->   "%mul_ln41 = mul i32 %var_yres_read, %zext_ln41" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 126 'mul' 'mul_ln41' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "br label %11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:39]   --->   Operation 127 'br' <Predicate = (!icmp_ln34_2) | (icmp_ln34_1) | (icmp_ln34) | (!empty_9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.12>
ST_2 : Operation 128 [1/1] (6.58ns)   --->   "%mul_ln41_1 = mul i32 %mul_ln41, %var_xres_read" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 128 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%vram = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %info_fix_smem_len)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 129 'read' 'vram' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.54ns)   --->   "%icmp_ln41 = icmp sgt i32 %mul_ln41_1, %vram" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 130 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %._crit_edge9, label %4" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (6.58ns)   --->   "%mul_ln41_2 = mul i32 %var_yres_virtual_rea, %zext_ln41" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 132 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.12>
ST_3 : Operation 133 [1/1] (6.58ns)   --->   "%mul_ln41_3 = mul i32 %mul_ln41_2, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 133 'mul' 'mul_ln41_3' <Predicate = (!icmp_ln41)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.54ns)   --->   "%icmp_ln41_1 = icmp sgt i32 %mul_ln41_3, %vram" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 134 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41_1, label %._crit_edge9, label %5" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:41]   --->   Operation 135 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.08ns)   --->   "switch i32 %var_bits_per_pixel_r, label %._crit_edge11 [
    i32 8, label %6
    i32 16, label %7
    i32 24, label %9
    i32 32, label %10
  ]" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:45]   --->   Operation 136 'switch' <Predicate = (!icmp_ln41 & !icmp_ln41_1)> <Delay = 1.08>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:79]   --->   Operation 137 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:80]   --->   Operation 138 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:81]   --->   Operation 139 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:82]   --->   Operation 140 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:83]   --->   Operation 141 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:84]   --->   Operation 142 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 24)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:85]   --->   Operation 143 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:86]   --->   Operation 144 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:87]   --->   Operation 145 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 32)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:69]   --->   Operation 146 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:70]   --->   Operation 147 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:71]   --->   Operation 148 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:72]   --->   Operation 149 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:73]   --->   Operation 150 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:74]   --->   Operation 151 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:75]   --->   Operation 152 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:76]   --->   Operation 153 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:77]   --->   Operation 154 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 24)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%var_green_length_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %var_green_length)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:57]   --->   Operation 155 'read' 'var_green_length_rea' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.54ns)   --->   "%icmp_ln57 = icmp eq i32 %var_green_length_rea, 6" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:57]   --->   Operation 156 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %._crit_edge13.critedge, label %._crit_edge12" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:57]   --->   Operation 157 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 10)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:58]   --->   Operation 158 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & !icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:59]   --->   Operation 159 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & !icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:60]   --->   Operation 160 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & !icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:62]   --->   Operation 161 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & !icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br label %8" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:62]   --->   Operation 162 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & !icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:59]   --->   Operation 163 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:60]   --->   Operation 164 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "br label %8" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:61]   --->   Operation 165 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16 & icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:63]   --->   Operation 166 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 5)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:64]   --->   Operation 167 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:65]   --->   Operation 168 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:66]   --->   Operation 169 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:67]   --->   Operation 170 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 16)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:47]   --->   Operation 171 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:48]   --->   Operation 172 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:49]   --->   Operation 173 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:50]   --->   Operation 174 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:51]   --->   Operation 175 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_length, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:52]   --->   Operation 176 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_offset, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:53]   --->   Operation 177 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_length, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:54]   --->   Operation 178 'write' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:55]   --->   Operation 179 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & var_bits_per_pixel_r == 8)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.54ns)   --->   "%icmp_ln90 = icmp eq i32 %var_yres_read, %var_yres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:90]   --->   Operation 180 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln41 & !icmp_ln41_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %._crit_edge15, label %._crit_edge14" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:90]   --->   Operation 181 'br' <Predicate = (!icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln92 = shl i32 %vram, 3" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 182 'shl' 'shl_ln92' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 183 [36/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 183 'sdiv' 'sdiv_ln92' <Predicate = (!icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "br label %11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:43]   --->   Operation 184 'br' <Predicate = (icmp_ln41_1) | (icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 185 [35/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 185 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.58>
ST_5 : Operation 186 [34/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 186 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 187 [33/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 187 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 188 [32/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 188 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 189 [31/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 189 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.58>
ST_9 : Operation 190 [30/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 190 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.58>
ST_10 : Operation 191 [29/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 191 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.58>
ST_11 : Operation 192 [28/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 192 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 193 [27/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 193 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.58>
ST_13 : Operation 194 [26/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 194 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.58>
ST_14 : Operation 195 [25/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 195 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.58>
ST_15 : Operation 196 [24/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 196 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 197 [23/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 197 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 198 [22/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 198 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 199 [21/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 199 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.58>
ST_19 : Operation 200 [20/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 200 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.58>
ST_20 : Operation 201 [19/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 201 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.58>
ST_21 : Operation 202 [18/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 202 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 203 [17/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 203 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.58>
ST_23 : Operation 204 [16/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 204 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.58>
ST_24 : Operation 205 [15/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 205 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.58>
ST_25 : Operation 206 [14/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 206 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.58>
ST_26 : Operation 207 [13/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 207 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.58>
ST_27 : Operation 208 [12/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 208 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.58>
ST_28 : Operation 209 [11/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 209 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.58>
ST_29 : Operation 210 [10/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 210 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 211 [9/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 211 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.58>
ST_31 : Operation 212 [8/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 212 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.58>
ST_32 : Operation 213 [7/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 213 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.58>
ST_33 : Operation 214 [6/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 214 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.58>
ST_34 : Operation 215 [5/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 215 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.58>
ST_35 : Operation 216 [4/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 216 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.58>
ST_36 : Operation 217 [3/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 217 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.58>
ST_37 : Operation 218 [2/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 218 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.17>
ST_38 : Operation 219 [1/36] (2.58ns)   --->   "%sdiv_ln92 = sdiv i32 %shl_ln92, %var_bits_per_pixel_r" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 219 'sdiv' 'sdiv_ln92' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [36/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 220 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.58>
ST_39 : Operation 221 [35/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 221 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.58>
ST_40 : Operation 222 [34/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 222 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.58>
ST_41 : Operation 223 [33/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 223 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.58>
ST_42 : Operation 224 [32/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 224 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.58>
ST_43 : Operation 225 [31/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 225 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.58>
ST_44 : Operation 226 [30/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 226 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.58>
ST_45 : Operation 227 [29/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 227 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.58>
ST_46 : Operation 228 [28/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 228 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.58>
ST_47 : Operation 229 [27/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 229 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.58>
ST_48 : Operation 230 [26/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 230 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.58>
ST_49 : Operation 231 [25/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 231 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.58>
ST_50 : Operation 232 [24/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 232 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.58>
ST_51 : Operation 233 [23/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 233 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.58>
ST_52 : Operation 234 [22/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 234 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.58>
ST_53 : Operation 235 [21/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 235 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.58>
ST_54 : Operation 236 [20/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 236 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.58>
ST_55 : Operation 237 [19/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 237 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.58>
ST_56 : Operation 238 [18/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 238 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.58>
ST_57 : Operation 239 [17/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 239 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.58>
ST_58 : Operation 240 [16/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 240 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.58>
ST_59 : Operation 241 [15/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 241 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.58>
ST_60 : Operation 242 [14/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 242 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.58>
ST_61 : Operation 243 [13/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 243 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.58>
ST_62 : Operation 244 [12/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 244 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.58>
ST_63 : Operation 245 [11/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 245 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.58>
ST_64 : Operation 246 [10/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 246 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.58>
ST_65 : Operation 247 [9/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 247 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.58>
ST_66 : Operation 248 [8/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 248 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.58>
ST_67 : Operation 249 [7/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 249 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.58>
ST_68 : Operation 250 [6/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 250 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.58>
ST_69 : Operation 251 [5/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 251 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.58>
ST_70 : Operation 252 [4/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 252 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.58>
ST_71 : Operation 253 [3/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 253 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.58>
ST_72 : Operation 254 [2/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 254 'sdiv' 'sdiv_ln92_1' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.76>
ST_73 : Operation 255 [1/36] (2.58ns)   --->   "%sdiv_ln92_1 = sdiv i32 %sdiv_ln92, %var_xres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 255 'sdiv' 'sdiv_ln92_1' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 256 [1/1] (1.54ns)   --->   "%icmp_ln93 = icmp slt i32 %sdiv_ln92_1, %var_yres_virtual_rea" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:93]   --->   Operation 256 'icmp' 'icmp_ln93' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 257 [1/1] (0.63ns)   --->   "%select_ln93 = select i1 %icmp_ln93, i32 %var_yres_virtual_rea, i32 %sdiv_ln92_1" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:93]   --->   Operation 257 'select' 'select_ln93' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 258 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_yres_virtual, i32 %select_ln93)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:92]   --->   Operation 258 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 0.00>
ST_73 : Operation 259 [1/1] (0.00ns)   --->   "br label %._crit_edge14" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:95]   --->   Operation 259 'br' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1 & icmp_ln90)> <Delay = 0.00>
ST_73 : Operation 260 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_red_msb_right, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:97]   --->   Operation 260 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 261 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_green_msb_right, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:98]   --->   Operation 261 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 262 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_blue_msb_right, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:99]   --->   Operation 262 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 263 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_transp_msb_right, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:100]   --->   Operation 263 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 264 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_height, i32 -1)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:101]   --->   Operation 264 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 265 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_width, i32 -1)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:102]   --->   Operation 265 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 266 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_vmode, i32 0)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:103]   --->   Operation 266 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 267 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_right_margin, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:104]   --->   Operation 267 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 268 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_left_margin, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:104]   --->   Operation 268 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 269 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_lower_margin, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:105]   --->   Operation 269 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 270 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_upper_margin, i32 16)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:105]   --->   Operation 270 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 271 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_vsync_len, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:106]   --->   Operation 271 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 272 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %var_hsync_len, i32 8)" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:106]   --->   Operation 272 'write' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 273 [1/1] (0.00ns)   --->   "br label %11" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:107]   --->   Operation 273 'br' <Predicate = (empty_9 & !icmp_ln34 & !icmp_ln34_1 & icmp_ln34_2 & !icmp_ln41 & !icmp_ln41_1)> <Delay = 0.00>
ST_73 : Operation 274 [1/1] (0.00ns)   --->   "ret i32 0" [extr_.linuxdriversvideofbdevimsttfb.c_imsttfb_check_var_with_main.c:108]   --->   Operation 274 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ var_bits_per_pixel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_xres_virtual]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_xres]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_yres_virtual]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ var_yres]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_vmode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_left_margin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_right_margin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_upper_margin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_lower_margin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_hsync_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_vsync_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_transp_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_transp_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_transp_msb_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_blue_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_blue_msb_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_blue_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_green_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_green_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ var_green_msb_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_red_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_red_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_red_msb_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ var_nonstd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ info_fix_smem_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
var_bits_per_pixel_r (read         ) [ 00111111111111111111111111111111111111100000000000000000000000000000000000]
empty                (icmp         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_4              (icmp         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_5              (or           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_6              (icmp         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7              (or           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8              (icmp         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_9              (or           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
var_xres_virtual_rea (read         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111]
var_xres_read        (read         ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34            (icmp         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
var_yres_virtual_rea (read         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111]
var_yres_read        (read         ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_1          (icmp         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
var_nonstd_read      (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_2          (icmp         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln             (partselect   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41            (zext         ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41             (mul          ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41_1           (mul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
vram                 (read         ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln41            (icmp         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln41              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41_2           (mul          ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln41_3           (mul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln41_1          (icmp         ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln41              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln45          (switch       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln79           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln80           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln81           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln82           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln83           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln84           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln85           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln86           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln69           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln70           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln71           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln72           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln73           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln74           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln75           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln76           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln77              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
var_green_length_rea (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln57            (icmp         ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln58           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln59           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln60           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln62           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln59           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln60           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln61              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln63           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln64           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln65           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln66           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln47           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln48           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln49           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln50           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln51           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln52           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln53           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln54           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90            (icmp         ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln90              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln92             (shl          ) [ 00001111111111111111111111111111111111100000000000000000000000000000000000]
br_ln43              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln92            (sdiv         ) [ 00000000000000000000000000000000000000011111111111111111111111111111111111]
sdiv_ln92_1          (sdiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln93            (icmp         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln93          (select       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln92           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95              (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln97           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln98           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln99           (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln100          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln101          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln102          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln103          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln104          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln104          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln106          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln106          (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln107             (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln108            (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="var_bits_per_pixel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_bits_per_pixel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="var_xres_virtual">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_xres_virtual"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="var_xres">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_xres"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="var_yres_virtual">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_yres_virtual"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="var_yres">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_yres"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="var_vmode">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_vmode"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="var_height">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_height"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="var_width">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_width"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="var_left_margin">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_left_margin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="var_right_margin">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_right_margin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="var_upper_margin">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_upper_margin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="var_lower_margin">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_lower_margin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="var_hsync_len">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_hsync_len"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="var_vsync_len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_vsync_len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="var_transp_offset">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_transp_offset"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="var_transp_length">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_transp_length"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="var_transp_msb_right">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_transp_msb_right"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="var_blue_length">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_blue_length"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="var_blue_msb_right">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_blue_msb_right"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="var_blue_offset">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_blue_offset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="var_green_offset">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_green_offset"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="var_green_length">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_green_length"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="var_green_msb_right">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_green_msb_right"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="var_red_offset">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_red_offset"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="var_red_length">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_red_length"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="var_red_msb_right">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_red_msb_right"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="var_nonstd">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_nonstd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="info_fix_smem_len">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_fix_smem_len"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imsttfb_check_var_st"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="var_bits_per_pixel_r_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_bits_per_pixel_r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="var_xres_virtual_rea_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_xres_virtual_rea/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="var_xres_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_xres_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="var_yres_virtual_rea_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_yres_virtual_rea/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="var_yres_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_yres_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="var_nonstd_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_nonstd_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="vram_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vram/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/3 write_ln69/3 write_ln58/3 write_ln47/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/3 write_ln70/3 write_ln59/3 write_ln59/3 write_ln48/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/3 write_ln71/3 write_ln60/3 write_ln60/3 write_ln49/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/3 write_ln72/3 write_ln62/3 write_ln50/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/3 write_ln73/3 write_ln63/3 write_ln51/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/3 write_ln74/3 write_ln64/3 write_ln52/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/3 write_ln75/3 write_ln65/3 write_ln53/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/3 write_ln76/3 write_ln66/3 write_ln54/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="var_green_length_rea_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_green_length_rea/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln92_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/73 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln97_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/73 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln98_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/73 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln99_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/73 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln100_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/73 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln101_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/73 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln102_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/73 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln103_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/73 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln104_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/73 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln104_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/73 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln105_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/73 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln105_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/73 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln106_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/73 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln106_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/73 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_4/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="empty_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln34_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln34_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln34_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="29" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln41_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="29" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln41_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="29" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_ln41_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="32" slack="1"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln41_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln41_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="29" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln41_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="2"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_3/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln41_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="70"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln57_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln90_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="0" index="1" bw="32" slack="2"/>
<pin id="434" dir="1" index="2" bw="1" slack="70"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln92_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="3" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln92/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="2"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln92/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="37"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln92_1/38 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln93_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="72"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/73 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln93_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="72"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/73 "/>
</bind>
</comp>

<comp id="463" class="1005" name="var_bits_per_pixel_r_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="var_bits_per_pixel_r "/>
</bind>
</comp>

<comp id="468" class="1005" name="empty_9_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="72"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="472" class="1005" name="var_xres_virtual_rea_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="var_xres_virtual_rea "/>
</bind>
</comp>

<comp id="478" class="1005" name="var_xres_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_xres_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln34_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="72"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="487" class="1005" name="var_yres_virtual_rea_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_yres_virtual_rea "/>
</bind>
</comp>

<comp id="495" class="1005" name="var_yres_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="var_yres_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln34_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="72"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln34_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="72"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="zext_ln41_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="513" class="1005" name="mul_ln41_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="518" class="1005" name="vram_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vram "/>
</bind>
</comp>

<comp id="524" class="1005" name="icmp_ln41_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="528" class="1005" name="mul_ln41_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41_2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln41_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="70"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln90_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="70"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="544" class="1005" name="shl_ln92_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln92 "/>
</bind>
</comp>

<comp id="549" class="1005" name="sdiv_ln92_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln92 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="72" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="205"><net_src comp="86" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="207"><net_src comp="86" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="216"><net_src comp="80" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="88" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="88" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="80" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="80" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="90" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="90" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="90" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="90" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="96" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="102" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="108" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="114" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="120" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="90" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="78" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="114" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="126" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="198" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="466"><net_src comp="90" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="471"><net_src comp="358" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="96" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="481"><net_src comp="102" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="486"><net_src comp="364" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="108" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="498"><net_src comp="114" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="503"><net_src comp="370" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="376" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="392" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="516"><net_src comp="396" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="521"><net_src comp="126" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="527"><net_src comp="406" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="412" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="536"><net_src comp="420" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="431" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="435" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="552"><net_src comp="440" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="445" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: var_yres_virtual | {73 }
	Port: var_vmode | {73 }
	Port: var_height | {73 }
	Port: var_width | {73 }
	Port: var_left_margin | {73 }
	Port: var_right_margin | {73 }
	Port: var_upper_margin | {73 }
	Port: var_lower_margin | {73 }
	Port: var_hsync_len | {73 }
	Port: var_vsync_len | {73 }
	Port: var_transp_offset | {3 }
	Port: var_transp_length | {3 }
	Port: var_transp_msb_right | {73 }
	Port: var_blue_length | {3 }
	Port: var_blue_msb_right | {73 }
	Port: var_blue_offset | {3 }
	Port: var_green_offset | {3 }
	Port: var_green_length | {3 }
	Port: var_green_msb_right | {73 }
	Port: var_red_offset | {3 }
	Port: var_red_length | {3 }
	Port: var_red_msb_right | {73 }
 - Input state : 
	Port: imsttfb_check_var : var_bits_per_pixel | {1 }
	Port: imsttfb_check_var : var_xres_virtual | {1 }
	Port: imsttfb_check_var : var_xres | {1 }
	Port: imsttfb_check_var : var_yres_virtual | {1 }
	Port: imsttfb_check_var : var_yres | {1 }
	Port: imsttfb_check_var : var_green_length | {3 }
	Port: imsttfb_check_var : var_nonstd | {1 }
	Port: imsttfb_check_var : info_fix_smem_len | {2 }
  - Chain level:
	State 1
		empty_5 : 1
		empty_7 : 1
		empty_9 : 1
		br_ln34 : 1
		br_ln34 : 1
		br_ln34 : 1
		br_ln34 : 1
		zext_ln41 : 1
		mul_ln41 : 2
	State 2
		br_ln41 : 1
	State 3
		icmp_ln41_1 : 1
		br_ln41 : 2
		br_ln57 : 1
		br_ln90 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		sdiv_ln92_1 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		icmp_ln93 : 1
		select_ln93 : 2
		write_ln92 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_440            |    0    |   394   |   238   |
|          |            grp_fu_445            |    0    |   394   |   238   |
|----------|----------------------------------|---------|---------|---------|
|          |           empty_fu_322           |    0    |    0    |    18   |
|          |          empty_4_fu_328          |    0    |    0    |    18   |
|          |          empty_6_fu_340          |    0    |    0    |    18   |
|          |          empty_8_fu_352          |    0    |    0    |    18   |
|          |         icmp_ln34_fu_364         |    0    |    0    |    18   |
|   icmp   |        icmp_ln34_1_fu_370        |    0    |    0    |    18   |
|          |        icmp_ln34_2_fu_376        |    0    |    0    |    18   |
|          |         icmp_ln41_fu_406         |    0    |    0    |    18   |
|          |        icmp_ln41_1_fu_420        |    0    |    0    |    18   |
|          |         icmp_ln57_fu_425         |    0    |    0    |    18   |
|          |         icmp_ln90_fu_431         |    0    |    0    |    18   |
|          |         icmp_ln93_fu_450         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln41_fu_396         |    3    |    0    |    21   |
|    mul   |         mul_ln41_1_fu_402        |    3    |    0    |    21   |
|          |         mul_ln41_2_fu_412        |    3    |    0    |    21   |
|          |         mul_ln41_3_fu_416        |    3    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln93_fu_455        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_5_fu_334          |    0    |    0    |    6    |
|    or    |          empty_7_fu_346          |    0    |    0    |    6    |
|          |          empty_9_fu_358          |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|          |  var_bits_per_pixel_r_read_fu_90 |    0    |    0    |    0    |
|          |  var_xres_virtual_rea_read_fu_96 |    0    |    0    |    0    |
|          |     var_xres_read_read_fu_102    |    0    |    0    |    0    |
|   read   | var_yres_virtual_rea_read_fu_108 |    0    |    0    |    0    |
|          |     var_yres_read_read_fu_114    |    0    |    0    |    0    |
|          |    var_nonstd_read_read_fu_120   |    0    |    0    |    0    |
|          |         vram_read_fu_126         |    0    |    0    |    0    |
|          | var_green_length_rea_read_fu_198 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_132         |    0    |    0    |    0    |
|          |         grp_write_fu_140         |    0    |    0    |    0    |
|          |         grp_write_fu_148         |    0    |    0    |    0    |
|          |         grp_write_fu_156         |    0    |    0    |    0    |
|          |         grp_write_fu_164         |    0    |    0    |    0    |
|          |         grp_write_fu_172         |    0    |    0    |    0    |
|          |         grp_write_fu_180         |    0    |    0    |    0    |
|          |         grp_write_fu_188         |    0    |    0    |    0    |
|          |      write_ln92_write_fu_211     |    0    |    0    |    0    |
|          |      write_ln97_write_fu_218     |    0    |    0    |    0    |
|   write  |      write_ln98_write_fu_226     |    0    |    0    |    0    |
|          |      write_ln99_write_fu_234     |    0    |    0    |    0    |
|          |     write_ln100_write_fu_242     |    0    |    0    |    0    |
|          |     write_ln101_write_fu_250     |    0    |    0    |    0    |
|          |     write_ln102_write_fu_258     |    0    |    0    |    0    |
|          |     write_ln103_write_fu_266     |    0    |    0    |    0    |
|          |     write_ln104_write_fu_274     |    0    |    0    |    0    |
|          |     write_ln104_write_fu_282     |    0    |    0    |    0    |
|          |     write_ln105_write_fu_290     |    0    |    0    |    0    |
|          |     write_ln105_write_fu_298     |    0    |    0    |    0    |
|          |     write_ln106_write_fu_306     |    0    |    0    |    0    |
|          |     write_ln106_write_fu_314     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          trunc_ln_fu_382         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln41_fu_392         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |          shl_ln92_fu_435         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    12   |   788   |   826   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       empty_9_reg_468      |    1   |
|     icmp_ln34_1_reg_500    |    1   |
|     icmp_ln34_2_reg_504    |    1   |
|      icmp_ln34_reg_483     |    1   |
|     icmp_ln41_1_reg_533    |    1   |
|      icmp_ln41_reg_524     |    1   |
|      icmp_ln90_reg_540     |    1   |
|     mul_ln41_2_reg_528     |   32   |
|      mul_ln41_reg_513      |   32   |
|      sdiv_ln92_reg_549     |   32   |
|      shl_ln92_reg_544      |   32   |
|var_bits_per_pixel_r_reg_463|   32   |
|    var_xres_read_reg_478   |   32   |
|var_xres_virtual_rea_reg_472|   32   |
|    var_yres_read_reg_495   |   32   |
|var_yres_virtual_rea_reg_487|   32   |
|        vram_reg_518        |   32   |
|      zext_ln41_reg_508     |   32   |
+----------------------------+--------+
|            Total           |   359  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_132 |  p2  |   3  |   6  |   18   |
| grp_write_fu_140 |  p2  |   2  |   5  |   10   |
| grp_write_fu_148 |  p2  |   3  |   5  |   15   |
| grp_write_fu_156 |  p2  |   2  |   5  |   10   |
| grp_write_fu_172 |  p2  |   2  |   5  |   10   |
| grp_write_fu_180 |  p2  |   2  |   6  |   12   |
| grp_write_fu_188 |  p2  |   2  |   5  |   10   |
|    grp_fu_440    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_445    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   213  ||  9.686  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   788  |   826  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   18   |
|  Register |    -   |    -   |   359  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    9   |  1147  |   844  |
+-----------+--------+--------+--------+--------+
