
---------- Begin Simulation Statistics ----------
final_tick                                36882138500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64216                       # Simulator instruction rate (inst/s)
host_mem_usage                                8830128                       # Number of bytes of host memory used
host_op_rate                                   101740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   171.30                       # Real time elapsed on the host
host_tick_rate                              209277395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      17427911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035849                       # Number of seconds simulated
sim_ticks                                 35848805500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          18664378                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18581763                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15621644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.169760                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.169760                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            407461                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           412388                       # number of floating regfile writes
system.switch_cpus.idleCycles                   37512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       175655                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3644819                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.542490                       # Inst execution rate
system.switch_cpus.iew.exec_refs              8045405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3651787                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3311837                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4700317                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4001527                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     43154687                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4393618                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       334991                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      38895214                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         30065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         264779                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         31231                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1436                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        80514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        95141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          46678867                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36609904                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629828                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          29399640                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.510615                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               38819408                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         56477737                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        31149086                       # number of integer regfile writes
system.switch_cpus.ipc                       0.139475                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.139475                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       222889      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30585357     77.96%     78.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260619      0.66%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         6858      0.02%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          409      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           16      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         2601      0.01%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4031311     10.28%     89.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3302067      8.42%     97.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       413161      1.05%     98.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       404914      1.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       39230209                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          970147                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1799551                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       811299                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1629772                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              444162                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011322                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          220505     49.65%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     49.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15397      3.47%     53.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         66205     14.91%     68.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       116726     26.28%     94.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        25328      5.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38481335                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    148775761                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     35798605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     69059308                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           43153020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          39230209                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     27533021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10637                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1542                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     20973198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     71660099                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.547448                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.570821                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     62005769     86.53%     86.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1104644      1.54%     88.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1095588      1.53%     89.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2468737      3.45%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1013514      1.41%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       949390      1.32%     95.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1994867      2.78%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       462750      0.65%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       564840      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     71660099                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.547162                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       413931                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        80251                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4700317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4001527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15683051                       # number of misc regfile reads
system.switch_cpus.numCycles                 71697611                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       367194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734552                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4662106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4662106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4758046                       # number of overall hits
system.cpu.dcache.overall_hits::total         4758046                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       371271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373616                       # number of overall misses
system.cpu.dcache.overall_misses::total        373616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29899451997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29899451997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29899451997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29899451997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5033377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5033377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5131662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5131662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.073762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.072806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80532.689052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80532.689052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80027.225807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80027.225807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.916667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364341                       # number of writebacks
system.cpu.dcache.writebacks::total            364341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5187                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5187                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       366084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       366769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       366769                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29439615497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29439615497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29482115497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29482115497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.072731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.071472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80417.651405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80417.651405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80383.335279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80383.335279                       # average overall mshr miss latency
system.cpu.dcache.replacements                 366768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4020341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4020341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    162966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    162966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4029786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4029786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17254.208576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17254.208576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     65384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     65384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15330.363423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15330.363423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       641765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         641765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       361826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29736485997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29736485997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.360531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.360531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82184.491985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82184.491985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       361819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29374231497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29374231497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.360524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.360524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81184.878342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81184.878342                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        95940                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         95940                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2345                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2345                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        98285                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        98285                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.023859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.023859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          685                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          685                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     42500000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     42500000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.006970                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006970                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 62043.795620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62043.795620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.116187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5302521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.417173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   854.697194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   168.418993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.164472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          889                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10630093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10630093                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2352407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2352407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2352407                       # number of overall hits
system.cpu.icache.overall_hits::total         2352407                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          844                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          844                       # number of overall misses
system.cpu.icache.overall_misses::total           844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     56817500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56817500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     56817500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56817500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2353251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2353251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2353251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2353251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000359                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000359                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67319.312796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67319.312796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67319.312796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67319.312796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          426                       # number of writebacks
system.cpu.icache.writebacks::total               426                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          255                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          255                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41306500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70129.881154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70129.881154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70129.881154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70129.881154                       # average overall mshr miss latency
system.cpu.icache.replacements                    426                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2352407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2352407                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          844                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     56817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2353251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2353251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67319.312796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67319.312796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          255                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41306500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70129.881154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70129.881154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           805.173354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3604263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2627.013848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   740.647628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    64.525726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.063013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4707091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4707091                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  35848805500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5013                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5099                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           86                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5013                       # number of overall hits
system.l2.overall_hits::total                    5099                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          503                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       361756                       # number of demand (read+write) misses
system.l2.demand_misses::total                 362259                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          503                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       361756                       # number of overall misses
system.l2.overall_misses::total                362259                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28745002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28784512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39510000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28745002500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28784512500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       366769                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       366769                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.853990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986120                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.853990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986120                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78548.707753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79459.642687                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79458.377846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78548.707753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79459.642687                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79458.377846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357511                       # number of writebacks
system.l2.writebacks::total                    357511                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       361756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            362259                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       361756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           362259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25127442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25161922500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25127442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25161922500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.853990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.853990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986120                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68548.707753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69459.642687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69458.377846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68548.707753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69459.642687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69458.377846                       # average overall mshr miss latency
system.l2.replacements                         358299                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          425                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              425                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          425                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          425                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       361057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361057                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  28689640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28689640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       361819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79460.142027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79460.142027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       361057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         361057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  25079070500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25079070500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69460.142027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69460.142027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.853990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.853990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78548.707753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78548.707753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.853990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.853990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68548.707753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68548.707753                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     55362000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     55362000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.141212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79201.716738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79201.716738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     48372000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     48372000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.141212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69201.716738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69201.716738                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4288.441747                       # Cycle average of tags in use
system.l2.tags.total_refs                      741463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024494                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.983856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       938.075924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2485.100396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    64.949938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   798.331633                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.114511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.303357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.097453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970093                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6238686                       # Number of tag accesses
system.l2.tags.data_accesses                  6238686                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    357511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    361756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001809634500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1068900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             335154                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357511                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362259                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357511                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357511                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  361991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        22340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.213787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.307300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22307     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.070130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22313     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23184576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22880704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    646.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    638.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   35841395000                       # Total gap between requests
system.mem_ctrls.avgGap                      49795.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        32192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     23152384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22879616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 897993.658394001541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 645834182.675905346870                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 638225337.801004290581                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          503                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       361756                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       357511                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     13798000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  10191420500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 873368184250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27431.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28172.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2442912.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        32192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     23152384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23184576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22880704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22880704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          503                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       361756                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         362259                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       357511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        357511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       897994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    645834183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        646732176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       897994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       897994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    638255687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       638255687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    638255687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       897994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    645834183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1284987864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               362259                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              357494                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        22367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        22349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        22347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        22398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        22358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        22343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22339                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3412862250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1811295000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10205218500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9421.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28171.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              312648                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             308597                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        98508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   467.618792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   446.515782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   108.652968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          343      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4379      4.45%      4.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8277      8.40%     13.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4159      4.22%     17.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        81142     82.37%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           23      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          148      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        98508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23184576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22879616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              646.732176                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              638.225338                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       351280860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       186710205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290790620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     932907960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2829802560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13598426160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2314629120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21504547485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   599.867895                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5904765250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1197040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28747000250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       352066260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       187127655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1295738640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     933210720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2829802560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13591477290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2320476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21509899125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   600.017178                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5918125000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1197040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28733640500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357511                       # Transaction distribution
system.membus.trans_dist::CleanEvict              624                       # Transaction distribution
system.membus.trans_dist::ReadExReq            361057                       # Transaction distribution
system.membus.trans_dist::ReadExResp           361057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1082653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1082653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1082653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46065280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     46065280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46065280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362259                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362259    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362259                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2330566500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1916293750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4772281                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4337698                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       157844                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      4126548                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         4121077                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.867419                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           18914                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        20968                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        15532                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5436                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          895                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     27244379                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       157433                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     68170436                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.229156                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.078241                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     63391945     92.99%     92.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1605620      2.36%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       984394      1.44%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       750670      1.10%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       262875      0.39%     98.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       124452      0.18%     98.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       111674      0.16%     98.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        59026      0.09%     98.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       879780      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     68170436                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15621644                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2595425                       # Number of memory references committed
system.switch_cpus.commit.loads               1593724                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  24                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1415906                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              83836                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15601961                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9655                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        19201      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     12750913     81.62%     81.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       255685      1.64%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            7      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          164      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           38      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           16      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          195      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1552130      9.94%     93.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       959935      6.14%     99.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        41594      0.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        41766      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15621644                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       879780                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2033391                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      61639212                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6878233                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        844479                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         264779                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3682576                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           479                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       45519949                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2026                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4396674                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             3653736                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                   208                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses               2052510                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2493207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               30763149                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4772281                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4155523                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              68901015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          530486                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          132                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          472                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2353252                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         44035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     71660099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.711192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.110498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         61759454     86.18%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2735754      3.82%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           330467      0.46%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           558267      0.78%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           447267      0.62%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           602828      0.84%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           221781      0.31%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           275549      0.38%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4728732      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     71660099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.066561                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.429068                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2353342                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   130                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              268382                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3106591                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2755                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1436                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        2999825                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  36882138500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         264779                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2454211                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        60133553                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           7289078                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1518473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       44384699                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        269267                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         647854                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            256                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         554675                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     58602741                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           107228454                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         67836103                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            448615                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21895928                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         36706750                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2620899                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                108776872                       # The number of ROB reads
system.switch_cpus.rob.writes                89222802                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15621644                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          426                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           589                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1604                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1100306                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1101910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46791040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46856000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358299                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22880704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000227                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725492     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    165      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725657                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36882138500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          732043000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            883500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         550153500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
