
VUTBR-FIT-SEN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001998  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08001a58  08001a58  00011a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001b00  08001b00  00011b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001b04  08001b04  00011b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08001b08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000110  20000068  08001b70  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000178  08001b70  00020178  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009b1b  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000017c5  00000000  00000000  00029bab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000219d  00000000  00000000  0002b370  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000480  00000000  00000000  0002d510  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000678  00000000  00000000  0002d990  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002c8e  00000000  00000000  0002e008  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001c49  00000000  00000000  00030c96  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000328df  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001234  00000000  00000000  0003295c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000009c  00000000  00000000  00033b90  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014d  00000000  00000000  00033c2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001a40 	.word	0x08001a40

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08001a40 	.word	0x08001a40

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fbfe 	bl	8000a4c <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f866 	bl	8000328 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f830 	bl	80002c8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f000 fe0f 	bl	8000ea0 <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000090 	.word	0x20000090

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000090 	.word	0x20000090

080002a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002aa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002ac:	f7ff fff6 	bl	800029c <HAL_GetTick>
  uint32_t wait = Delay;
 80002b0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002b4:	1c63      	adds	r3, r4, #1
 80002b6:	1e5a      	subs	r2, r3, #1
 80002b8:	4193      	sbcs	r3, r2
 80002ba:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002bc:	f7ff ffee 	bl	800029c <HAL_GetTick>
 80002c0:	1b40      	subs	r0, r0, r5
 80002c2:	42a0      	cmp	r0, r4
 80002c4:	d3fa      	bcc.n	80002bc <HAL_Delay+0x14>
  {
  }
}
 80002c6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002cc:	2800      	cmp	r0, #0
 80002ce:	da14      	bge.n	80002fa <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	230f      	movs	r3, #15
 80002d2:	b2c0      	uxtb	r0, r0
 80002d4:	4003      	ands	r3, r0
 80002d6:	3b08      	subs	r3, #8
 80002d8:	4a11      	ldr	r2, [pc, #68]	; (8000320 <HAL_NVIC_SetPriority+0x58>)
 80002da:	089b      	lsrs	r3, r3, #2
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	189b      	adds	r3, r3, r2
 80002e0:	2203      	movs	r2, #3
 80002e2:	4010      	ands	r0, r2
 80002e4:	4090      	lsls	r0, r2
 80002e6:	32fc      	adds	r2, #252	; 0xfc
 80002e8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f0:	69dc      	ldr	r4, [r3, #28]
 80002f2:	43ac      	bics	r4, r5
 80002f4:	4321      	orrs	r1, r4
 80002f6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002f8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fa:	2503      	movs	r5, #3
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	4028      	ands	r0, r5
 8000300:	40a8      	lsls	r0, r5
 8000302:	35fc      	adds	r5, #252	; 0xfc
 8000304:	002e      	movs	r6, r5
 8000306:	4a07      	ldr	r2, [pc, #28]	; (8000324 <HAL_NVIC_SetPriority+0x5c>)
 8000308:	009b      	lsls	r3, r3, #2
 800030a:	189b      	adds	r3, r3, r2
 800030c:	22c0      	movs	r2, #192	; 0xc0
 800030e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000310:	4029      	ands	r1, r5
 8000312:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	0092      	lsls	r2, r2, #2
 8000316:	589c      	ldr	r4, [r3, r2]
 8000318:	43b4      	bics	r4, r6
 800031a:	4321      	orrs	r1, r4
 800031c:	5099      	str	r1, [r3, r2]
 800031e:	e7eb      	b.n	80002f8 <HAL_NVIC_SetPriority+0x30>
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000e100 	.word	0xe000e100

08000328 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <HAL_SYSTICK_Config+0x28>)
 800032a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800032c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032e:	4293      	cmp	r3, r2
 8000330:	d80d      	bhi.n	800034e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000332:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000334:	4a07      	ldr	r2, [pc, #28]	; (8000354 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	4808      	ldr	r0, [pc, #32]	; (8000358 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	6a03      	ldr	r3, [r0, #32]
 800033c:	0609      	lsls	r1, r1, #24
 800033e:	021b      	lsls	r3, r3, #8
 8000340:	0a1b      	lsrs	r3, r3, #8
 8000342:	430b      	orrs	r3, r1
 8000344:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000346:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000348:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800034e:	4770      	bx	lr
 8000350:	00ffffff 	.word	0x00ffffff
 8000354:	e000e010 	.word	0xe000e010
 8000358:	e000ed00 	.word	0xe000ed00

0800035c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800035c:	4b05      	ldr	r3, [pc, #20]	; (8000374 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800035e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000360:	2804      	cmp	r0, #4
 8000362:	d102      	bne.n	800036a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000364:	4310      	orrs	r0, r2
 8000366:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000368:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800036a:	2104      	movs	r1, #4
 800036c:	438a      	bics	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
}
 8000370:	e7fa      	b.n	8000368 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	e000e010 	.word	0xe000e010

08000378 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000378:	4770      	bx	lr

0800037a <HAL_SYSTICK_IRQHandler>:
{
 800037a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800037c:	f7ff fffc 	bl	8000378 <HAL_SYSTICK_Callback>
}
 8000380:	bd10      	pop	{r4, pc}
	...

08000384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000384:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000386:	680b      	ldr	r3, [r1, #0]
{ 
 8000388:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800038a:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 800038c:	2300      	movs	r3, #0
{ 
 800038e:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000390:	9a02      	ldr	r2, [sp, #8]
 8000392:	40da      	lsrs	r2, r3
 8000394:	d101      	bne.n	800039a <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000396:	b007      	add	sp, #28
 8000398:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800039a:	2201      	movs	r2, #1
 800039c:	409a      	lsls	r2, r3
 800039e:	9203      	str	r2, [sp, #12]
 80003a0:	9903      	ldr	r1, [sp, #12]
 80003a2:	9a02      	ldr	r2, [sp, #8]
 80003a4:	400a      	ands	r2, r1
 80003a6:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003a8:	d100      	bne.n	80003ac <HAL_GPIO_Init+0x28>
 80003aa:	e08c      	b.n	80004c6 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003ac:	9a01      	ldr	r2, [sp, #4]
 80003ae:	2110      	movs	r1, #16
 80003b0:	6852      	ldr	r2, [r2, #4]
 80003b2:	0016      	movs	r6, r2
 80003b4:	438e      	bics	r6, r1
 80003b6:	2e02      	cmp	r6, #2
 80003b8:	d10e      	bne.n	80003d8 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003ba:	2507      	movs	r5, #7
 80003bc:	401d      	ands	r5, r3
 80003be:	00ad      	lsls	r5, r5, #2
 80003c0:	3901      	subs	r1, #1
 80003c2:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003c4:	08dc      	lsrs	r4, r3, #3
 80003c6:	00a4      	lsls	r4, r4, #2
 80003c8:	1904      	adds	r4, r0, r4
 80003ca:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003cc:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003ce:	9901      	ldr	r1, [sp, #4]
 80003d0:	6909      	ldr	r1, [r1, #16]
 80003d2:	40a9      	lsls	r1, r5
 80003d4:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003d6:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003d8:	2403      	movs	r4, #3
 80003da:	005f      	lsls	r7, r3, #1
 80003dc:	40bc      	lsls	r4, r7
 80003de:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003e0:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e2:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003e4:	4025      	ands	r5, r4
 80003e6:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003e8:	2503      	movs	r5, #3
 80003ea:	4015      	ands	r5, r2
 80003ec:	40bd      	lsls	r5, r7
 80003ee:	4661      	mov	r1, ip
 80003f0:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003f2:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003f4:	2e01      	cmp	r6, #1
 80003f6:	d80f      	bhi.n	8000418 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003f8:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003fa:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003fc:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003fe:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000400:	40bd      	lsls	r5, r7
 8000402:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000404:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000406:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000408:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800040a:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800040c:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800040e:	2101      	movs	r1, #1
 8000410:	400d      	ands	r5, r1
 8000412:	409d      	lsls	r5, r3
 8000414:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000416:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000418:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800041a:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800041c:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800041e:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000420:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000422:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000424:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000426:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000428:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800042a:	420a      	tst	r2, r1
 800042c:	d04b      	beq.n	80004c6 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	2101      	movs	r1, #1
 8000430:	4c26      	ldr	r4, [pc, #152]	; (80004cc <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000432:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000434:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000436:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000438:	430d      	orrs	r5, r1
 800043a:	61a5      	str	r5, [r4, #24]
 800043c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800043e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000440:	400c      	ands	r4, r1
 8000442:	9405      	str	r4, [sp, #20]
 8000444:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000446:	240f      	movs	r4, #15
 8000448:	4921      	ldr	r1, [pc, #132]	; (80004d0 <HAL_GPIO_Init+0x14c>)
 800044a:	00ad      	lsls	r5, r5, #2
 800044c:	00b6      	lsls	r6, r6, #2
 800044e:	186d      	adds	r5, r5, r1
 8000450:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000452:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000454:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000456:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000458:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800045a:	2400      	movs	r4, #0
 800045c:	4288      	cmp	r0, r1
 800045e:	d00c      	beq.n	800047a <HAL_GPIO_Init+0xf6>
 8000460:	491c      	ldr	r1, [pc, #112]	; (80004d4 <HAL_GPIO_Init+0x150>)
 8000462:	3401      	adds	r4, #1
 8000464:	4288      	cmp	r0, r1
 8000466:	d008      	beq.n	800047a <HAL_GPIO_Init+0xf6>
 8000468:	491b      	ldr	r1, [pc, #108]	; (80004d8 <HAL_GPIO_Init+0x154>)
 800046a:	3401      	adds	r4, #1
 800046c:	4288      	cmp	r0, r1
 800046e:	d004      	beq.n	800047a <HAL_GPIO_Init+0xf6>
 8000470:	491a      	ldr	r1, [pc, #104]	; (80004dc <HAL_GPIO_Init+0x158>)
 8000472:	3403      	adds	r4, #3
 8000474:	4288      	cmp	r0, r1
 8000476:	d100      	bne.n	800047a <HAL_GPIO_Init+0xf6>
 8000478:	3c02      	subs	r4, #2
 800047a:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800047c:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800047e:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000480:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000482:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000484:	4c16      	ldr	r4, [pc, #88]	; (80004e0 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000486:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000488:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800048a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800048c:	03d1      	lsls	r1, r2, #15
 800048e:	d401      	bmi.n	8000494 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000490:	003e      	movs	r6, r7
 8000492:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000494:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000496:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000498:	9e00      	ldr	r6, [sp, #0]
 800049a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800049c:	0391      	lsls	r1, r2, #14
 800049e:	d401      	bmi.n	80004a4 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004a0:	003e      	movs	r6, r7
 80004a2:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004a4:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004a6:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004a8:	9e00      	ldr	r6, [sp, #0]
 80004aa:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004ac:	02d1      	lsls	r1, r2, #11
 80004ae:	d401      	bmi.n	80004b4 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004b0:	003e      	movs	r6, r7
 80004b2:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004b4:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004b6:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004b8:	9f00      	ldr	r7, [sp, #0]
 80004ba:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004bc:	0292      	lsls	r2, r2, #10
 80004be:	d401      	bmi.n	80004c4 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004c0:	402e      	ands	r6, r5
 80004c2:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004c4:	60e7      	str	r7, [r4, #12]
    position++;
 80004c6:	3301      	adds	r3, #1
 80004c8:	e762      	b.n	8000390 <HAL_GPIO_Init+0xc>
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40010000 	.word	0x40010000
 80004d4:	48000400 	.word	0x48000400
 80004d8:	48000800 	.word	0x48000800
 80004dc:	48000c00 	.word	0x48000c00
 80004e0:	40010400 	.word	0x40010400

080004e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004e4:	2a00      	cmp	r2, #0
 80004e6:	d001      	beq.n	80004ec <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004e8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004ea:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004ec:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004ee:	e7fc      	b.n	80004ea <HAL_GPIO_WritePin+0x6>

080004f0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80004f0:	6943      	ldr	r3, [r0, #20]
 80004f2:	4059      	eors	r1, r3
 80004f4:	6141      	str	r1, [r0, #20]
}
 80004f6:	4770      	bx	lr

080004f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004fa:	6803      	ldr	r3, [r0, #0]
{
 80004fc:	b085      	sub	sp, #20
 80004fe:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000500:	07db      	lsls	r3, r3, #31
 8000502:	d42f      	bmi.n	8000564 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000504:	682b      	ldr	r3, [r5, #0]
 8000506:	079b      	lsls	r3, r3, #30
 8000508:	d500      	bpl.n	800050c <HAL_RCC_OscConfig+0x14>
 800050a:	e081      	b.n	8000610 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800050c:	682b      	ldr	r3, [r5, #0]
 800050e:	071b      	lsls	r3, r3, #28
 8000510:	d500      	bpl.n	8000514 <HAL_RCC_OscConfig+0x1c>
 8000512:	e0bc      	b.n	800068e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000514:	682b      	ldr	r3, [r5, #0]
 8000516:	075b      	lsls	r3, r3, #29
 8000518:	d500      	bpl.n	800051c <HAL_RCC_OscConfig+0x24>
 800051a:	e0df      	b.n	80006dc <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800051c:	682b      	ldr	r3, [r5, #0]
 800051e:	06db      	lsls	r3, r3, #27
 8000520:	d51a      	bpl.n	8000558 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000522:	696a      	ldr	r2, [r5, #20]
 8000524:	4cb5      	ldr	r4, [pc, #724]	; (80007fc <HAL_RCC_OscConfig+0x304>)
 8000526:	2304      	movs	r3, #4
 8000528:	2a01      	cmp	r2, #1
 800052a:	d000      	beq.n	800052e <HAL_RCC_OscConfig+0x36>
 800052c:	e14b      	b.n	80007c6 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800052e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000530:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000532:	430b      	orrs	r3, r1
 8000534:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000536:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000538:	431a      	orrs	r2, r3
 800053a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800053c:	f7ff feae 	bl	800029c <HAL_GetTick>
 8000540:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000544:	4233      	tst	r3, r6
 8000546:	d100      	bne.n	800054a <HAL_RCC_OscConfig+0x52>
 8000548:	e136      	b.n	80007b8 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800054a:	21f8      	movs	r1, #248	; 0xf8
 800054c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800054e:	69ab      	ldr	r3, [r5, #24]
 8000550:	438a      	bics	r2, r1
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	4313      	orrs	r3, r2
 8000556:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000558:	6a29      	ldr	r1, [r5, #32]
 800055a:	2900      	cmp	r1, #0
 800055c:	d000      	beq.n	8000560 <HAL_RCC_OscConfig+0x68>
 800055e:	e159      	b.n	8000814 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000560:	2000      	movs	r0, #0
 8000562:	e013      	b.n	800058c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000564:	210c      	movs	r1, #12
 8000566:	4ca5      	ldr	r4, [pc, #660]	; (80007fc <HAL_RCC_OscConfig+0x304>)
 8000568:	6862      	ldr	r2, [r4, #4]
 800056a:	400a      	ands	r2, r1
 800056c:	2a04      	cmp	r2, #4
 800056e:	d006      	beq.n	800057e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000570:	6863      	ldr	r3, [r4, #4]
 8000572:	400b      	ands	r3, r1
 8000574:	2b08      	cmp	r3, #8
 8000576:	d10b      	bne.n	8000590 <HAL_RCC_OscConfig+0x98>
 8000578:	6863      	ldr	r3, [r4, #4]
 800057a:	03db      	lsls	r3, r3, #15
 800057c:	d508      	bpl.n	8000590 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800057e:	6823      	ldr	r3, [r4, #0]
 8000580:	039b      	lsls	r3, r3, #14
 8000582:	d5bf      	bpl.n	8000504 <HAL_RCC_OscConfig+0xc>
 8000584:	686b      	ldr	r3, [r5, #4]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d1bc      	bne.n	8000504 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800058a:	2001      	movs	r0, #1
}
 800058c:	b005      	add	sp, #20
 800058e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000590:	686b      	ldr	r3, [r5, #4]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d113      	bne.n	80005be <HAL_RCC_OscConfig+0xc6>
 8000596:	2380      	movs	r3, #128	; 0x80
 8000598:	6822      	ldr	r2, [r4, #0]
 800059a:	025b      	lsls	r3, r3, #9
 800059c:	4313      	orrs	r3, r2
 800059e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005a0:	f7ff fe7c 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005a6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a8:	02b6      	lsls	r6, r6, #10
 80005aa:	6823      	ldr	r3, [r4, #0]
 80005ac:	4233      	tst	r3, r6
 80005ae:	d1a9      	bne.n	8000504 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005b0:	f7ff fe74 	bl	800029c <HAL_GetTick>
 80005b4:	1bc0      	subs	r0, r0, r7
 80005b6:	2864      	cmp	r0, #100	; 0x64
 80005b8:	d9f7      	bls.n	80005aa <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80005ba:	2003      	movs	r0, #3
 80005bc:	e7e6      	b.n	800058c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d116      	bne.n	80005f0 <HAL_RCC_OscConfig+0xf8>
 80005c2:	6823      	ldr	r3, [r4, #0]
 80005c4:	4a8e      	ldr	r2, [pc, #568]	; (8000800 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005c6:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005c8:	4013      	ands	r3, r2
 80005ca:	6023      	str	r3, [r4, #0]
 80005cc:	6823      	ldr	r3, [r4, #0]
 80005ce:	4a8d      	ldr	r2, [pc, #564]	; (8000804 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005d0:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005d2:	4013      	ands	r3, r2
 80005d4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005d6:	f7ff fe61 	bl	800029c <HAL_GetTick>
 80005da:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005dc:	6823      	ldr	r3, [r4, #0]
 80005de:	4233      	tst	r3, r6
 80005e0:	d100      	bne.n	80005e4 <HAL_RCC_OscConfig+0xec>
 80005e2:	e78f      	b.n	8000504 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005e4:	f7ff fe5a 	bl	800029c <HAL_GetTick>
 80005e8:	1bc0      	subs	r0, r0, r7
 80005ea:	2864      	cmp	r0, #100	; 0x64
 80005ec:	d9f6      	bls.n	80005dc <HAL_RCC_OscConfig+0xe4>
 80005ee:	e7e4      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005f0:	2b05      	cmp	r3, #5
 80005f2:	d105      	bne.n	8000600 <HAL_RCC_OscConfig+0x108>
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	6822      	ldr	r2, [r4, #0]
 80005f8:	02db      	lsls	r3, r3, #11
 80005fa:	4313      	orrs	r3, r2
 80005fc:	6023      	str	r3, [r4, #0]
 80005fe:	e7ca      	b.n	8000596 <HAL_RCC_OscConfig+0x9e>
 8000600:	6823      	ldr	r3, [r4, #0]
 8000602:	4a7f      	ldr	r2, [pc, #508]	; (8000800 <HAL_RCC_OscConfig+0x308>)
 8000604:	4013      	ands	r3, r2
 8000606:	6023      	str	r3, [r4, #0]
 8000608:	6823      	ldr	r3, [r4, #0]
 800060a:	4a7e      	ldr	r2, [pc, #504]	; (8000804 <HAL_RCC_OscConfig+0x30c>)
 800060c:	4013      	ands	r3, r2
 800060e:	e7c6      	b.n	800059e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000610:	220c      	movs	r2, #12
 8000612:	4c7a      	ldr	r4, [pc, #488]	; (80007fc <HAL_RCC_OscConfig+0x304>)
 8000614:	6863      	ldr	r3, [r4, #4]
 8000616:	4213      	tst	r3, r2
 8000618:	d006      	beq.n	8000628 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800061a:	6863      	ldr	r3, [r4, #4]
 800061c:	4013      	ands	r3, r2
 800061e:	2b08      	cmp	r3, #8
 8000620:	d110      	bne.n	8000644 <HAL_RCC_OscConfig+0x14c>
 8000622:	6863      	ldr	r3, [r4, #4]
 8000624:	03db      	lsls	r3, r3, #15
 8000626:	d40d      	bmi.n	8000644 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000628:	6823      	ldr	r3, [r4, #0]
 800062a:	079b      	lsls	r3, r3, #30
 800062c:	d502      	bpl.n	8000634 <HAL_RCC_OscConfig+0x13c>
 800062e:	68eb      	ldr	r3, [r5, #12]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d1aa      	bne.n	800058a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000634:	21f8      	movs	r1, #248	; 0xf8
 8000636:	6822      	ldr	r2, [r4, #0]
 8000638:	692b      	ldr	r3, [r5, #16]
 800063a:	438a      	bics	r2, r1
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	4313      	orrs	r3, r2
 8000640:	6023      	str	r3, [r4, #0]
 8000642:	e763      	b.n	800050c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000644:	68ea      	ldr	r2, [r5, #12]
 8000646:	2301      	movs	r3, #1
 8000648:	2a00      	cmp	r2, #0
 800064a:	d00f      	beq.n	800066c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 800064c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800064e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000650:	4313      	orrs	r3, r2
 8000652:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000654:	f7ff fe22 	bl	800029c <HAL_GetTick>
 8000658:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800065a:	6823      	ldr	r3, [r4, #0]
 800065c:	4233      	tst	r3, r6
 800065e:	d1e9      	bne.n	8000634 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000660:	f7ff fe1c 	bl	800029c <HAL_GetTick>
 8000664:	1bc0      	subs	r0, r0, r7
 8000666:	2802      	cmp	r0, #2
 8000668:	d9f7      	bls.n	800065a <HAL_RCC_OscConfig+0x162>
 800066a:	e7a6      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 800066c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800066e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000670:	439a      	bics	r2, r3
 8000672:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000674:	f7ff fe12 	bl	800029c <HAL_GetTick>
 8000678:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800067a:	6823      	ldr	r3, [r4, #0]
 800067c:	4233      	tst	r3, r6
 800067e:	d100      	bne.n	8000682 <HAL_RCC_OscConfig+0x18a>
 8000680:	e744      	b.n	800050c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000682:	f7ff fe0b 	bl	800029c <HAL_GetTick>
 8000686:	1bc0      	subs	r0, r0, r7
 8000688:	2802      	cmp	r0, #2
 800068a:	d9f6      	bls.n	800067a <HAL_RCC_OscConfig+0x182>
 800068c:	e795      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800068e:	69ea      	ldr	r2, [r5, #28]
 8000690:	2301      	movs	r3, #1
 8000692:	4c5a      	ldr	r4, [pc, #360]	; (80007fc <HAL_RCC_OscConfig+0x304>)
 8000694:	2a00      	cmp	r2, #0
 8000696:	d010      	beq.n	80006ba <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000698:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800069a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800069c:	4313      	orrs	r3, r2
 800069e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006a0:	f7ff fdfc 	bl	800029c <HAL_GetTick>
 80006a4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006a8:	4233      	tst	r3, r6
 80006aa:	d000      	beq.n	80006ae <HAL_RCC_OscConfig+0x1b6>
 80006ac:	e732      	b.n	8000514 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006ae:	f7ff fdf5 	bl	800029c <HAL_GetTick>
 80006b2:	1bc0      	subs	r0, r0, r7
 80006b4:	2802      	cmp	r0, #2
 80006b6:	d9f6      	bls.n	80006a6 <HAL_RCC_OscConfig+0x1ae>
 80006b8:	e77f      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80006ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006bc:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006be:	439a      	bics	r2, r3
 80006c0:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006c2:	f7ff fdeb 	bl	800029c <HAL_GetTick>
 80006c6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006ca:	4233      	tst	r3, r6
 80006cc:	d100      	bne.n	80006d0 <HAL_RCC_OscConfig+0x1d8>
 80006ce:	e721      	b.n	8000514 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006d0:	f7ff fde4 	bl	800029c <HAL_GetTick>
 80006d4:	1bc0      	subs	r0, r0, r7
 80006d6:	2802      	cmp	r0, #2
 80006d8:	d9f6      	bls.n	80006c8 <HAL_RCC_OscConfig+0x1d0>
 80006da:	e76e      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006dc:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006de:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e0:	4c46      	ldr	r4, [pc, #280]	; (80007fc <HAL_RCC_OscConfig+0x304>)
 80006e2:	0552      	lsls	r2, r2, #21
 80006e4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80006e6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e8:	4213      	tst	r3, r2
 80006ea:	d108      	bne.n	80006fe <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	69e3      	ldr	r3, [r4, #28]
 80006ee:	4313      	orrs	r3, r2
 80006f0:	61e3      	str	r3, [r4, #28]
 80006f2:	69e3      	ldr	r3, [r4, #28]
 80006f4:	4013      	ands	r3, r2
 80006f6:	9303      	str	r3, [sp, #12]
 80006f8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80006fa:	2301      	movs	r3, #1
 80006fc:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006fe:	2780      	movs	r7, #128	; 0x80
 8000700:	4e41      	ldr	r6, [pc, #260]	; (8000808 <HAL_RCC_OscConfig+0x310>)
 8000702:	007f      	lsls	r7, r7, #1
 8000704:	6833      	ldr	r3, [r6, #0]
 8000706:	423b      	tst	r3, r7
 8000708:	d006      	beq.n	8000718 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800070a:	68ab      	ldr	r3, [r5, #8]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d113      	bne.n	8000738 <HAL_RCC_OscConfig+0x240>
 8000710:	6a22      	ldr	r2, [r4, #32]
 8000712:	4313      	orrs	r3, r2
 8000714:	6223      	str	r3, [r4, #32]
 8000716:	e030      	b.n	800077a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000718:	6833      	ldr	r3, [r6, #0]
 800071a:	433b      	orrs	r3, r7
 800071c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800071e:	f7ff fdbd 	bl	800029c <HAL_GetTick>
 8000722:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000724:	6833      	ldr	r3, [r6, #0]
 8000726:	423b      	tst	r3, r7
 8000728:	d1ef      	bne.n	800070a <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800072a:	f7ff fdb7 	bl	800029c <HAL_GetTick>
 800072e:	9b01      	ldr	r3, [sp, #4]
 8000730:	1ac0      	subs	r0, r0, r3
 8000732:	2864      	cmp	r0, #100	; 0x64
 8000734:	d9f6      	bls.n	8000724 <HAL_RCC_OscConfig+0x22c>
 8000736:	e740      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
 8000738:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800073a:	2b00      	cmp	r3, #0
 800073c:	d114      	bne.n	8000768 <HAL_RCC_OscConfig+0x270>
 800073e:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000740:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000742:	4393      	bics	r3, r2
 8000744:	6223      	str	r3, [r4, #32]
 8000746:	6a23      	ldr	r3, [r4, #32]
 8000748:	3203      	adds	r2, #3
 800074a:	4393      	bics	r3, r2
 800074c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800074e:	f7ff fda5 	bl	800029c <HAL_GetTick>
 8000752:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000754:	6a23      	ldr	r3, [r4, #32]
 8000756:	423b      	tst	r3, r7
 8000758:	d025      	beq.n	80007a6 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800075a:	f7ff fd9f 	bl	800029c <HAL_GetTick>
 800075e:	4b2b      	ldr	r3, [pc, #172]	; (800080c <HAL_RCC_OscConfig+0x314>)
 8000760:	1b80      	subs	r0, r0, r6
 8000762:	4298      	cmp	r0, r3
 8000764:	d9f6      	bls.n	8000754 <HAL_RCC_OscConfig+0x25c>
 8000766:	e728      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000768:	2b05      	cmp	r3, #5
 800076a:	d10b      	bne.n	8000784 <HAL_RCC_OscConfig+0x28c>
 800076c:	6a21      	ldr	r1, [r4, #32]
 800076e:	3b01      	subs	r3, #1
 8000770:	430b      	orrs	r3, r1
 8000772:	6223      	str	r3, [r4, #32]
 8000774:	6a23      	ldr	r3, [r4, #32]
 8000776:	431a      	orrs	r2, r3
 8000778:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800077a:	f7ff fd8f 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800077e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000780:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000782:	e00d      	b.n	80007a0 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000784:	6a23      	ldr	r3, [r4, #32]
 8000786:	4393      	bics	r3, r2
 8000788:	2204      	movs	r2, #4
 800078a:	6223      	str	r3, [r4, #32]
 800078c:	6a23      	ldr	r3, [r4, #32]
 800078e:	4393      	bics	r3, r2
 8000790:	e7c0      	b.n	8000714 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000792:	f7ff fd83 	bl	800029c <HAL_GetTick>
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <HAL_RCC_OscConfig+0x314>)
 8000798:	1b80      	subs	r0, r0, r6
 800079a:	4298      	cmp	r0, r3
 800079c:	d900      	bls.n	80007a0 <HAL_RCC_OscConfig+0x2a8>
 800079e:	e70c      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007a0:	6a23      	ldr	r3, [r4, #32]
 80007a2:	423b      	tst	r3, r7
 80007a4:	d0f5      	beq.n	8000792 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 80007a6:	9b00      	ldr	r3, [sp, #0]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d000      	beq.n	80007ae <HAL_RCC_OscConfig+0x2b6>
 80007ac:	e6b6      	b.n	800051c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007ae:	69e3      	ldr	r3, [r4, #28]
 80007b0:	4a17      	ldr	r2, [pc, #92]	; (8000810 <HAL_RCC_OscConfig+0x318>)
 80007b2:	4013      	ands	r3, r2
 80007b4:	61e3      	str	r3, [r4, #28]
 80007b6:	e6b1      	b.n	800051c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007b8:	f7ff fd70 	bl	800029c <HAL_GetTick>
 80007bc:	1bc0      	subs	r0, r0, r7
 80007be:	2802      	cmp	r0, #2
 80007c0:	d800      	bhi.n	80007c4 <HAL_RCC_OscConfig+0x2cc>
 80007c2:	e6be      	b.n	8000542 <HAL_RCC_OscConfig+0x4a>
 80007c4:	e6f9      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007c6:	3205      	adds	r2, #5
 80007c8:	d103      	bne.n	80007d2 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007ca:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007cc:	439a      	bics	r2, r3
 80007ce:	6362      	str	r2, [r4, #52]	; 0x34
 80007d0:	e6bb      	b.n	800054a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007d4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007d6:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007d8:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007da:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007de:	4393      	bics	r3, r2
 80007e0:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007e2:	f7ff fd5b 	bl	800029c <HAL_GetTick>
 80007e6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007ea:	4233      	tst	r3, r6
 80007ec:	d100      	bne.n	80007f0 <HAL_RCC_OscConfig+0x2f8>
 80007ee:	e6b3      	b.n	8000558 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007f0:	f7ff fd54 	bl	800029c <HAL_GetTick>
 80007f4:	1bc0      	subs	r0, r0, r7
 80007f6:	2802      	cmp	r0, #2
 80007f8:	d9f6      	bls.n	80007e8 <HAL_RCC_OscConfig+0x2f0>
 80007fa:	e6de      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
 80007fc:	40021000 	.word	0x40021000
 8000800:	fffeffff 	.word	0xfffeffff
 8000804:	fffbffff 	.word	0xfffbffff
 8000808:	40007000 	.word	0x40007000
 800080c:	00001388 	.word	0x00001388
 8000810:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000814:	220c      	movs	r2, #12
 8000816:	4c26      	ldr	r4, [pc, #152]	; (80008b0 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000818:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800081a:	6863      	ldr	r3, [r4, #4]
 800081c:	4013      	ands	r3, r2
 800081e:	2b08      	cmp	r3, #8
 8000820:	d100      	bne.n	8000824 <HAL_RCC_OscConfig+0x32c>
 8000822:	e6b3      	b.n	800058c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000824:	6823      	ldr	r3, [r4, #0]
 8000826:	4a23      	ldr	r2, [pc, #140]	; (80008b4 <HAL_RCC_OscConfig+0x3bc>)
 8000828:	4013      	ands	r3, r2
 800082a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800082c:	2902      	cmp	r1, #2
 800082e:	d12f      	bne.n	8000890 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000830:	f7ff fd34 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000834:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000836:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000838:	04b6      	lsls	r6, r6, #18
 800083a:	6823      	ldr	r3, [r4, #0]
 800083c:	4233      	tst	r3, r6
 800083e:	d121      	bne.n	8000884 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000840:	220f      	movs	r2, #15
 8000842:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000844:	4393      	bics	r3, r2
 8000846:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000848:	4313      	orrs	r3, r2
 800084a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800084c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800084e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000850:	6862      	ldr	r2, [r4, #4]
 8000852:	430b      	orrs	r3, r1
 8000854:	4918      	ldr	r1, [pc, #96]	; (80008b8 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000856:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000858:	400a      	ands	r2, r1
 800085a:	4313      	orrs	r3, r2
 800085c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800085e:	2380      	movs	r3, #128	; 0x80
 8000860:	6822      	ldr	r2, [r4, #0]
 8000862:	045b      	lsls	r3, r3, #17
 8000864:	4313      	orrs	r3, r2
 8000866:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000868:	f7ff fd18 	bl	800029c <HAL_GetTick>
 800086c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800086e:	04ad      	lsls	r5, r5, #18
 8000870:	6823      	ldr	r3, [r4, #0]
 8000872:	422b      	tst	r3, r5
 8000874:	d000      	beq.n	8000878 <HAL_RCC_OscConfig+0x380>
 8000876:	e673      	b.n	8000560 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000878:	f7ff fd10 	bl	800029c <HAL_GetTick>
 800087c:	1b80      	subs	r0, r0, r6
 800087e:	2802      	cmp	r0, #2
 8000880:	d9f6      	bls.n	8000870 <HAL_RCC_OscConfig+0x378>
 8000882:	e69a      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000884:	f7ff fd0a 	bl	800029c <HAL_GetTick>
 8000888:	1bc0      	subs	r0, r0, r7
 800088a:	2802      	cmp	r0, #2
 800088c:	d9d5      	bls.n	800083a <HAL_RCC_OscConfig+0x342>
 800088e:	e694      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000890:	f7ff fd04 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000894:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000896:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000898:	04ad      	lsls	r5, r5, #18
 800089a:	6823      	ldr	r3, [r4, #0]
 800089c:	422b      	tst	r3, r5
 800089e:	d100      	bne.n	80008a2 <HAL_RCC_OscConfig+0x3aa>
 80008a0:	e65e      	b.n	8000560 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008a2:	f7ff fcfb 	bl	800029c <HAL_GetTick>
 80008a6:	1b80      	subs	r0, r0, r6
 80008a8:	2802      	cmp	r0, #2
 80008aa:	d9f6      	bls.n	800089a <HAL_RCC_OscConfig+0x3a2>
 80008ac:	e685      	b.n	80005ba <HAL_RCC_OscConfig+0xc2>
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	40021000 	.word	0x40021000
 80008b4:	feffffff 	.word	0xfeffffff
 80008b8:	ffc2ffff 	.word	0xffc2ffff

080008bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008bc:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008be:	4c14      	ldr	r4, [pc, #80]	; (8000910 <HAL_RCC_GetSysClockFreq+0x54>)
{
 80008c0:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008c2:	2210      	movs	r2, #16
 80008c4:	0021      	movs	r1, r4
 80008c6:	4668      	mov	r0, sp
 80008c8:	f000 fbbe 	bl	8001048 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80008cc:	0021      	movs	r1, r4
 80008ce:	ad04      	add	r5, sp, #16
 80008d0:	2210      	movs	r2, #16
 80008d2:	3110      	adds	r1, #16
 80008d4:	0028      	movs	r0, r5
 80008d6:	f000 fbb7 	bl	8001048 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80008da:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80008dc:	4e0d      	ldr	r6, [pc, #52]	; (8000914 <HAL_RCC_GetSysClockFreq+0x58>)
 80008de:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008e0:	401a      	ands	r2, r3
 80008e2:	2a08      	cmp	r2, #8
 80008e4:	d111      	bne.n	800090a <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80008e6:	200f      	movs	r0, #15
 80008e8:	466a      	mov	r2, sp
 80008ea:	0c99      	lsrs	r1, r3, #18
 80008ec:	4001      	ands	r1, r0
 80008ee:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008f0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80008f2:	4002      	ands	r2, r0
 80008f4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80008f6:	03db      	lsls	r3, r3, #15
 80008f8:	d505      	bpl.n	8000906 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80008fa:	4807      	ldr	r0, [pc, #28]	; (8000918 <HAL_RCC_GetSysClockFreq+0x5c>)
 80008fc:	f7ff fc18 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000900:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000902:	b008      	add	sp, #32
 8000904:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <HAL_RCC_GetSysClockFreq+0x60>)
 8000908:	e7fa      	b.n	8000900 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 800090a:	4803      	ldr	r0, [pc, #12]	; (8000918 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 800090c:	e7f9      	b.n	8000902 <HAL_RCC_GetSysClockFreq+0x46>
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	08001a58 	.word	0x08001a58
 8000914:	40021000 	.word	0x40021000
 8000918:	007a1200 	.word	0x007a1200
 800091c:	003d0900 	.word	0x003d0900

08000920 <HAL_RCC_ClockConfig>:
{
 8000920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000922:	2201      	movs	r2, #1
 8000924:	4c43      	ldr	r4, [pc, #268]	; (8000a34 <HAL_RCC_ClockConfig+0x114>)
{
 8000926:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000928:	6823      	ldr	r3, [r4, #0]
{
 800092a:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800092c:	4013      	ands	r3, r2
 800092e:	428b      	cmp	r3, r1
 8000930:	d31c      	bcc.n	800096c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000932:	6832      	ldr	r2, [r6, #0]
 8000934:	0793      	lsls	r3, r2, #30
 8000936:	d423      	bmi.n	8000980 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000938:	07d3      	lsls	r3, r2, #31
 800093a:	d429      	bmi.n	8000990 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800093c:	2301      	movs	r3, #1
 800093e:	6822      	ldr	r2, [r4, #0]
 8000940:	401a      	ands	r2, r3
 8000942:	4297      	cmp	r7, r2
 8000944:	d367      	bcc.n	8000a16 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000946:	6833      	ldr	r3, [r6, #0]
 8000948:	4c3b      	ldr	r4, [pc, #236]	; (8000a38 <HAL_RCC_ClockConfig+0x118>)
 800094a:	075b      	lsls	r3, r3, #29
 800094c:	d46a      	bmi.n	8000a24 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800094e:	f7ff ffb5 	bl	80008bc <HAL_RCC_GetSysClockFreq>
 8000952:	6863      	ldr	r3, [r4, #4]
 8000954:	4a39      	ldr	r2, [pc, #228]	; (8000a3c <HAL_RCC_ClockConfig+0x11c>)
 8000956:	061b      	lsls	r3, r3, #24
 8000958:	0f1b      	lsrs	r3, r3, #28
 800095a:	5cd3      	ldrb	r3, [r2, r3]
 800095c:	40d8      	lsrs	r0, r3
 800095e:	4b38      	ldr	r3, [pc, #224]	; (8000a40 <HAL_RCC_ClockConfig+0x120>)
 8000960:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000962:	2000      	movs	r0, #0
 8000964:	f7ff fc70 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 8000968:	2000      	movs	r0, #0
 800096a:	e008      	b.n	800097e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800096c:	6823      	ldr	r3, [r4, #0]
 800096e:	4393      	bics	r3, r2
 8000970:	430b      	orrs	r3, r1
 8000972:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000974:	6823      	ldr	r3, [r4, #0]
 8000976:	4013      	ands	r3, r2
 8000978:	4299      	cmp	r1, r3
 800097a:	d0da      	beq.n	8000932 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 800097c:	2001      	movs	r0, #1
}
 800097e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000980:	20f0      	movs	r0, #240	; 0xf0
 8000982:	492d      	ldr	r1, [pc, #180]	; (8000a38 <HAL_RCC_ClockConfig+0x118>)
 8000984:	684b      	ldr	r3, [r1, #4]
 8000986:	4383      	bics	r3, r0
 8000988:	68b0      	ldr	r0, [r6, #8]
 800098a:	4303      	orrs	r3, r0
 800098c:	604b      	str	r3, [r1, #4]
 800098e:	e7d3      	b.n	8000938 <HAL_RCC_ClockConfig+0x18>
 8000990:	4d29      	ldr	r5, [pc, #164]	; (8000a38 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000992:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000994:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000996:	2a01      	cmp	r2, #1
 8000998:	d11a      	bne.n	80009d0 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800099a:	039b      	lsls	r3, r3, #14
 800099c:	d5ee      	bpl.n	800097c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800099e:	2103      	movs	r1, #3
 80009a0:	686b      	ldr	r3, [r5, #4]
 80009a2:	438b      	bics	r3, r1
 80009a4:	4313      	orrs	r3, r2
 80009a6:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009a8:	f7ff fc78 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009ac:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009ae:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d115      	bne.n	80009e0 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009b4:	220c      	movs	r2, #12
 80009b6:	686b      	ldr	r3, [r5, #4]
 80009b8:	4013      	ands	r3, r2
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d0be      	beq.n	800093c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009be:	f7ff fc6d 	bl	800029c <HAL_GetTick>
 80009c2:	9b01      	ldr	r3, [sp, #4]
 80009c4:	1ac0      	subs	r0, r0, r3
 80009c6:	4b1f      	ldr	r3, [pc, #124]	; (8000a44 <HAL_RCC_ClockConfig+0x124>)
 80009c8:	4298      	cmp	r0, r3
 80009ca:	d9f3      	bls.n	80009b4 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 80009cc:	2003      	movs	r0, #3
 80009ce:	e7d6      	b.n	800097e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009d0:	2a02      	cmp	r2, #2
 80009d2:	d102      	bne.n	80009da <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009d4:	019b      	lsls	r3, r3, #6
 80009d6:	d4e2      	bmi.n	800099e <HAL_RCC_ClockConfig+0x7e>
 80009d8:	e7d0      	b.n	800097c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009da:	079b      	lsls	r3, r3, #30
 80009dc:	d4df      	bmi.n	800099e <HAL_RCC_ClockConfig+0x7e>
 80009de:	e7cd      	b.n	800097c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d012      	beq.n	8000a0a <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80009e4:	220c      	movs	r2, #12
 80009e6:	686b      	ldr	r3, [r5, #4]
 80009e8:	4213      	tst	r3, r2
 80009ea:	d0a7      	beq.n	800093c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009ec:	f7ff fc56 	bl	800029c <HAL_GetTick>
 80009f0:	9b01      	ldr	r3, [sp, #4]
 80009f2:	1ac0      	subs	r0, r0, r3
 80009f4:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <HAL_RCC_ClockConfig+0x124>)
 80009f6:	4298      	cmp	r0, r3
 80009f8:	d9f4      	bls.n	80009e4 <HAL_RCC_ClockConfig+0xc4>
 80009fa:	e7e7      	b.n	80009cc <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009fc:	f7ff fc4e 	bl	800029c <HAL_GetTick>
 8000a00:	9b01      	ldr	r3, [sp, #4]
 8000a02:	1ac0      	subs	r0, r0, r3
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <HAL_RCC_ClockConfig+0x124>)
 8000a06:	4298      	cmp	r0, r3
 8000a08:	d8e0      	bhi.n	80009cc <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a0a:	220c      	movs	r2, #12
 8000a0c:	686b      	ldr	r3, [r5, #4]
 8000a0e:	4013      	ands	r3, r2
 8000a10:	2b08      	cmp	r3, #8
 8000a12:	d1f3      	bne.n	80009fc <HAL_RCC_ClockConfig+0xdc>
 8000a14:	e792      	b.n	800093c <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a16:	6822      	ldr	r2, [r4, #0]
 8000a18:	439a      	bics	r2, r3
 8000a1a:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a1c:	6822      	ldr	r2, [r4, #0]
 8000a1e:	421a      	tst	r2, r3
 8000a20:	d1ac      	bne.n	800097c <HAL_RCC_ClockConfig+0x5c>
 8000a22:	e790      	b.n	8000946 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a24:	6863      	ldr	r3, [r4, #4]
 8000a26:	4a08      	ldr	r2, [pc, #32]	; (8000a48 <HAL_RCC_ClockConfig+0x128>)
 8000a28:	4013      	ands	r3, r2
 8000a2a:	68f2      	ldr	r2, [r6, #12]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	6063      	str	r3, [r4, #4]
 8000a30:	e78d      	b.n	800094e <HAL_RCC_ClockConfig+0x2e>
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	40022000 	.word	0x40022000
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	08001a83 	.word	0x08001a83
 8000a40:	20000000 	.word	0x20000000
 8000a44:	00001388 	.word	0x00001388
 8000a48:	fffff8ff 	.word	0xfffff8ff

08000a4c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a4c:	4b01      	ldr	r3, [pc, #4]	; (8000a54 <HAL_RCC_GetHCLKFreq+0x8>)
 8000a4e:	6818      	ldr	r0, [r3, #0]
}
 8000a50:	4770      	bx	lr
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	20000000 	.word	0x20000000

08000a58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000a58:	4b04      	ldr	r3, [pc, #16]	; (8000a6c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a5a:	4a05      	ldr	r2, [pc, #20]	; (8000a70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	055b      	lsls	r3, r3, #21
 8000a60:	0f5b      	lsrs	r3, r3, #29
 8000a62:	5cd3      	ldrb	r3, [r2, r3]
 8000a64:	4a03      	ldr	r2, [pc, #12]	; (8000a74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a66:	6810      	ldr	r0, [r2, #0]
 8000a68:	40d8      	lsrs	r0, r3
}    
 8000a6a:	4770      	bx	lr
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	08001a93 	.word	0x08001a93
 8000a74:	20000000 	.word	0x20000000

08000a78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000a78:	b570      	push	{r4, r5, r6, lr}
 8000a7a:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000a7c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000a7e:	69c2      	ldr	r2, [r0, #28]
 8000a80:	6883      	ldr	r3, [r0, #8]
 8000a82:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000a84:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000a86:	4303      	orrs	r3, r0
 8000a88:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000a8a:	4e3f      	ldr	r6, [pc, #252]	; (8000b88 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000a8c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000a8e:	483f      	ldr	r0, [pc, #252]	; (8000b8c <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000a90:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000a92:	4001      	ands	r1, r0
 8000a94:	430b      	orrs	r3, r1
 8000a96:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000a98:	686b      	ldr	r3, [r5, #4]
 8000a9a:	493d      	ldr	r1, [pc, #244]	; (8000b90 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000a9c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000a9e:	400b      	ands	r3, r1
 8000aa0:	68e1      	ldr	r1, [r4, #12]
 8000aa2:	430b      	orrs	r3, r1
 8000aa4:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000aa6:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000aa8:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000aaa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000aac:	4839      	ldr	r0, [pc, #228]	; (8000b94 <UART_SetConfig+0x11c>)
 8000aae:	4001      	ands	r1, r0
 8000ab0:	430b      	orrs	r3, r1
 8000ab2:	60ab      	str	r3, [r5, #8]
 8000ab4:	2380      	movs	r3, #128	; 0x80
 8000ab6:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000ab8:	42b5      	cmp	r5, r6
 8000aba:	d110      	bne.n	8000ade <UART_SetConfig+0x66>
 8000abc:	2003      	movs	r0, #3
 8000abe:	4936      	ldr	r1, [pc, #216]	; (8000b98 <UART_SetConfig+0x120>)
 8000ac0:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8000ac2:	4001      	ands	r1, r0
 8000ac4:	4835      	ldr	r0, [pc, #212]	; (8000b9c <UART_SetConfig+0x124>)
 8000ac6:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d013      	beq.n	8000af4 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8000acc:	2808      	cmp	r0, #8
 8000ace:	d858      	bhi.n	8000b82 <UART_SetConfig+0x10a>
 8000ad0:	f7ff fb24 	bl	800011c <__gnu_thumb1_case_uqi>
 8000ad4:	57425737 	.word	0x57425737
 8000ad8:	5757574b 	.word	0x5757574b
 8000adc:	50          	.byte	0x50
 8000add:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000ade:	4930      	ldr	r1, [pc, #192]	; (8000ba0 <UART_SetConfig+0x128>)
 8000ae0:	428d      	cmp	r5, r1
 8000ae2:	d14c      	bne.n	8000b7e <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d12c      	bne.n	8000b42 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000ae8:	f7ff ffb6 	bl	8000a58 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000aec:	6863      	ldr	r3, [r4, #4]
 8000aee:	0040      	lsls	r0, r0, #1
 8000af0:	085b      	lsrs	r3, r3, #1
 8000af2:	e00b      	b.n	8000b0c <UART_SetConfig+0x94>
    switch (clocksource)
 8000af4:	2808      	cmp	r0, #8
 8000af6:	d821      	bhi.n	8000b3c <UART_SetConfig+0xc4>
 8000af8:	f7ff fb06 	bl	8000108 <__gnu_thumb1_case_sqi>
 8000afc:	200520f6 	.word	0x200520f6
 8000b00:	20202018 	.word	0x20202018
 8000b04:	1b          	.byte	0x1b
 8000b05:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000b06:	6863      	ldr	r3, [r4, #4]
 8000b08:	0858      	lsrs	r0, r3, #1
 8000b0a:	4b26      	ldr	r3, [pc, #152]	; (8000ba4 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000b0c:	18c0      	adds	r0, r0, r3
 8000b0e:	6861      	ldr	r1, [r4, #4]
 8000b10:	f7ff fb0e 	bl	8000130 <__udivsi3>
 8000b14:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000b16:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000b18:	220f      	movs	r2, #15
 8000b1a:	0019      	movs	r1, r3
 8000b1c:	4391      	bics	r1, r2
 8000b1e:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000b20:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8000b22:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000b24:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000b26:	4313      	orrs	r3, r2
 8000b28:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8000b2a:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000b2c:	f7ff fec6 	bl	80008bc <HAL_RCC_GetSysClockFreq>
 8000b30:	e7dc      	b.n	8000aec <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000b32:	6863      	ldr	r3, [r4, #4]
 8000b34:	0858      	lsrs	r0, r3, #1
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	025b      	lsls	r3, r3, #9
 8000b3a:	e7e7      	b.n	8000b0c <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8000b3c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e7ea      	b.n	8000b18 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000b42:	f7ff ff89 	bl	8000a58 <HAL_RCC_GetPCLK1Freq>
 8000b46:	6861      	ldr	r1, [r4, #4]
 8000b48:	084b      	lsrs	r3, r1, #1
 8000b4a:	1818      	adds	r0, r3, r0
 8000b4c:	f7ff faf0 	bl	8000130 <__udivsi3>
 8000b50:	b280      	uxth	r0, r0
 8000b52:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8000b54:	2000      	movs	r0, #0
        break;
 8000b56:	e7e8      	b.n	8000b2a <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8000b58:	6861      	ldr	r1, [r4, #4]
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <UART_SetConfig+0x130>)
 8000b5c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000b5e:	18c0      	adds	r0, r0, r3
 8000b60:	f7ff fae6 	bl	8000130 <__udivsi3>
 8000b64:	b280      	uxth	r0, r0
 8000b66:	60f0      	str	r0, [r6, #12]
 8000b68:	e7f4      	b.n	8000b54 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000b6a:	f7ff fea7 	bl	80008bc <HAL_RCC_GetSysClockFreq>
 8000b6e:	6861      	ldr	r1, [r4, #4]
 8000b70:	084b      	lsrs	r3, r1, #1
 8000b72:	e7f4      	b.n	8000b5e <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	6861      	ldr	r1, [r4, #4]
 8000b78:	021b      	lsls	r3, r3, #8
 8000b7a:	0848      	lsrs	r0, r1, #1
 8000b7c:	e7ef      	b.n	8000b5e <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d0dc      	beq.n	8000b3c <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8000b82:	2001      	movs	r0, #1
  return ret;
 8000b84:	e7d1      	b.n	8000b2a <UART_SetConfig+0xb2>
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40013800 	.word	0x40013800
 8000b8c:	ffff69f3 	.word	0xffff69f3
 8000b90:	ffffcfff 	.word	0xffffcfff
 8000b94:	fffff4ff 	.word	0xfffff4ff
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	08001a78 	.word	0x08001a78
 8000ba0:	40004400 	.word	0x40004400
 8000ba4:	00f42400 	.word	0x00f42400
 8000ba8:	007a1200 	.word	0x007a1200

08000bac <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000bac:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000bae:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000bb0:	07da      	lsls	r2, r3, #31
 8000bb2:	d506      	bpl.n	8000bc2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8000bb4:	6801      	ldr	r1, [r0, #0]
 8000bb6:	4c28      	ldr	r4, [pc, #160]	; (8000c58 <UART_AdvFeatureConfig+0xac>)
 8000bb8:	684a      	ldr	r2, [r1, #4]
 8000bba:	4022      	ands	r2, r4
 8000bbc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8000bbe:	4322      	orrs	r2, r4
 8000bc0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8000bc2:	079a      	lsls	r2, r3, #30
 8000bc4:	d506      	bpl.n	8000bd4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8000bc6:	6801      	ldr	r1, [r0, #0]
 8000bc8:	4c24      	ldr	r4, [pc, #144]	; (8000c5c <UART_AdvFeatureConfig+0xb0>)
 8000bca:	684a      	ldr	r2, [r1, #4]
 8000bcc:	4022      	ands	r2, r4
 8000bce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000bd0:	4322      	orrs	r2, r4
 8000bd2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8000bd4:	075a      	lsls	r2, r3, #29
 8000bd6:	d506      	bpl.n	8000be6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8000bd8:	6801      	ldr	r1, [r0, #0]
 8000bda:	4c21      	ldr	r4, [pc, #132]	; (8000c60 <UART_AdvFeatureConfig+0xb4>)
 8000bdc:	684a      	ldr	r2, [r1, #4]
 8000bde:	4022      	ands	r2, r4
 8000be0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8000be2:	4322      	orrs	r2, r4
 8000be4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8000be6:	071a      	lsls	r2, r3, #28
 8000be8:	d506      	bpl.n	8000bf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8000bea:	6801      	ldr	r1, [r0, #0]
 8000bec:	4c1d      	ldr	r4, [pc, #116]	; (8000c64 <UART_AdvFeatureConfig+0xb8>)
 8000bee:	684a      	ldr	r2, [r1, #4]
 8000bf0:	4022      	ands	r2, r4
 8000bf2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000bf4:	4322      	orrs	r2, r4
 8000bf6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8000bf8:	06da      	lsls	r2, r3, #27
 8000bfa:	d506      	bpl.n	8000c0a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8000bfc:	6801      	ldr	r1, [r0, #0]
 8000bfe:	4c1a      	ldr	r4, [pc, #104]	; (8000c68 <UART_AdvFeatureConfig+0xbc>)
 8000c00:	688a      	ldr	r2, [r1, #8]
 8000c02:	4022      	ands	r2, r4
 8000c04:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8000c06:	4322      	orrs	r2, r4
 8000c08:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8000c0a:	069a      	lsls	r2, r3, #26
 8000c0c:	d506      	bpl.n	8000c1c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8000c0e:	6801      	ldr	r1, [r0, #0]
 8000c10:	4c16      	ldr	r4, [pc, #88]	; (8000c6c <UART_AdvFeatureConfig+0xc0>)
 8000c12:	688a      	ldr	r2, [r1, #8]
 8000c14:	4022      	ands	r2, r4
 8000c16:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8000c18:	4322      	orrs	r2, r4
 8000c1a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8000c1c:	065a      	lsls	r2, r3, #25
 8000c1e:	d510      	bpl.n	8000c42 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8000c20:	6801      	ldr	r1, [r0, #0]
 8000c22:	4d13      	ldr	r5, [pc, #76]	; (8000c70 <UART_AdvFeatureConfig+0xc4>)
 8000c24:	684a      	ldr	r2, [r1, #4]
 8000c26:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000c28:	402a      	ands	r2, r5
 8000c2a:	4322      	orrs	r2, r4
 8000c2c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8000c2e:	2280      	movs	r2, #128	; 0x80
 8000c30:	0352      	lsls	r2, r2, #13
 8000c32:	4294      	cmp	r4, r2
 8000c34:	d105      	bne.n	8000c42 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8000c36:	684a      	ldr	r2, [r1, #4]
 8000c38:	4c0e      	ldr	r4, [pc, #56]	; (8000c74 <UART_AdvFeatureConfig+0xc8>)
 8000c3a:	4022      	ands	r2, r4
 8000c3c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000c3e:	4322      	orrs	r2, r4
 8000c40:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8000c42:	061b      	lsls	r3, r3, #24
 8000c44:	d506      	bpl.n	8000c54 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8000c46:	6802      	ldr	r2, [r0, #0]
 8000c48:	490b      	ldr	r1, [pc, #44]	; (8000c78 <UART_AdvFeatureConfig+0xcc>)
 8000c4a:	6853      	ldr	r3, [r2, #4]
 8000c4c:	400b      	ands	r3, r1
 8000c4e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000c50:	430b      	orrs	r3, r1
 8000c52:	6053      	str	r3, [r2, #4]
  }
}
 8000c54:	bd30      	pop	{r4, r5, pc}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	fffdffff 	.word	0xfffdffff
 8000c5c:	fffeffff 	.word	0xfffeffff
 8000c60:	fffbffff 	.word	0xfffbffff
 8000c64:	ffff7fff 	.word	0xffff7fff
 8000c68:	ffffefff 	.word	0xffffefff
 8000c6c:	ffffdfff 	.word	0xffffdfff
 8000c70:	ffefffff 	.word	0xffefffff
 8000c74:	ff9fffff 	.word	0xff9fffff
 8000c78:	fff7ffff 	.word	0xfff7ffff

08000c7c <HAL_UART_Init>:
{
 8000c7c:	b570      	push	{r4, r5, r6, lr}
 8000c7e:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8000c80:	d101      	bne.n	8000c86 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8000c82:	2001      	movs	r0, #1
}
 8000c84:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8000c86:	0005      	movs	r5, r0
 8000c88:	3569      	adds	r5, #105	; 0x69
 8000c8a:	782b      	ldrb	r3, [r5, #0]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d104      	bne.n	8000c9c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8000c92:	0002      	movs	r2, r0
 8000c94:	3268      	adds	r2, #104	; 0x68
 8000c96:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8000c98:	f000 f92a 	bl	8000ef0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000c9c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000ca2:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8000ca4:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000ca6:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8000ca8:	438b      	bics	r3, r1
 8000caa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000cac:	f7ff fee4 	bl	8000a78 <UART_SetConfig>
 8000cb0:	2801      	cmp	r0, #1
 8000cb2:	d0e6      	beq.n	8000c82 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d002      	beq.n	8000cc0 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8000cba:	0020      	movs	r0, r4
 8000cbc:	f7ff ff76 	bl	8000bac <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000cc0:	6823      	ldr	r3, [r4, #0]
 8000cc2:	490b      	ldr	r1, [pc, #44]	; (8000cf0 <HAL_UART_Init+0x74>)
 8000cc4:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000cc6:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000cc8:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000cca:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000ccc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000cce:	689a      	ldr	r2, [r3, #8]
 8000cd0:	438a      	bics	r2, r1
 8000cd2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	6819      	ldr	r1, [r3, #0]
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 8000cdc:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8000cde:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ce0:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8000ce2:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8000ce4:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8000ce6:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8000ce8:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8000cea:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8000cec:	e7ca      	b.n	8000c84 <HAL_UART_Init+0x8>
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	fffff7ff 	.word	0xfffff7ff

08000cf4 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000cf4:	2310      	movs	r3, #16
{
 8000cf6:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000cf8:	22a0      	movs	r2, #160	; 0xa0
{
 8000cfa:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cfc:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfe:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000d00:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d02:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d04:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d06:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d08:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d0a:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0c:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d0e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d10:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d12:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d14:	f7ff fbf0 	bl	80004f8 <HAL_RCC_OscConfig>
 8000d18:	2800      	cmp	r0, #0
 8000d1a:	d000      	beq.n	8000d1e <SystemClock_Config+0x2a>
 8000d1c:	e7fe      	b.n	8000d1c <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d22:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d24:	0029      	movs	r1, r5
 8000d26:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d28:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2a:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d2c:	f7ff fdf8 	bl	8000920 <HAL_RCC_ClockConfig>
 8000d30:	1e04      	subs	r4, r0, #0
 8000d32:	d000      	beq.n	8000d36 <SystemClock_Config+0x42>
 8000d34:	e7fe      	b.n	8000d34 <SystemClock_Config+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000d36:	f7ff fe89 	bl	8000a4c <HAL_RCC_GetHCLKFreq>
 8000d3a:	21fa      	movs	r1, #250	; 0xfa
 8000d3c:	0089      	lsls	r1, r1, #2
 8000d3e:	f7ff f9f7 	bl	8000130 <__udivsi3>
 8000d42:	f7ff faf1 	bl	8000328 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d46:	2004      	movs	r0, #4
 8000d48:	f7ff fb08 	bl	800035c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	0022      	movs	r2, r4
 8000d50:	0021      	movs	r1, r4
 8000d52:	4240      	negs	r0, r0
 8000d54:	f7ff fab8 	bl	80002c8 <HAL_NVIC_SetPriority>
}
 8000d58:	b011      	add	sp, #68	; 0x44
 8000d5a:	bd30      	pop	{r4, r5, pc}

08000d5c <LDBlink>:
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

}

void LDBlink()
{
 8000d5c:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d5e:	2490      	movs	r4, #144	; 0x90
 8000d60:	05e4      	lsls	r4, r4, #23
 8000d62:	2120      	movs	r1, #32
 8000d64:	0020      	movs	r0, r4
 8000d66:	f7ff fbc3 	bl	80004f0 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8000d6a:	20c8      	movs	r0, #200	; 0xc8
 8000d6c:	f7ff fa9c 	bl	80002a8 <HAL_Delay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d70:	2120      	movs	r1, #32
 8000d72:	0020      	movs	r0, r4
 8000d74:	f7ff fbbc 	bl	80004f0 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8000d78:	20c8      	movs	r0, #200	; 0xc8
 8000d7a:	f7ff fa95 	bl	80002a8 <HAL_Delay>
}
 8000d7e:	bd10      	pop	{r4, pc}

08000d80 <main>:
{
 8000d80:	b570      	push	{r4, r5, r6, lr}
 8000d82:	b088      	sub	sp, #32
  HAL_Init();
 8000d84:	f7ff fa72 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8000d88:	f7ff ffb4 	bl	8000cf4 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8c:	2080      	movs	r0, #128	; 0x80
 8000d8e:	4b3c      	ldr	r3, [pc, #240]	; (8000e80 <main+0x100>)
 8000d90:	0300      	lsls	r0, r0, #12
 8000d92:	6959      	ldr	r1, [r3, #20]
  GPIO_InitStruct.Pin = B1_Pin;
 8000d94:	2680      	movs	r6, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d96:	4301      	orrs	r1, r0
 8000d98:	6159      	str	r1, [r3, #20]
 8000d9a:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9e:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000da0:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da2:	9200      	str	r2, [sp, #0]
 8000da4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000da6:	6959      	ldr	r1, [r3, #20]
 8000da8:	03c0      	lsls	r0, r0, #15
 8000daa:	4301      	orrs	r1, r0
 8000dac:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db0:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db4:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000db6:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db8:	9201      	str	r2, [sp, #4]
 8000dba:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbc:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000dbe:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	615a      	str	r2, [r3, #20]
 8000dc4:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc8:	400b      	ands	r3, r1
 8000dca:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000dcc:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dce:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000dd0:	f7ff fb88 	bl	80004e4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dd4:	4b2b      	ldr	r3, [pc, #172]	; (8000e84 <main+0x104>)
  GPIO_InitStruct.Pin = B1_Pin;
 8000dd6:	01b6      	lsls	r6, r6, #6
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	a903      	add	r1, sp, #12
 8000dda:	482b      	ldr	r0, [pc, #172]	; (8000e88 <main+0x108>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ddc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 8000dde:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f7ff facf 	bl	8000384 <HAL_GPIO_Init>
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000de6:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = Sensor_input_Pin;
 8000de8:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dea:	2303      	movs	r3, #3
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000dec:	a903      	add	r1, sp, #12
 8000dee:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = Sensor_input_Pin;
 8000df0:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000df2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000df6:	f7ff fac5 	bl	8000384 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dfa:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dfc:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	05c0      	lsls	r0, r0, #23
 8000e00:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e02:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e0a:	f7ff fabb 	bl	8000384 <HAL_GPIO_Init>
  huart1.Instance = USART1;
 8000e0e:	481f      	ldr	r0, [pc, #124]	; (8000e8c <main+0x10c>)
 8000e10:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <main+0x110>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e12:	350b      	adds	r5, #11
  huart1.Instance = USART1;
 8000e14:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8000e16:	2396      	movs	r3, #150	; 0x96
 8000e18:	019b      	lsls	r3, r3, #6
 8000e1a:	6043      	str	r3, [r0, #4]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000e1c:	2330      	movs	r3, #48	; 0x30
 8000e1e:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	015b      	lsls	r3, r3, #5
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e24:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e26:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e28:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e2a:	6145      	str	r5, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e2c:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e2e:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e30:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000e32:	6383      	str	r3, [r0, #56]	; 0x38
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000e34:	63c6      	str	r6, [r0, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e36:	f7ff ff21 	bl	8000c7c <HAL_UART_Init>
 8000e3a:	42a0      	cmp	r0, r4
 8000e3c:	d000      	beq.n	8000e40 <main+0xc0>
 8000e3e:	e7fe      	b.n	8000e3e <main+0xbe>
  huart2.Instance = USART2;
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <main+0x114>)
 8000e42:	4a15      	ldr	r2, [pc, #84]	; (8000e98 <main+0x118>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e44:	6098      	str	r0, [r3, #8]
  huart2.Instance = USART2;
 8000e46:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000e48:	2296      	movs	r2, #150	; 0x96
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e4a:	60d8      	str	r0, [r3, #12]
  huart2.Init.BaudRate = 38400;
 8000e4c:	0212      	lsls	r2, r2, #8
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e4e:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e50:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e52:	61d8      	str	r0, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e54:	6218      	str	r0, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e56:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e58:	0018      	movs	r0, r3
  huart2.Init.BaudRate = 38400;
 8000e5a:	605a      	str	r2, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e5c:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e5e:	f7ff ff0d 	bl	8000c7c <HAL_UART_Init>
 8000e62:	2800      	cmp	r0, #0
 8000e64:	d10a      	bne.n	8000e7c <main+0xfc>
	  HAL_Delay(1000);
 8000e66:	24fa      	movs	r4, #250	; 0xfa
 8000e68:	00a4      	lsls	r4, r4, #2
	  LDBlink();
 8000e6a:	f7ff ff77 	bl	8000d5c <LDBlink>
	  HAL_Delay(1000);
 8000e6e:	0020      	movs	r0, r4
 8000e70:	f7ff fa1a 	bl	80002a8 <HAL_Delay>
	  printf("Hello\r\n");
 8000e74:	4809      	ldr	r0, [pc, #36]	; (8000e9c <main+0x11c>)
 8000e76:	f000 f951 	bl	800111c <puts>
 8000e7a:	e7f6      	b.n	8000e6a <main+0xea>
 8000e7c:	e7fe      	b.n	8000e7c <main+0xfc>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	40021000 	.word	0x40021000
 8000e84:	10210000 	.word	0x10210000
 8000e88:	48000800 	.word	0x48000800
 8000e8c:	20000094 	.word	0x20000094
 8000e90:	40013800 	.word	0x40013800
 8000e94:	20000104 	.word	0x20000104
 8000e98:	40004400 	.word	0x40004400
 8000e9c:	08001a7c 	.word	0x08001a7c

08000ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea0:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <HAL_MspInit+0x4c>)
 8000ea6:	6999      	ldr	r1, [r3, #24]
 8000ea8:	4301      	orrs	r1, r0
 8000eaa:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eac:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb0:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb2:	4002      	ands	r2, r0
 8000eb4:	9200      	str	r2, [sp, #0]
 8000eb6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb8:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000eba:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000ec0:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	69db      	ldr	r3, [r3, #28]
 8000ec4:	400b      	ands	r3, r1
 8000ec6:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000ec8:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000ecc:	f7ff f9fc 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2002      	movs	r0, #2
 8000ed4:	0011      	movs	r1, r2
 8000ed6:	4240      	negs	r0, r0
 8000ed8:	f7ff f9f6 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2001      	movs	r0, #1
 8000ee0:	0011      	movs	r1, r2
 8000ee2:	4240      	negs	r0, r0
 8000ee4:	f7ff f9f0 	bl	80002c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee8:	bd07      	pop	{r0, r1, r2, pc}
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	40021000 	.word	0x40021000

08000ef0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ef0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <HAL_UART_MspInit+0x40>)
 8000ef4:	6802      	ldr	r2, [r0, #0]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d117      	bne.n	8000f2a <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000efa:	2080      	movs	r0, #128	; 0x80
 8000efc:	4a0d      	ldr	r2, [pc, #52]	; (8000f34 <HAL_UART_MspInit+0x44>)
 8000efe:	0280      	lsls	r0, r0, #10
 8000f00:	69d1      	ldr	r1, [r2, #28]
 8000f02:	4301      	orrs	r1, r0
 8000f04:	61d1      	str	r1, [r2, #28]
 8000f06:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f0a:	4003      	ands	r3, r0
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f10:	230c      	movs	r3, #12
 8000f12:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	3b0a      	subs	r3, #10
 8000f16:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f18:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f22:	3301      	adds	r3, #1
 8000f24:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f7ff fa2d 	bl	8000384 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f2a:	b007      	add	sp, #28
 8000f2c:	bd00      	pop	{pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	40004400 	.word	0x40004400
 8000f34:	40021000 	.word	0x40021000

08000f38 <NMI_Handler>:
 8000f38:	4770      	bx	lr

08000f3a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000f3a:	e7fe      	b.n	8000f3a <HardFault_Handler>

08000f3c <SVC_Handler>:
 8000f3c:	4770      	bx	lr

08000f3e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3e:	4770      	bx	lr

08000f40 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000f40:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f42:	f7ff f9a3 	bl	800028c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000f46:	f7ff fa18 	bl	800037a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f4a:	bd10      	pop	{r4, pc}

08000f4c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000f50:	4811      	ldr	r0, [pc, #68]	; (8000f98 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	430a      	orrs	r2, r1
 8000f56:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	4002      	ands	r2, r0
 8000f5c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	480e      	ldr	r0, [pc, #56]	; (8000f9c <SystemInit+0x50>)
 8000f62:	4002      	ands	r2, r0
 8000f64:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	480d      	ldr	r0, [pc, #52]	; (8000fa0 <SystemInit+0x54>)
 8000f6a:	4002      	ands	r2, r0
 8000f6c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000f6e:	685a      	ldr	r2, [r3, #4]
 8000f70:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <SystemInit+0x58>)
 8000f72:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000f74:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000f76:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f7a:	4382      	bics	r2, r0
 8000f7c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8000f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f80:	4809      	ldr	r0, [pc, #36]	; (8000fa8 <SystemInit+0x5c>)
 8000f82:	4002      	ands	r2, r0
 8000f84:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000f86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f88:	438a      	bics	r2, r1
 8000f8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]

}
 8000f90:	4770      	bx	lr
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	40021000 	.word	0x40021000
 8000f98:	08ffb80c 	.word	0x08ffb80c
 8000f9c:	fef6ffff 	.word	0xfef6ffff
 8000fa0:	fffbffff 	.word	0xfffbffff
 8000fa4:	ffc0ffff 	.word	0xffc0ffff
 8000fa8:	fffffeec 	.word	0xfffffeec

08000fac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fb2:	490e      	ldr	r1, [pc, #56]	; (8000fec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fb4:	4a0e      	ldr	r2, [pc, #56]	; (8000ff0 <LoopForever+0xe>)
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb8:	e002      	b.n	8000fc0 <LoopCopyDataInit>

08000fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fbe:	3304      	adds	r3, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc4:	d3f9      	bcc.n	8000fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc6:	4a0b      	ldr	r2, [pc, #44]	; (8000ff4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fc8:	4c0b      	ldr	r4, [pc, #44]	; (8000ff8 <LoopForever+0x16>)
  movs r3, #0
 8000fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fcc:	e001      	b.n	8000fd2 <LoopFillZerobss>

08000fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd0:	3204      	adds	r2, #4

08000fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd4:	d3fb      	bcc.n	8000fce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000fd6:	f7ff ffb9 	bl	8000f4c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000fda:	f000 f811 	bl	8001000 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fde:	f7ff fecf 	bl	8000d80 <main>

08000fe2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fe2:	e7fe      	b.n	8000fe2 <LoopForever>
  ldr   r0, =_estack
 8000fe4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ff0:	08001b08 	.word	0x08001b08
  ldr r2, =_sbss
 8000ff4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ff8:	20000178 	.word	0x20000178

08000ffc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ffc:	e7fe      	b.n	8000ffc <ADC1_IRQHandler>
	...

08001000 <__libc_init_array>:
 8001000:	b570      	push	{r4, r5, r6, lr}
 8001002:	2600      	movs	r6, #0
 8001004:	4d0c      	ldr	r5, [pc, #48]	; (8001038 <__libc_init_array+0x38>)
 8001006:	4c0d      	ldr	r4, [pc, #52]	; (800103c <__libc_init_array+0x3c>)
 8001008:	1b64      	subs	r4, r4, r5
 800100a:	10a4      	asrs	r4, r4, #2
 800100c:	42a6      	cmp	r6, r4
 800100e:	d109      	bne.n	8001024 <__libc_init_array+0x24>
 8001010:	2600      	movs	r6, #0
 8001012:	f000 fd15 	bl	8001a40 <_init>
 8001016:	4d0a      	ldr	r5, [pc, #40]	; (8001040 <__libc_init_array+0x40>)
 8001018:	4c0a      	ldr	r4, [pc, #40]	; (8001044 <__libc_init_array+0x44>)
 800101a:	1b64      	subs	r4, r4, r5
 800101c:	10a4      	asrs	r4, r4, #2
 800101e:	42a6      	cmp	r6, r4
 8001020:	d105      	bne.n	800102e <__libc_init_array+0x2e>
 8001022:	bd70      	pop	{r4, r5, r6, pc}
 8001024:	00b3      	lsls	r3, r6, #2
 8001026:	58eb      	ldr	r3, [r5, r3]
 8001028:	4798      	blx	r3
 800102a:	3601      	adds	r6, #1
 800102c:	e7ee      	b.n	800100c <__libc_init_array+0xc>
 800102e:	00b3      	lsls	r3, r6, #2
 8001030:	58eb      	ldr	r3, [r5, r3]
 8001032:	4798      	blx	r3
 8001034:	3601      	adds	r6, #1
 8001036:	e7f2      	b.n	800101e <__libc_init_array+0x1e>
 8001038:	08001b00 	.word	0x08001b00
 800103c:	08001b00 	.word	0x08001b00
 8001040:	08001b00 	.word	0x08001b00
 8001044:	08001b04 	.word	0x08001b04

08001048 <memcpy>:
 8001048:	2300      	movs	r3, #0
 800104a:	b510      	push	{r4, lr}
 800104c:	429a      	cmp	r2, r3
 800104e:	d100      	bne.n	8001052 <memcpy+0xa>
 8001050:	bd10      	pop	{r4, pc}
 8001052:	5ccc      	ldrb	r4, [r1, r3]
 8001054:	54c4      	strb	r4, [r0, r3]
 8001056:	3301      	adds	r3, #1
 8001058:	e7f8      	b.n	800104c <memcpy+0x4>
	...

0800105c <_puts_r>:
 800105c:	b570      	push	{r4, r5, r6, lr}
 800105e:	0005      	movs	r5, r0
 8001060:	000e      	movs	r6, r1
 8001062:	2800      	cmp	r0, #0
 8001064:	d004      	beq.n	8001070 <_puts_r+0x14>
 8001066:	6983      	ldr	r3, [r0, #24]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d101      	bne.n	8001070 <_puts_r+0x14>
 800106c:	f000 fa24 	bl	80014b8 <__sinit>
 8001070:	69ab      	ldr	r3, [r5, #24]
 8001072:	68ac      	ldr	r4, [r5, #8]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <_puts_r+0x22>
 8001078:	0028      	movs	r0, r5
 800107a:	f000 fa1d 	bl	80014b8 <__sinit>
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <_puts_r+0xb4>)
 8001080:	429c      	cmp	r4, r3
 8001082:	d10f      	bne.n	80010a4 <_puts_r+0x48>
 8001084:	686c      	ldr	r4, [r5, #4]
 8001086:	89a3      	ldrh	r3, [r4, #12]
 8001088:	071b      	lsls	r3, r3, #28
 800108a:	d502      	bpl.n	8001092 <_puts_r+0x36>
 800108c:	6923      	ldr	r3, [r4, #16]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d120      	bne.n	80010d4 <_puts_r+0x78>
 8001092:	0021      	movs	r1, r4
 8001094:	0028      	movs	r0, r5
 8001096:	f000 f8a1 	bl	80011dc <__swsetup_r>
 800109a:	2800      	cmp	r0, #0
 800109c:	d01a      	beq.n	80010d4 <_puts_r+0x78>
 800109e:	2001      	movs	r0, #1
 80010a0:	4240      	negs	r0, r0
 80010a2:	bd70      	pop	{r4, r5, r6, pc}
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <_puts_r+0xb8>)
 80010a6:	429c      	cmp	r4, r3
 80010a8:	d101      	bne.n	80010ae <_puts_r+0x52>
 80010aa:	68ac      	ldr	r4, [r5, #8]
 80010ac:	e7eb      	b.n	8001086 <_puts_r+0x2a>
 80010ae:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <_puts_r+0xbc>)
 80010b0:	429c      	cmp	r4, r3
 80010b2:	d1e8      	bne.n	8001086 <_puts_r+0x2a>
 80010b4:	68ec      	ldr	r4, [r5, #12]
 80010b6:	e7e6      	b.n	8001086 <_puts_r+0x2a>
 80010b8:	3b01      	subs	r3, #1
 80010ba:	3601      	adds	r6, #1
 80010bc:	60a3      	str	r3, [r4, #8]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da04      	bge.n	80010cc <_puts_r+0x70>
 80010c2:	69a2      	ldr	r2, [r4, #24]
 80010c4:	4293      	cmp	r3, r2
 80010c6:	db16      	blt.n	80010f6 <_puts_r+0x9a>
 80010c8:	290a      	cmp	r1, #10
 80010ca:	d014      	beq.n	80010f6 <_puts_r+0x9a>
 80010cc:	6823      	ldr	r3, [r4, #0]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	6022      	str	r2, [r4, #0]
 80010d2:	7019      	strb	r1, [r3, #0]
 80010d4:	7831      	ldrb	r1, [r6, #0]
 80010d6:	68a3      	ldr	r3, [r4, #8]
 80010d8:	2900      	cmp	r1, #0
 80010da:	d1ed      	bne.n	80010b8 <_puts_r+0x5c>
 80010dc:	3b01      	subs	r3, #1
 80010de:	60a3      	str	r3, [r4, #8]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	da0f      	bge.n	8001104 <_puts_r+0xa8>
 80010e4:	0022      	movs	r2, r4
 80010e6:	310a      	adds	r1, #10
 80010e8:	0028      	movs	r0, r5
 80010ea:	f000 f821 	bl	8001130 <__swbuf_r>
 80010ee:	1c43      	adds	r3, r0, #1
 80010f0:	d0d5      	beq.n	800109e <_puts_r+0x42>
 80010f2:	200a      	movs	r0, #10
 80010f4:	e7d5      	b.n	80010a2 <_puts_r+0x46>
 80010f6:	0022      	movs	r2, r4
 80010f8:	0028      	movs	r0, r5
 80010fa:	f000 f819 	bl	8001130 <__swbuf_r>
 80010fe:	1c43      	adds	r3, r0, #1
 8001100:	d1e8      	bne.n	80010d4 <_puts_r+0x78>
 8001102:	e7cc      	b.n	800109e <_puts_r+0x42>
 8001104:	200a      	movs	r0, #10
 8001106:	6823      	ldr	r3, [r4, #0]
 8001108:	1c5a      	adds	r2, r3, #1
 800110a:	6022      	str	r2, [r4, #0]
 800110c:	7018      	strb	r0, [r3, #0]
 800110e:	e7c8      	b.n	80010a2 <_puts_r+0x46>
 8001110:	08001abc 	.word	0x08001abc
 8001114:	08001adc 	.word	0x08001adc
 8001118:	08001a9c 	.word	0x08001a9c

0800111c <puts>:
 800111c:	b510      	push	{r4, lr}
 800111e:	4b03      	ldr	r3, [pc, #12]	; (800112c <puts+0x10>)
 8001120:	0001      	movs	r1, r0
 8001122:	6818      	ldr	r0, [r3, #0]
 8001124:	f7ff ff9a 	bl	800105c <_puts_r>
 8001128:	bd10      	pop	{r4, pc}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	20000004 	.word	0x20000004

08001130 <__swbuf_r>:
 8001130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001132:	0005      	movs	r5, r0
 8001134:	000e      	movs	r6, r1
 8001136:	0014      	movs	r4, r2
 8001138:	2800      	cmp	r0, #0
 800113a:	d004      	beq.n	8001146 <__swbuf_r+0x16>
 800113c:	6983      	ldr	r3, [r0, #24]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <__swbuf_r+0x16>
 8001142:	f000 f9b9 	bl	80014b8 <__sinit>
 8001146:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <__swbuf_r+0xa0>)
 8001148:	429c      	cmp	r4, r3
 800114a:	d12d      	bne.n	80011a8 <__swbuf_r+0x78>
 800114c:	686c      	ldr	r4, [r5, #4]
 800114e:	69a3      	ldr	r3, [r4, #24]
 8001150:	60a3      	str	r3, [r4, #8]
 8001152:	89a3      	ldrh	r3, [r4, #12]
 8001154:	071b      	lsls	r3, r3, #28
 8001156:	d531      	bpl.n	80011bc <__swbuf_r+0x8c>
 8001158:	6923      	ldr	r3, [r4, #16]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d02e      	beq.n	80011bc <__swbuf_r+0x8c>
 800115e:	6823      	ldr	r3, [r4, #0]
 8001160:	6922      	ldr	r2, [r4, #16]
 8001162:	b2f7      	uxtb	r7, r6
 8001164:	1a98      	subs	r0, r3, r2
 8001166:	6963      	ldr	r3, [r4, #20]
 8001168:	b2f6      	uxtb	r6, r6
 800116a:	4298      	cmp	r0, r3
 800116c:	db05      	blt.n	800117a <__swbuf_r+0x4a>
 800116e:	0021      	movs	r1, r4
 8001170:	0028      	movs	r0, r5
 8001172:	f000 f933 	bl	80013dc <_fflush_r>
 8001176:	2800      	cmp	r0, #0
 8001178:	d126      	bne.n	80011c8 <__swbuf_r+0x98>
 800117a:	68a3      	ldr	r3, [r4, #8]
 800117c:	3001      	adds	r0, #1
 800117e:	3b01      	subs	r3, #1
 8001180:	60a3      	str	r3, [r4, #8]
 8001182:	6823      	ldr	r3, [r4, #0]
 8001184:	1c5a      	adds	r2, r3, #1
 8001186:	6022      	str	r2, [r4, #0]
 8001188:	701f      	strb	r7, [r3, #0]
 800118a:	6963      	ldr	r3, [r4, #20]
 800118c:	4298      	cmp	r0, r3
 800118e:	d004      	beq.n	800119a <__swbuf_r+0x6a>
 8001190:	89a3      	ldrh	r3, [r4, #12]
 8001192:	07db      	lsls	r3, r3, #31
 8001194:	d51a      	bpl.n	80011cc <__swbuf_r+0x9c>
 8001196:	2e0a      	cmp	r6, #10
 8001198:	d118      	bne.n	80011cc <__swbuf_r+0x9c>
 800119a:	0021      	movs	r1, r4
 800119c:	0028      	movs	r0, r5
 800119e:	f000 f91d 	bl	80013dc <_fflush_r>
 80011a2:	2800      	cmp	r0, #0
 80011a4:	d012      	beq.n	80011cc <__swbuf_r+0x9c>
 80011a6:	e00f      	b.n	80011c8 <__swbuf_r+0x98>
 80011a8:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <__swbuf_r+0xa4>)
 80011aa:	429c      	cmp	r4, r3
 80011ac:	d101      	bne.n	80011b2 <__swbuf_r+0x82>
 80011ae:	68ac      	ldr	r4, [r5, #8]
 80011b0:	e7cd      	b.n	800114e <__swbuf_r+0x1e>
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <__swbuf_r+0xa8>)
 80011b4:	429c      	cmp	r4, r3
 80011b6:	d1ca      	bne.n	800114e <__swbuf_r+0x1e>
 80011b8:	68ec      	ldr	r4, [r5, #12]
 80011ba:	e7c8      	b.n	800114e <__swbuf_r+0x1e>
 80011bc:	0021      	movs	r1, r4
 80011be:	0028      	movs	r0, r5
 80011c0:	f000 f80c 	bl	80011dc <__swsetup_r>
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d0ca      	beq.n	800115e <__swbuf_r+0x2e>
 80011c8:	2601      	movs	r6, #1
 80011ca:	4276      	negs	r6, r6
 80011cc:	0030      	movs	r0, r6
 80011ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011d0:	08001abc 	.word	0x08001abc
 80011d4:	08001adc 	.word	0x08001adc
 80011d8:	08001a9c 	.word	0x08001a9c

080011dc <__swsetup_r>:
 80011dc:	4b36      	ldr	r3, [pc, #216]	; (80012b8 <__swsetup_r+0xdc>)
 80011de:	b570      	push	{r4, r5, r6, lr}
 80011e0:	681d      	ldr	r5, [r3, #0]
 80011e2:	0006      	movs	r6, r0
 80011e4:	000c      	movs	r4, r1
 80011e6:	2d00      	cmp	r5, #0
 80011e8:	d005      	beq.n	80011f6 <__swsetup_r+0x1a>
 80011ea:	69ab      	ldr	r3, [r5, #24]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <__swsetup_r+0x1a>
 80011f0:	0028      	movs	r0, r5
 80011f2:	f000 f961 	bl	80014b8 <__sinit>
 80011f6:	4b31      	ldr	r3, [pc, #196]	; (80012bc <__swsetup_r+0xe0>)
 80011f8:	429c      	cmp	r4, r3
 80011fa:	d10f      	bne.n	800121c <__swsetup_r+0x40>
 80011fc:	686c      	ldr	r4, [r5, #4]
 80011fe:	230c      	movs	r3, #12
 8001200:	5ee2      	ldrsh	r2, [r4, r3]
 8001202:	b293      	uxth	r3, r2
 8001204:	0719      	lsls	r1, r3, #28
 8001206:	d42d      	bmi.n	8001264 <__swsetup_r+0x88>
 8001208:	06d9      	lsls	r1, r3, #27
 800120a:	d411      	bmi.n	8001230 <__swsetup_r+0x54>
 800120c:	2309      	movs	r3, #9
 800120e:	2001      	movs	r0, #1
 8001210:	6033      	str	r3, [r6, #0]
 8001212:	3337      	adds	r3, #55	; 0x37
 8001214:	4313      	orrs	r3, r2
 8001216:	81a3      	strh	r3, [r4, #12]
 8001218:	4240      	negs	r0, r0
 800121a:	bd70      	pop	{r4, r5, r6, pc}
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <__swsetup_r+0xe4>)
 800121e:	429c      	cmp	r4, r3
 8001220:	d101      	bne.n	8001226 <__swsetup_r+0x4a>
 8001222:	68ac      	ldr	r4, [r5, #8]
 8001224:	e7eb      	b.n	80011fe <__swsetup_r+0x22>
 8001226:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <__swsetup_r+0xe8>)
 8001228:	429c      	cmp	r4, r3
 800122a:	d1e8      	bne.n	80011fe <__swsetup_r+0x22>
 800122c:	68ec      	ldr	r4, [r5, #12]
 800122e:	e7e6      	b.n	80011fe <__swsetup_r+0x22>
 8001230:	075b      	lsls	r3, r3, #29
 8001232:	d513      	bpl.n	800125c <__swsetup_r+0x80>
 8001234:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001236:	2900      	cmp	r1, #0
 8001238:	d008      	beq.n	800124c <__swsetup_r+0x70>
 800123a:	0023      	movs	r3, r4
 800123c:	3344      	adds	r3, #68	; 0x44
 800123e:	4299      	cmp	r1, r3
 8001240:	d002      	beq.n	8001248 <__swsetup_r+0x6c>
 8001242:	0030      	movs	r0, r6
 8001244:	f000 fa42 	bl	80016cc <_free_r>
 8001248:	2300      	movs	r3, #0
 800124a:	6363      	str	r3, [r4, #52]	; 0x34
 800124c:	2224      	movs	r2, #36	; 0x24
 800124e:	89a3      	ldrh	r3, [r4, #12]
 8001250:	4393      	bics	r3, r2
 8001252:	81a3      	strh	r3, [r4, #12]
 8001254:	2300      	movs	r3, #0
 8001256:	6063      	str	r3, [r4, #4]
 8001258:	6923      	ldr	r3, [r4, #16]
 800125a:	6023      	str	r3, [r4, #0]
 800125c:	2308      	movs	r3, #8
 800125e:	89a2      	ldrh	r2, [r4, #12]
 8001260:	4313      	orrs	r3, r2
 8001262:	81a3      	strh	r3, [r4, #12]
 8001264:	6923      	ldr	r3, [r4, #16]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10b      	bne.n	8001282 <__swsetup_r+0xa6>
 800126a:	21a0      	movs	r1, #160	; 0xa0
 800126c:	2280      	movs	r2, #128	; 0x80
 800126e:	89a3      	ldrh	r3, [r4, #12]
 8001270:	0089      	lsls	r1, r1, #2
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	400b      	ands	r3, r1
 8001276:	4293      	cmp	r3, r2
 8001278:	d003      	beq.n	8001282 <__swsetup_r+0xa6>
 800127a:	0021      	movs	r1, r4
 800127c:	0030      	movs	r0, r6
 800127e:	f000 f9d9 	bl	8001634 <__smakebuf_r>
 8001282:	2301      	movs	r3, #1
 8001284:	89a2      	ldrh	r2, [r4, #12]
 8001286:	4013      	ands	r3, r2
 8001288:	d011      	beq.n	80012ae <__swsetup_r+0xd2>
 800128a:	2300      	movs	r3, #0
 800128c:	60a3      	str	r3, [r4, #8]
 800128e:	6963      	ldr	r3, [r4, #20]
 8001290:	425b      	negs	r3, r3
 8001292:	61a3      	str	r3, [r4, #24]
 8001294:	2000      	movs	r0, #0
 8001296:	6923      	ldr	r3, [r4, #16]
 8001298:	4283      	cmp	r3, r0
 800129a:	d1be      	bne.n	800121a <__swsetup_r+0x3e>
 800129c:	230c      	movs	r3, #12
 800129e:	5ee2      	ldrsh	r2, [r4, r3]
 80012a0:	0613      	lsls	r3, r2, #24
 80012a2:	d5ba      	bpl.n	800121a <__swsetup_r+0x3e>
 80012a4:	2340      	movs	r3, #64	; 0x40
 80012a6:	4313      	orrs	r3, r2
 80012a8:	81a3      	strh	r3, [r4, #12]
 80012aa:	3801      	subs	r0, #1
 80012ac:	e7b5      	b.n	800121a <__swsetup_r+0x3e>
 80012ae:	0792      	lsls	r2, r2, #30
 80012b0:	d400      	bmi.n	80012b4 <__swsetup_r+0xd8>
 80012b2:	6963      	ldr	r3, [r4, #20]
 80012b4:	60a3      	str	r3, [r4, #8]
 80012b6:	e7ed      	b.n	8001294 <__swsetup_r+0xb8>
 80012b8:	20000004 	.word	0x20000004
 80012bc:	08001abc 	.word	0x08001abc
 80012c0:	08001adc 	.word	0x08001adc
 80012c4:	08001a9c 	.word	0x08001a9c

080012c8 <__sflush_r>:
 80012c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012ca:	898a      	ldrh	r2, [r1, #12]
 80012cc:	0005      	movs	r5, r0
 80012ce:	000c      	movs	r4, r1
 80012d0:	0713      	lsls	r3, r2, #28
 80012d2:	d460      	bmi.n	8001396 <__sflush_r+0xce>
 80012d4:	684b      	ldr	r3, [r1, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dc04      	bgt.n	80012e4 <__sflush_r+0x1c>
 80012da:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80012dc:	2b00      	cmp	r3, #0
 80012de:	dc01      	bgt.n	80012e4 <__sflush_r+0x1c>
 80012e0:	2000      	movs	r0, #0
 80012e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80012e4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80012e6:	2f00      	cmp	r7, #0
 80012e8:	d0fa      	beq.n	80012e0 <__sflush_r+0x18>
 80012ea:	2300      	movs	r3, #0
 80012ec:	682e      	ldr	r6, [r5, #0]
 80012ee:	602b      	str	r3, [r5, #0]
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	015b      	lsls	r3, r3, #5
 80012f4:	401a      	ands	r2, r3
 80012f6:	d034      	beq.n	8001362 <__sflush_r+0x9a>
 80012f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80012fa:	89a3      	ldrh	r3, [r4, #12]
 80012fc:	075b      	lsls	r3, r3, #29
 80012fe:	d506      	bpl.n	800130e <__sflush_r+0x46>
 8001300:	6863      	ldr	r3, [r4, #4]
 8001302:	1ac0      	subs	r0, r0, r3
 8001304:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <__sflush_r+0x46>
 800130a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800130c:	1ac0      	subs	r0, r0, r3
 800130e:	0002      	movs	r2, r0
 8001310:	6a21      	ldr	r1, [r4, #32]
 8001312:	2300      	movs	r3, #0
 8001314:	0028      	movs	r0, r5
 8001316:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8001318:	47b8      	blx	r7
 800131a:	89a1      	ldrh	r1, [r4, #12]
 800131c:	1c43      	adds	r3, r0, #1
 800131e:	d106      	bne.n	800132e <__sflush_r+0x66>
 8001320:	682b      	ldr	r3, [r5, #0]
 8001322:	2b1d      	cmp	r3, #29
 8001324:	d831      	bhi.n	800138a <__sflush_r+0xc2>
 8001326:	4a2c      	ldr	r2, [pc, #176]	; (80013d8 <__sflush_r+0x110>)
 8001328:	40da      	lsrs	r2, r3
 800132a:	07d3      	lsls	r3, r2, #31
 800132c:	d52d      	bpl.n	800138a <__sflush_r+0xc2>
 800132e:	2300      	movs	r3, #0
 8001330:	6063      	str	r3, [r4, #4]
 8001332:	6923      	ldr	r3, [r4, #16]
 8001334:	6023      	str	r3, [r4, #0]
 8001336:	04cb      	lsls	r3, r1, #19
 8001338:	d505      	bpl.n	8001346 <__sflush_r+0x7e>
 800133a:	1c43      	adds	r3, r0, #1
 800133c:	d102      	bne.n	8001344 <__sflush_r+0x7c>
 800133e:	682b      	ldr	r3, [r5, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d100      	bne.n	8001346 <__sflush_r+0x7e>
 8001344:	6560      	str	r0, [r4, #84]	; 0x54
 8001346:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001348:	602e      	str	r6, [r5, #0]
 800134a:	2900      	cmp	r1, #0
 800134c:	d0c8      	beq.n	80012e0 <__sflush_r+0x18>
 800134e:	0023      	movs	r3, r4
 8001350:	3344      	adds	r3, #68	; 0x44
 8001352:	4299      	cmp	r1, r3
 8001354:	d002      	beq.n	800135c <__sflush_r+0x94>
 8001356:	0028      	movs	r0, r5
 8001358:	f000 f9b8 	bl	80016cc <_free_r>
 800135c:	2000      	movs	r0, #0
 800135e:	6360      	str	r0, [r4, #52]	; 0x34
 8001360:	e7bf      	b.n	80012e2 <__sflush_r+0x1a>
 8001362:	2301      	movs	r3, #1
 8001364:	6a21      	ldr	r1, [r4, #32]
 8001366:	0028      	movs	r0, r5
 8001368:	47b8      	blx	r7
 800136a:	1c43      	adds	r3, r0, #1
 800136c:	d1c5      	bne.n	80012fa <__sflush_r+0x32>
 800136e:	682b      	ldr	r3, [r5, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d0c2      	beq.n	80012fa <__sflush_r+0x32>
 8001374:	2b1d      	cmp	r3, #29
 8001376:	d001      	beq.n	800137c <__sflush_r+0xb4>
 8001378:	2b16      	cmp	r3, #22
 800137a:	d101      	bne.n	8001380 <__sflush_r+0xb8>
 800137c:	602e      	str	r6, [r5, #0]
 800137e:	e7af      	b.n	80012e0 <__sflush_r+0x18>
 8001380:	2340      	movs	r3, #64	; 0x40
 8001382:	89a2      	ldrh	r2, [r4, #12]
 8001384:	4313      	orrs	r3, r2
 8001386:	81a3      	strh	r3, [r4, #12]
 8001388:	e7ab      	b.n	80012e2 <__sflush_r+0x1a>
 800138a:	2340      	movs	r3, #64	; 0x40
 800138c:	430b      	orrs	r3, r1
 800138e:	2001      	movs	r0, #1
 8001390:	81a3      	strh	r3, [r4, #12]
 8001392:	4240      	negs	r0, r0
 8001394:	e7a5      	b.n	80012e2 <__sflush_r+0x1a>
 8001396:	690f      	ldr	r7, [r1, #16]
 8001398:	2f00      	cmp	r7, #0
 800139a:	d0a1      	beq.n	80012e0 <__sflush_r+0x18>
 800139c:	680b      	ldr	r3, [r1, #0]
 800139e:	600f      	str	r7, [r1, #0]
 80013a0:	1bdb      	subs	r3, r3, r7
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	2300      	movs	r3, #0
 80013a6:	0792      	lsls	r2, r2, #30
 80013a8:	d100      	bne.n	80013ac <__sflush_r+0xe4>
 80013aa:	694b      	ldr	r3, [r1, #20]
 80013ac:	60a3      	str	r3, [r4, #8]
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	dc00      	bgt.n	80013b6 <__sflush_r+0xee>
 80013b4:	e794      	b.n	80012e0 <__sflush_r+0x18>
 80013b6:	9b01      	ldr	r3, [sp, #4]
 80013b8:	003a      	movs	r2, r7
 80013ba:	6a21      	ldr	r1, [r4, #32]
 80013bc:	0028      	movs	r0, r5
 80013be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80013c0:	47b0      	blx	r6
 80013c2:	2800      	cmp	r0, #0
 80013c4:	dc03      	bgt.n	80013ce <__sflush_r+0x106>
 80013c6:	2340      	movs	r3, #64	; 0x40
 80013c8:	89a2      	ldrh	r2, [r4, #12]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	e7df      	b.n	800138e <__sflush_r+0xc6>
 80013ce:	9b01      	ldr	r3, [sp, #4]
 80013d0:	183f      	adds	r7, r7, r0
 80013d2:	1a1b      	subs	r3, r3, r0
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	e7ea      	b.n	80013ae <__sflush_r+0xe6>
 80013d8:	20400001 	.word	0x20400001

080013dc <_fflush_r>:
 80013dc:	690b      	ldr	r3, [r1, #16]
 80013de:	b570      	push	{r4, r5, r6, lr}
 80013e0:	0005      	movs	r5, r0
 80013e2:	000c      	movs	r4, r1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d101      	bne.n	80013ec <_fflush_r+0x10>
 80013e8:	2000      	movs	r0, #0
 80013ea:	bd70      	pop	{r4, r5, r6, pc}
 80013ec:	2800      	cmp	r0, #0
 80013ee:	d004      	beq.n	80013fa <_fflush_r+0x1e>
 80013f0:	6983      	ldr	r3, [r0, #24]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <_fflush_r+0x1e>
 80013f6:	f000 f85f 	bl	80014b8 <__sinit>
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <_fflush_r+0x4c>)
 80013fc:	429c      	cmp	r4, r3
 80013fe:	d109      	bne.n	8001414 <_fflush_r+0x38>
 8001400:	686c      	ldr	r4, [r5, #4]
 8001402:	220c      	movs	r2, #12
 8001404:	5ea3      	ldrsh	r3, [r4, r2]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0ee      	beq.n	80013e8 <_fflush_r+0xc>
 800140a:	0021      	movs	r1, r4
 800140c:	0028      	movs	r0, r5
 800140e:	f7ff ff5b 	bl	80012c8 <__sflush_r>
 8001412:	e7ea      	b.n	80013ea <_fflush_r+0xe>
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <_fflush_r+0x50>)
 8001416:	429c      	cmp	r4, r3
 8001418:	d101      	bne.n	800141e <_fflush_r+0x42>
 800141a:	68ac      	ldr	r4, [r5, #8]
 800141c:	e7f1      	b.n	8001402 <_fflush_r+0x26>
 800141e:	4b04      	ldr	r3, [pc, #16]	; (8001430 <_fflush_r+0x54>)
 8001420:	429c      	cmp	r4, r3
 8001422:	d1ee      	bne.n	8001402 <_fflush_r+0x26>
 8001424:	68ec      	ldr	r4, [r5, #12]
 8001426:	e7ec      	b.n	8001402 <_fflush_r+0x26>
 8001428:	08001abc 	.word	0x08001abc
 800142c:	08001adc 	.word	0x08001adc
 8001430:	08001a9c 	.word	0x08001a9c

08001434 <_cleanup_r>:
 8001434:	b510      	push	{r4, lr}
 8001436:	4902      	ldr	r1, [pc, #8]	; (8001440 <_cleanup_r+0xc>)
 8001438:	f000 f8b2 	bl	80015a0 <_fwalk_reent>
 800143c:	bd10      	pop	{r4, pc}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	080013dd 	.word	0x080013dd

08001444 <std.isra.0>:
 8001444:	2300      	movs	r3, #0
 8001446:	b510      	push	{r4, lr}
 8001448:	0004      	movs	r4, r0
 800144a:	6003      	str	r3, [r0, #0]
 800144c:	6043      	str	r3, [r0, #4]
 800144e:	6083      	str	r3, [r0, #8]
 8001450:	8181      	strh	r1, [r0, #12]
 8001452:	6643      	str	r3, [r0, #100]	; 0x64
 8001454:	81c2      	strh	r2, [r0, #14]
 8001456:	6103      	str	r3, [r0, #16]
 8001458:	6143      	str	r3, [r0, #20]
 800145a:	6183      	str	r3, [r0, #24]
 800145c:	0019      	movs	r1, r3
 800145e:	2208      	movs	r2, #8
 8001460:	305c      	adds	r0, #92	; 0x5c
 8001462:	f000 f92b 	bl	80016bc <memset>
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <std.isra.0+0x38>)
 8001468:	6224      	str	r4, [r4, #32]
 800146a:	6263      	str	r3, [r4, #36]	; 0x24
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <std.isra.0+0x3c>)
 800146e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <std.isra.0+0x40>)
 8001472:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <std.isra.0+0x44>)
 8001476:	6323      	str	r3, [r4, #48]	; 0x30
 8001478:	bd10      	pop	{r4, pc}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	08001841 	.word	0x08001841
 8001480:	08001869 	.word	0x08001869
 8001484:	080018a1 	.word	0x080018a1
 8001488:	080018cd 	.word	0x080018cd

0800148c <__sfmoreglue>:
 800148c:	b570      	push	{r4, r5, r6, lr}
 800148e:	2568      	movs	r5, #104	; 0x68
 8001490:	1e4a      	subs	r2, r1, #1
 8001492:	4355      	muls	r5, r2
 8001494:	000e      	movs	r6, r1
 8001496:	0029      	movs	r1, r5
 8001498:	3174      	adds	r1, #116	; 0x74
 800149a:	f000 f961 	bl	8001760 <_malloc_r>
 800149e:	1e04      	subs	r4, r0, #0
 80014a0:	d008      	beq.n	80014b4 <__sfmoreglue+0x28>
 80014a2:	2100      	movs	r1, #0
 80014a4:	002a      	movs	r2, r5
 80014a6:	6001      	str	r1, [r0, #0]
 80014a8:	6046      	str	r6, [r0, #4]
 80014aa:	300c      	adds	r0, #12
 80014ac:	60a0      	str	r0, [r4, #8]
 80014ae:	3268      	adds	r2, #104	; 0x68
 80014b0:	f000 f904 	bl	80016bc <memset>
 80014b4:	0020      	movs	r0, r4
 80014b6:	bd70      	pop	{r4, r5, r6, pc}

080014b8 <__sinit>:
 80014b8:	6983      	ldr	r3, [r0, #24]
 80014ba:	b513      	push	{r0, r1, r4, lr}
 80014bc:	0004      	movs	r4, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d128      	bne.n	8001514 <__sinit+0x5c>
 80014c2:	6483      	str	r3, [r0, #72]	; 0x48
 80014c4:	64c3      	str	r3, [r0, #76]	; 0x4c
 80014c6:	6503      	str	r3, [r0, #80]	; 0x50
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <__sinit+0x60>)
 80014ca:	4a14      	ldr	r2, [pc, #80]	; (800151c <__sinit+0x64>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6282      	str	r2, [r0, #40]	; 0x28
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	4298      	cmp	r0, r3
 80014d4:	d101      	bne.n	80014da <__sinit+0x22>
 80014d6:	2301      	movs	r3, #1
 80014d8:	6183      	str	r3, [r0, #24]
 80014da:	0020      	movs	r0, r4
 80014dc:	f000 f820 	bl	8001520 <__sfp>
 80014e0:	6060      	str	r0, [r4, #4]
 80014e2:	0020      	movs	r0, r4
 80014e4:	f000 f81c 	bl	8001520 <__sfp>
 80014e8:	60a0      	str	r0, [r4, #8]
 80014ea:	0020      	movs	r0, r4
 80014ec:	f000 f818 	bl	8001520 <__sfp>
 80014f0:	2200      	movs	r2, #0
 80014f2:	60e0      	str	r0, [r4, #12]
 80014f4:	2104      	movs	r1, #4
 80014f6:	6860      	ldr	r0, [r4, #4]
 80014f8:	f7ff ffa4 	bl	8001444 <std.isra.0>
 80014fc:	2201      	movs	r2, #1
 80014fe:	2109      	movs	r1, #9
 8001500:	68a0      	ldr	r0, [r4, #8]
 8001502:	f7ff ff9f 	bl	8001444 <std.isra.0>
 8001506:	2202      	movs	r2, #2
 8001508:	2112      	movs	r1, #18
 800150a:	68e0      	ldr	r0, [r4, #12]
 800150c:	f7ff ff9a 	bl	8001444 <std.isra.0>
 8001510:	2301      	movs	r3, #1
 8001512:	61a3      	str	r3, [r4, #24]
 8001514:	bd13      	pop	{r0, r1, r4, pc}
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	08001afc 	.word	0x08001afc
 800151c:	08001435 	.word	0x08001435

08001520 <__sfp>:
 8001520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001522:	4b1e      	ldr	r3, [pc, #120]	; (800159c <__sfp+0x7c>)
 8001524:	0007      	movs	r7, r0
 8001526:	681e      	ldr	r6, [r3, #0]
 8001528:	69b3      	ldr	r3, [r6, #24]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d102      	bne.n	8001534 <__sfp+0x14>
 800152e:	0030      	movs	r0, r6
 8001530:	f7ff ffc2 	bl	80014b8 <__sinit>
 8001534:	3648      	adds	r6, #72	; 0x48
 8001536:	68b4      	ldr	r4, [r6, #8]
 8001538:	6873      	ldr	r3, [r6, #4]
 800153a:	3b01      	subs	r3, #1
 800153c:	d504      	bpl.n	8001548 <__sfp+0x28>
 800153e:	6833      	ldr	r3, [r6, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d007      	beq.n	8001554 <__sfp+0x34>
 8001544:	6836      	ldr	r6, [r6, #0]
 8001546:	e7f6      	b.n	8001536 <__sfp+0x16>
 8001548:	220c      	movs	r2, #12
 800154a:	5ea5      	ldrsh	r5, [r4, r2]
 800154c:	2d00      	cmp	r5, #0
 800154e:	d00d      	beq.n	800156c <__sfp+0x4c>
 8001550:	3468      	adds	r4, #104	; 0x68
 8001552:	e7f2      	b.n	800153a <__sfp+0x1a>
 8001554:	2104      	movs	r1, #4
 8001556:	0038      	movs	r0, r7
 8001558:	f7ff ff98 	bl	800148c <__sfmoreglue>
 800155c:	6030      	str	r0, [r6, #0]
 800155e:	2800      	cmp	r0, #0
 8001560:	d1f0      	bne.n	8001544 <__sfp+0x24>
 8001562:	230c      	movs	r3, #12
 8001564:	0004      	movs	r4, r0
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	0020      	movs	r0, r4
 800156a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800156c:	2301      	movs	r3, #1
 800156e:	0020      	movs	r0, r4
 8001570:	425b      	negs	r3, r3
 8001572:	81e3      	strh	r3, [r4, #14]
 8001574:	3302      	adds	r3, #2
 8001576:	81a3      	strh	r3, [r4, #12]
 8001578:	6665      	str	r5, [r4, #100]	; 0x64
 800157a:	6025      	str	r5, [r4, #0]
 800157c:	60a5      	str	r5, [r4, #8]
 800157e:	6065      	str	r5, [r4, #4]
 8001580:	6125      	str	r5, [r4, #16]
 8001582:	6165      	str	r5, [r4, #20]
 8001584:	61a5      	str	r5, [r4, #24]
 8001586:	2208      	movs	r2, #8
 8001588:	0029      	movs	r1, r5
 800158a:	305c      	adds	r0, #92	; 0x5c
 800158c:	f000 f896 	bl	80016bc <memset>
 8001590:	6365      	str	r5, [r4, #52]	; 0x34
 8001592:	63a5      	str	r5, [r4, #56]	; 0x38
 8001594:	64a5      	str	r5, [r4, #72]	; 0x48
 8001596:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001598:	e7e6      	b.n	8001568 <__sfp+0x48>
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	08001afc 	.word	0x08001afc

080015a0 <_fwalk_reent>:
 80015a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015a2:	0004      	movs	r4, r0
 80015a4:	0007      	movs	r7, r0
 80015a6:	2600      	movs	r6, #0
 80015a8:	9101      	str	r1, [sp, #4]
 80015aa:	3448      	adds	r4, #72	; 0x48
 80015ac:	2c00      	cmp	r4, #0
 80015ae:	d101      	bne.n	80015b4 <_fwalk_reent+0x14>
 80015b0:	0030      	movs	r0, r6
 80015b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80015b4:	6863      	ldr	r3, [r4, #4]
 80015b6:	68a5      	ldr	r5, [r4, #8]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	9b00      	ldr	r3, [sp, #0]
 80015bc:	3b01      	subs	r3, #1
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	d501      	bpl.n	80015c6 <_fwalk_reent+0x26>
 80015c2:	6824      	ldr	r4, [r4, #0]
 80015c4:	e7f2      	b.n	80015ac <_fwalk_reent+0xc>
 80015c6:	89ab      	ldrh	r3, [r5, #12]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d908      	bls.n	80015de <_fwalk_reent+0x3e>
 80015cc:	220e      	movs	r2, #14
 80015ce:	5eab      	ldrsh	r3, [r5, r2]
 80015d0:	3301      	adds	r3, #1
 80015d2:	d004      	beq.n	80015de <_fwalk_reent+0x3e>
 80015d4:	0029      	movs	r1, r5
 80015d6:	0038      	movs	r0, r7
 80015d8:	9b01      	ldr	r3, [sp, #4]
 80015da:	4798      	blx	r3
 80015dc:	4306      	orrs	r6, r0
 80015de:	3568      	adds	r5, #104	; 0x68
 80015e0:	e7eb      	b.n	80015ba <_fwalk_reent+0x1a>
	...

080015e4 <__swhatbuf_r>:
 80015e4:	b570      	push	{r4, r5, r6, lr}
 80015e6:	000e      	movs	r6, r1
 80015e8:	001d      	movs	r5, r3
 80015ea:	230e      	movs	r3, #14
 80015ec:	5ec9      	ldrsh	r1, [r1, r3]
 80015ee:	b090      	sub	sp, #64	; 0x40
 80015f0:	0014      	movs	r4, r2
 80015f2:	2900      	cmp	r1, #0
 80015f4:	da07      	bge.n	8001606 <__swhatbuf_r+0x22>
 80015f6:	2300      	movs	r3, #0
 80015f8:	602b      	str	r3, [r5, #0]
 80015fa:	89b3      	ldrh	r3, [r6, #12]
 80015fc:	061b      	lsls	r3, r3, #24
 80015fe:	d411      	bmi.n	8001624 <__swhatbuf_r+0x40>
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	e00f      	b.n	8001626 <__swhatbuf_r+0x42>
 8001606:	aa01      	add	r2, sp, #4
 8001608:	f000 f98c 	bl	8001924 <_fstat_r>
 800160c:	2800      	cmp	r0, #0
 800160e:	dbf2      	blt.n	80015f6 <__swhatbuf_r+0x12>
 8001610:	22f0      	movs	r2, #240	; 0xf0
 8001612:	9b02      	ldr	r3, [sp, #8]
 8001614:	0212      	lsls	r2, r2, #8
 8001616:	4013      	ands	r3, r2
 8001618:	4a05      	ldr	r2, [pc, #20]	; (8001630 <__swhatbuf_r+0x4c>)
 800161a:	189b      	adds	r3, r3, r2
 800161c:	425a      	negs	r2, r3
 800161e:	4153      	adcs	r3, r2
 8001620:	602b      	str	r3, [r5, #0]
 8001622:	e7ed      	b.n	8001600 <__swhatbuf_r+0x1c>
 8001624:	2340      	movs	r3, #64	; 0x40
 8001626:	2000      	movs	r0, #0
 8001628:	6023      	str	r3, [r4, #0]
 800162a:	b010      	add	sp, #64	; 0x40
 800162c:	bd70      	pop	{r4, r5, r6, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	ffffe000 	.word	0xffffe000

08001634 <__smakebuf_r>:
 8001634:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001636:	2602      	movs	r6, #2
 8001638:	898b      	ldrh	r3, [r1, #12]
 800163a:	0005      	movs	r5, r0
 800163c:	000c      	movs	r4, r1
 800163e:	4233      	tst	r3, r6
 8001640:	d006      	beq.n	8001650 <__smakebuf_r+0x1c>
 8001642:	0023      	movs	r3, r4
 8001644:	3347      	adds	r3, #71	; 0x47
 8001646:	6023      	str	r3, [r4, #0]
 8001648:	6123      	str	r3, [r4, #16]
 800164a:	2301      	movs	r3, #1
 800164c:	6163      	str	r3, [r4, #20]
 800164e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001650:	ab01      	add	r3, sp, #4
 8001652:	466a      	mov	r2, sp
 8001654:	f7ff ffc6 	bl	80015e4 <__swhatbuf_r>
 8001658:	9900      	ldr	r1, [sp, #0]
 800165a:	0007      	movs	r7, r0
 800165c:	0028      	movs	r0, r5
 800165e:	f000 f87f 	bl	8001760 <_malloc_r>
 8001662:	2800      	cmp	r0, #0
 8001664:	d108      	bne.n	8001678 <__smakebuf_r+0x44>
 8001666:	220c      	movs	r2, #12
 8001668:	5ea3      	ldrsh	r3, [r4, r2]
 800166a:	059a      	lsls	r2, r3, #22
 800166c:	d4ef      	bmi.n	800164e <__smakebuf_r+0x1a>
 800166e:	2203      	movs	r2, #3
 8001670:	4393      	bics	r3, r2
 8001672:	431e      	orrs	r6, r3
 8001674:	81a6      	strh	r6, [r4, #12]
 8001676:	e7e4      	b.n	8001642 <__smakebuf_r+0xe>
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <__smakebuf_r+0x84>)
 800167a:	62ab      	str	r3, [r5, #40]	; 0x28
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	89a2      	ldrh	r2, [r4, #12]
 8001680:	6020      	str	r0, [r4, #0]
 8001682:	4313      	orrs	r3, r2
 8001684:	81a3      	strh	r3, [r4, #12]
 8001686:	9b00      	ldr	r3, [sp, #0]
 8001688:	6120      	str	r0, [r4, #16]
 800168a:	6163      	str	r3, [r4, #20]
 800168c:	9b01      	ldr	r3, [sp, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d00d      	beq.n	80016ae <__smakebuf_r+0x7a>
 8001692:	230e      	movs	r3, #14
 8001694:	5ee1      	ldrsh	r1, [r4, r3]
 8001696:	0028      	movs	r0, r5
 8001698:	f000 f956 	bl	8001948 <_isatty_r>
 800169c:	2800      	cmp	r0, #0
 800169e:	d006      	beq.n	80016ae <__smakebuf_r+0x7a>
 80016a0:	2203      	movs	r2, #3
 80016a2:	89a3      	ldrh	r3, [r4, #12]
 80016a4:	4393      	bics	r3, r2
 80016a6:	001a      	movs	r2, r3
 80016a8:	2301      	movs	r3, #1
 80016aa:	4313      	orrs	r3, r2
 80016ac:	81a3      	strh	r3, [r4, #12]
 80016ae:	89a0      	ldrh	r0, [r4, #12]
 80016b0:	4338      	orrs	r0, r7
 80016b2:	81a0      	strh	r0, [r4, #12]
 80016b4:	e7cb      	b.n	800164e <__smakebuf_r+0x1a>
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	08001435 	.word	0x08001435

080016bc <memset>:
 80016bc:	0003      	movs	r3, r0
 80016be:	1882      	adds	r2, r0, r2
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d100      	bne.n	80016c6 <memset+0xa>
 80016c4:	4770      	bx	lr
 80016c6:	7019      	strb	r1, [r3, #0]
 80016c8:	3301      	adds	r3, #1
 80016ca:	e7f9      	b.n	80016c0 <memset+0x4>

080016cc <_free_r>:
 80016cc:	b570      	push	{r4, r5, r6, lr}
 80016ce:	0005      	movs	r5, r0
 80016d0:	2900      	cmp	r1, #0
 80016d2:	d010      	beq.n	80016f6 <_free_r+0x2a>
 80016d4:	1f0c      	subs	r4, r1, #4
 80016d6:	6823      	ldr	r3, [r4, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	da00      	bge.n	80016de <_free_r+0x12>
 80016dc:	18e4      	adds	r4, r4, r3
 80016de:	0028      	movs	r0, r5
 80016e0:	f000 f958 	bl	8001994 <__malloc_lock>
 80016e4:	4a1d      	ldr	r2, [pc, #116]	; (800175c <_free_r+0x90>)
 80016e6:	6813      	ldr	r3, [r2, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d105      	bne.n	80016f8 <_free_r+0x2c>
 80016ec:	6063      	str	r3, [r4, #4]
 80016ee:	6014      	str	r4, [r2, #0]
 80016f0:	0028      	movs	r0, r5
 80016f2:	f000 f950 	bl	8001996 <__malloc_unlock>
 80016f6:	bd70      	pop	{r4, r5, r6, pc}
 80016f8:	42a3      	cmp	r3, r4
 80016fa:	d909      	bls.n	8001710 <_free_r+0x44>
 80016fc:	6821      	ldr	r1, [r4, #0]
 80016fe:	1860      	adds	r0, r4, r1
 8001700:	4283      	cmp	r3, r0
 8001702:	d1f3      	bne.n	80016ec <_free_r+0x20>
 8001704:	6818      	ldr	r0, [r3, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	1841      	adds	r1, r0, r1
 800170a:	6021      	str	r1, [r4, #0]
 800170c:	e7ee      	b.n	80016ec <_free_r+0x20>
 800170e:	0013      	movs	r3, r2
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	2a00      	cmp	r2, #0
 8001714:	d001      	beq.n	800171a <_free_r+0x4e>
 8001716:	42a2      	cmp	r2, r4
 8001718:	d9f9      	bls.n	800170e <_free_r+0x42>
 800171a:	6819      	ldr	r1, [r3, #0]
 800171c:	1858      	adds	r0, r3, r1
 800171e:	42a0      	cmp	r0, r4
 8001720:	d10b      	bne.n	800173a <_free_r+0x6e>
 8001722:	6820      	ldr	r0, [r4, #0]
 8001724:	1809      	adds	r1, r1, r0
 8001726:	1858      	adds	r0, r3, r1
 8001728:	6019      	str	r1, [r3, #0]
 800172a:	4282      	cmp	r2, r0
 800172c:	d1e0      	bne.n	80016f0 <_free_r+0x24>
 800172e:	6810      	ldr	r0, [r2, #0]
 8001730:	6852      	ldr	r2, [r2, #4]
 8001732:	1841      	adds	r1, r0, r1
 8001734:	6019      	str	r1, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	e7da      	b.n	80016f0 <_free_r+0x24>
 800173a:	42a0      	cmp	r0, r4
 800173c:	d902      	bls.n	8001744 <_free_r+0x78>
 800173e:	230c      	movs	r3, #12
 8001740:	602b      	str	r3, [r5, #0]
 8001742:	e7d5      	b.n	80016f0 <_free_r+0x24>
 8001744:	6821      	ldr	r1, [r4, #0]
 8001746:	1860      	adds	r0, r4, r1
 8001748:	4282      	cmp	r2, r0
 800174a:	d103      	bne.n	8001754 <_free_r+0x88>
 800174c:	6810      	ldr	r0, [r2, #0]
 800174e:	6852      	ldr	r2, [r2, #4]
 8001750:	1841      	adds	r1, r0, r1
 8001752:	6021      	str	r1, [r4, #0]
 8001754:	6062      	str	r2, [r4, #4]
 8001756:	605c      	str	r4, [r3, #4]
 8001758:	e7ca      	b.n	80016f0 <_free_r+0x24>
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	20000084 	.word	0x20000084

08001760 <_malloc_r>:
 8001760:	2303      	movs	r3, #3
 8001762:	b570      	push	{r4, r5, r6, lr}
 8001764:	1ccd      	adds	r5, r1, #3
 8001766:	439d      	bics	r5, r3
 8001768:	3508      	adds	r5, #8
 800176a:	0006      	movs	r6, r0
 800176c:	2d0c      	cmp	r5, #12
 800176e:	d21e      	bcs.n	80017ae <_malloc_r+0x4e>
 8001770:	250c      	movs	r5, #12
 8001772:	42a9      	cmp	r1, r5
 8001774:	d81d      	bhi.n	80017b2 <_malloc_r+0x52>
 8001776:	0030      	movs	r0, r6
 8001778:	f000 f90c 	bl	8001994 <__malloc_lock>
 800177c:	4a25      	ldr	r2, [pc, #148]	; (8001814 <_malloc_r+0xb4>)
 800177e:	6814      	ldr	r4, [r2, #0]
 8001780:	0021      	movs	r1, r4
 8001782:	2900      	cmp	r1, #0
 8001784:	d119      	bne.n	80017ba <_malloc_r+0x5a>
 8001786:	4c24      	ldr	r4, [pc, #144]	; (8001818 <_malloc_r+0xb8>)
 8001788:	6823      	ldr	r3, [r4, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d103      	bne.n	8001796 <_malloc_r+0x36>
 800178e:	0030      	movs	r0, r6
 8001790:	f000 f844 	bl	800181c <_sbrk_r>
 8001794:	6020      	str	r0, [r4, #0]
 8001796:	0029      	movs	r1, r5
 8001798:	0030      	movs	r0, r6
 800179a:	f000 f83f 	bl	800181c <_sbrk_r>
 800179e:	1c43      	adds	r3, r0, #1
 80017a0:	d12c      	bne.n	80017fc <_malloc_r+0x9c>
 80017a2:	230c      	movs	r3, #12
 80017a4:	0030      	movs	r0, r6
 80017a6:	6033      	str	r3, [r6, #0]
 80017a8:	f000 f8f5 	bl	8001996 <__malloc_unlock>
 80017ac:	e003      	b.n	80017b6 <_malloc_r+0x56>
 80017ae:	2d00      	cmp	r5, #0
 80017b0:	dadf      	bge.n	8001772 <_malloc_r+0x12>
 80017b2:	230c      	movs	r3, #12
 80017b4:	6033      	str	r3, [r6, #0]
 80017b6:	2000      	movs	r0, #0
 80017b8:	bd70      	pop	{r4, r5, r6, pc}
 80017ba:	680b      	ldr	r3, [r1, #0]
 80017bc:	1b5b      	subs	r3, r3, r5
 80017be:	d41a      	bmi.n	80017f6 <_malloc_r+0x96>
 80017c0:	2b0b      	cmp	r3, #11
 80017c2:	d903      	bls.n	80017cc <_malloc_r+0x6c>
 80017c4:	600b      	str	r3, [r1, #0]
 80017c6:	18cc      	adds	r4, r1, r3
 80017c8:	6025      	str	r5, [r4, #0]
 80017ca:	e003      	b.n	80017d4 <_malloc_r+0x74>
 80017cc:	428c      	cmp	r4, r1
 80017ce:	d10e      	bne.n	80017ee <_malloc_r+0x8e>
 80017d0:	6863      	ldr	r3, [r4, #4]
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	0030      	movs	r0, r6
 80017d6:	f000 f8de 	bl	8001996 <__malloc_unlock>
 80017da:	0020      	movs	r0, r4
 80017dc:	2207      	movs	r2, #7
 80017de:	300b      	adds	r0, #11
 80017e0:	1d23      	adds	r3, r4, #4
 80017e2:	4390      	bics	r0, r2
 80017e4:	1ac3      	subs	r3, r0, r3
 80017e6:	d0e7      	beq.n	80017b8 <_malloc_r+0x58>
 80017e8:	425a      	negs	r2, r3
 80017ea:	50e2      	str	r2, [r4, r3]
 80017ec:	e7e4      	b.n	80017b8 <_malloc_r+0x58>
 80017ee:	684b      	ldr	r3, [r1, #4]
 80017f0:	6063      	str	r3, [r4, #4]
 80017f2:	000c      	movs	r4, r1
 80017f4:	e7ee      	b.n	80017d4 <_malloc_r+0x74>
 80017f6:	000c      	movs	r4, r1
 80017f8:	6849      	ldr	r1, [r1, #4]
 80017fa:	e7c2      	b.n	8001782 <_malloc_r+0x22>
 80017fc:	2303      	movs	r3, #3
 80017fe:	1cc4      	adds	r4, r0, #3
 8001800:	439c      	bics	r4, r3
 8001802:	42a0      	cmp	r0, r4
 8001804:	d0e0      	beq.n	80017c8 <_malloc_r+0x68>
 8001806:	1a21      	subs	r1, r4, r0
 8001808:	0030      	movs	r0, r6
 800180a:	f000 f807 	bl	800181c <_sbrk_r>
 800180e:	1c43      	adds	r3, r0, #1
 8001810:	d1da      	bne.n	80017c8 <_malloc_r+0x68>
 8001812:	e7c6      	b.n	80017a2 <_malloc_r+0x42>
 8001814:	20000084 	.word	0x20000084
 8001818:	20000088 	.word	0x20000088

0800181c <_sbrk_r>:
 800181c:	2300      	movs	r3, #0
 800181e:	b570      	push	{r4, r5, r6, lr}
 8001820:	4c06      	ldr	r4, [pc, #24]	; (800183c <_sbrk_r+0x20>)
 8001822:	0005      	movs	r5, r0
 8001824:	0008      	movs	r0, r1
 8001826:	6023      	str	r3, [r4, #0]
 8001828:	f000 f8f2 	bl	8001a10 <_sbrk>
 800182c:	1c43      	adds	r3, r0, #1
 800182e:	d103      	bne.n	8001838 <_sbrk_r+0x1c>
 8001830:	6823      	ldr	r3, [r4, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d000      	beq.n	8001838 <_sbrk_r+0x1c>
 8001836:	602b      	str	r3, [r5, #0]
 8001838:	bd70      	pop	{r4, r5, r6, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	20000174 	.word	0x20000174

08001840 <__sread>:
 8001840:	b570      	push	{r4, r5, r6, lr}
 8001842:	000c      	movs	r4, r1
 8001844:	250e      	movs	r5, #14
 8001846:	5f49      	ldrsh	r1, [r1, r5]
 8001848:	f000 f8a6 	bl	8001998 <_read_r>
 800184c:	2800      	cmp	r0, #0
 800184e:	db03      	blt.n	8001858 <__sread+0x18>
 8001850:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001852:	181b      	adds	r3, r3, r0
 8001854:	6563      	str	r3, [r4, #84]	; 0x54
 8001856:	bd70      	pop	{r4, r5, r6, pc}
 8001858:	89a3      	ldrh	r3, [r4, #12]
 800185a:	4a02      	ldr	r2, [pc, #8]	; (8001864 <__sread+0x24>)
 800185c:	4013      	ands	r3, r2
 800185e:	81a3      	strh	r3, [r4, #12]
 8001860:	e7f9      	b.n	8001856 <__sread+0x16>
 8001862:	46c0      	nop			; (mov r8, r8)
 8001864:	ffffefff 	.word	0xffffefff

08001868 <__swrite>:
 8001868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800186a:	001f      	movs	r7, r3
 800186c:	898b      	ldrh	r3, [r1, #12]
 800186e:	0005      	movs	r5, r0
 8001870:	000c      	movs	r4, r1
 8001872:	0016      	movs	r6, r2
 8001874:	05db      	lsls	r3, r3, #23
 8001876:	d505      	bpl.n	8001884 <__swrite+0x1c>
 8001878:	230e      	movs	r3, #14
 800187a:	5ec9      	ldrsh	r1, [r1, r3]
 800187c:	2200      	movs	r2, #0
 800187e:	2302      	movs	r3, #2
 8001880:	f000 f874 	bl	800196c <_lseek_r>
 8001884:	89a3      	ldrh	r3, [r4, #12]
 8001886:	4a05      	ldr	r2, [pc, #20]	; (800189c <__swrite+0x34>)
 8001888:	0028      	movs	r0, r5
 800188a:	4013      	ands	r3, r2
 800188c:	81a3      	strh	r3, [r4, #12]
 800188e:	0032      	movs	r2, r6
 8001890:	230e      	movs	r3, #14
 8001892:	5ee1      	ldrsh	r1, [r4, r3]
 8001894:	003b      	movs	r3, r7
 8001896:	f000 f81f 	bl	80018d8 <_write_r>
 800189a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800189c:	ffffefff 	.word	0xffffefff

080018a0 <__sseek>:
 80018a0:	b570      	push	{r4, r5, r6, lr}
 80018a2:	000c      	movs	r4, r1
 80018a4:	250e      	movs	r5, #14
 80018a6:	5f49      	ldrsh	r1, [r1, r5]
 80018a8:	f000 f860 	bl	800196c <_lseek_r>
 80018ac:	89a3      	ldrh	r3, [r4, #12]
 80018ae:	1c42      	adds	r2, r0, #1
 80018b0:	d103      	bne.n	80018ba <__sseek+0x1a>
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <__sseek+0x28>)
 80018b4:	4013      	ands	r3, r2
 80018b6:	81a3      	strh	r3, [r4, #12]
 80018b8:	bd70      	pop	{r4, r5, r6, pc}
 80018ba:	2280      	movs	r2, #128	; 0x80
 80018bc:	0152      	lsls	r2, r2, #5
 80018be:	4313      	orrs	r3, r2
 80018c0:	81a3      	strh	r3, [r4, #12]
 80018c2:	6560      	str	r0, [r4, #84]	; 0x54
 80018c4:	e7f8      	b.n	80018b8 <__sseek+0x18>
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	ffffefff 	.word	0xffffefff

080018cc <__sclose>:
 80018cc:	b510      	push	{r4, lr}
 80018ce:	230e      	movs	r3, #14
 80018d0:	5ec9      	ldrsh	r1, [r1, r3]
 80018d2:	f000 f815 	bl	8001900 <_close_r>
 80018d6:	bd10      	pop	{r4, pc}

080018d8 <_write_r>:
 80018d8:	b570      	push	{r4, r5, r6, lr}
 80018da:	0005      	movs	r5, r0
 80018dc:	0008      	movs	r0, r1
 80018de:	0011      	movs	r1, r2
 80018e0:	2200      	movs	r2, #0
 80018e2:	4c06      	ldr	r4, [pc, #24]	; (80018fc <_write_r+0x24>)
 80018e4:	6022      	str	r2, [r4, #0]
 80018e6:	001a      	movs	r2, r3
 80018e8:	f000 f8a2 	bl	8001a30 <_write>
 80018ec:	1c43      	adds	r3, r0, #1
 80018ee:	d103      	bne.n	80018f8 <_write_r+0x20>
 80018f0:	6823      	ldr	r3, [r4, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d000      	beq.n	80018f8 <_write_r+0x20>
 80018f6:	602b      	str	r3, [r5, #0]
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	20000174 	.word	0x20000174

08001900 <_close_r>:
 8001900:	2300      	movs	r3, #0
 8001902:	b570      	push	{r4, r5, r6, lr}
 8001904:	4c06      	ldr	r4, [pc, #24]	; (8001920 <_close_r+0x20>)
 8001906:	0005      	movs	r5, r0
 8001908:	0008      	movs	r0, r1
 800190a:	6023      	str	r3, [r4, #0]
 800190c:	f000 f858 	bl	80019c0 <_close>
 8001910:	1c43      	adds	r3, r0, #1
 8001912:	d103      	bne.n	800191c <_close_r+0x1c>
 8001914:	6823      	ldr	r3, [r4, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d000      	beq.n	800191c <_close_r+0x1c>
 800191a:	602b      	str	r3, [r5, #0]
 800191c:	bd70      	pop	{r4, r5, r6, pc}
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	20000174 	.word	0x20000174

08001924 <_fstat_r>:
 8001924:	2300      	movs	r3, #0
 8001926:	b570      	push	{r4, r5, r6, lr}
 8001928:	4c06      	ldr	r4, [pc, #24]	; (8001944 <_fstat_r+0x20>)
 800192a:	0005      	movs	r5, r0
 800192c:	0008      	movs	r0, r1
 800192e:	0011      	movs	r1, r2
 8001930:	6023      	str	r3, [r4, #0]
 8001932:	f000 f84d 	bl	80019d0 <_fstat>
 8001936:	1c43      	adds	r3, r0, #1
 8001938:	d103      	bne.n	8001942 <_fstat_r+0x1e>
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d000      	beq.n	8001942 <_fstat_r+0x1e>
 8001940:	602b      	str	r3, [r5, #0]
 8001942:	bd70      	pop	{r4, r5, r6, pc}
 8001944:	20000174 	.word	0x20000174

08001948 <_isatty_r>:
 8001948:	2300      	movs	r3, #0
 800194a:	b570      	push	{r4, r5, r6, lr}
 800194c:	4c06      	ldr	r4, [pc, #24]	; (8001968 <_isatty_r+0x20>)
 800194e:	0005      	movs	r5, r0
 8001950:	0008      	movs	r0, r1
 8001952:	6023      	str	r3, [r4, #0]
 8001954:	f000 f844 	bl	80019e0 <_isatty>
 8001958:	1c43      	adds	r3, r0, #1
 800195a:	d103      	bne.n	8001964 <_isatty_r+0x1c>
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d000      	beq.n	8001964 <_isatty_r+0x1c>
 8001962:	602b      	str	r3, [r5, #0]
 8001964:	bd70      	pop	{r4, r5, r6, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	20000174 	.word	0x20000174

0800196c <_lseek_r>:
 800196c:	b570      	push	{r4, r5, r6, lr}
 800196e:	0005      	movs	r5, r0
 8001970:	0008      	movs	r0, r1
 8001972:	0011      	movs	r1, r2
 8001974:	2200      	movs	r2, #0
 8001976:	4c06      	ldr	r4, [pc, #24]	; (8001990 <_lseek_r+0x24>)
 8001978:	6022      	str	r2, [r4, #0]
 800197a:	001a      	movs	r2, r3
 800197c:	f000 f838 	bl	80019f0 <_lseek>
 8001980:	1c43      	adds	r3, r0, #1
 8001982:	d103      	bne.n	800198c <_lseek_r+0x20>
 8001984:	6823      	ldr	r3, [r4, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d000      	beq.n	800198c <_lseek_r+0x20>
 800198a:	602b      	str	r3, [r5, #0]
 800198c:	bd70      	pop	{r4, r5, r6, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	20000174 	.word	0x20000174

08001994 <__malloc_lock>:
 8001994:	4770      	bx	lr

08001996 <__malloc_unlock>:
 8001996:	4770      	bx	lr

08001998 <_read_r>:
 8001998:	b570      	push	{r4, r5, r6, lr}
 800199a:	0005      	movs	r5, r0
 800199c:	0008      	movs	r0, r1
 800199e:	0011      	movs	r1, r2
 80019a0:	2200      	movs	r2, #0
 80019a2:	4c06      	ldr	r4, [pc, #24]	; (80019bc <_read_r+0x24>)
 80019a4:	6022      	str	r2, [r4, #0]
 80019a6:	001a      	movs	r2, r3
 80019a8:	f000 f82a 	bl	8001a00 <_read>
 80019ac:	1c43      	adds	r3, r0, #1
 80019ae:	d103      	bne.n	80019b8 <_read_r+0x20>
 80019b0:	6823      	ldr	r3, [r4, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d000      	beq.n	80019b8 <_read_r+0x20>
 80019b6:	602b      	str	r3, [r5, #0]
 80019b8:	bd70      	pop	{r4, r5, r6, pc}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	20000174 	.word	0x20000174

080019c0 <_close>:
 80019c0:	2258      	movs	r2, #88	; 0x58
 80019c2:	2001      	movs	r0, #1
 80019c4:	4b01      	ldr	r3, [pc, #4]	; (80019cc <_close+0xc>)
 80019c6:	4240      	negs	r0, r0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	4770      	bx	lr
 80019cc:	20000174 	.word	0x20000174

080019d0 <_fstat>:
 80019d0:	2258      	movs	r2, #88	; 0x58
 80019d2:	2001      	movs	r0, #1
 80019d4:	4b01      	ldr	r3, [pc, #4]	; (80019dc <_fstat+0xc>)
 80019d6:	4240      	negs	r0, r0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	4770      	bx	lr
 80019dc:	20000174 	.word	0x20000174

080019e0 <_isatty>:
 80019e0:	2258      	movs	r2, #88	; 0x58
 80019e2:	4b02      	ldr	r3, [pc, #8]	; (80019ec <_isatty+0xc>)
 80019e4:	2000      	movs	r0, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	4770      	bx	lr
 80019ea:	46c0      	nop			; (mov r8, r8)
 80019ec:	20000174 	.word	0x20000174

080019f0 <_lseek>:
 80019f0:	2258      	movs	r2, #88	; 0x58
 80019f2:	2001      	movs	r0, #1
 80019f4:	4b01      	ldr	r3, [pc, #4]	; (80019fc <_lseek+0xc>)
 80019f6:	4240      	negs	r0, r0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	4770      	bx	lr
 80019fc:	20000174 	.word	0x20000174

08001a00 <_read>:
 8001a00:	2258      	movs	r2, #88	; 0x58
 8001a02:	2001      	movs	r0, #1
 8001a04:	4b01      	ldr	r3, [pc, #4]	; (8001a0c <_read+0xc>)
 8001a06:	4240      	negs	r0, r0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	4770      	bx	lr
 8001a0c:	20000174 	.word	0x20000174

08001a10 <_sbrk>:
 8001a10:	4b05      	ldr	r3, [pc, #20]	; (8001a28 <_sbrk+0x18>)
 8001a12:	0002      	movs	r2, r0
 8001a14:	6819      	ldr	r1, [r3, #0]
 8001a16:	2900      	cmp	r1, #0
 8001a18:	d101      	bne.n	8001a1e <_sbrk+0xe>
 8001a1a:	4904      	ldr	r1, [pc, #16]	; (8001a2c <_sbrk+0x1c>)
 8001a1c:	6019      	str	r1, [r3, #0]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	1882      	adds	r2, r0, r2
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	4770      	bx	lr
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	2000008c 	.word	0x2000008c
 8001a2c:	20000178 	.word	0x20000178

08001a30 <_write>:
 8001a30:	2258      	movs	r2, #88	; 0x58
 8001a32:	2001      	movs	r0, #1
 8001a34:	4b01      	ldr	r3, [pc, #4]	; (8001a3c <_write+0xc>)
 8001a36:	4240      	negs	r0, r0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	4770      	bx	lr
 8001a3c:	20000174 	.word	0x20000174

08001a40 <_init>:
 8001a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a46:	bc08      	pop	{r3}
 8001a48:	469e      	mov	lr, r3
 8001a4a:	4770      	bx	lr

08001a4c <_fini>:
 8001a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a4e:	46c0      	nop			; (mov r8, r8)
 8001a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a52:	bc08      	pop	{r3}
 8001a54:	469e      	mov	lr, r3
 8001a56:	4770      	bx	lr
