BUG,FUNC_0
DRM_MODE_FLAG_PHSYNC,VAR_0
DRM_MODE_FLAG_PVSYNC,VAR_1
FDI_RX_TUSIZE1,FUNC_1
HAS_PCH_CPT,FUNC_2
HBLANK,FUNC_3
HSYNC,FUNC_4
HTOTAL,FUNC_5
I915_READ,FUNC_6
I915_WRITE,FUNC_7
INTEL_OUTPUT_DISPLAYPORT,VAR_2
INTEL_OUTPUT_EDP,VAR_3
PCH_DPLL_SEL,VAR_4
PIPECONF,FUNC_8
PIPECONF_BPC_MASK,VAR_5
PIPE_DATA_M1,FUNC_9
TRANSA_DPLLB_SEL,VAR_6
TRANSA_DPLL_ENABLE,VAR_7
TRANSB_DPLLB_SEL,VAR_8
TRANSB_DPLL_ENABLE,VAR_9
TRANSC_DPLLB_SEL,VAR_10
TRANSC_DPLL_ENABLE,VAR_11
TRANS_DP_BPC_MASK,VAR_12
TRANS_DP_CTL,FUNC_10
TRANS_DP_ENH_FRAMING,VAR_13
TRANS_DP_HSYNC_ACTIVE_HIGH,VAR_14
TRANS_DP_OUTPUT_ENABLE,VAR_15
TRANS_DP_PORT_SEL_B,VAR_16
TRANS_DP_PORT_SEL_C,VAR_17
TRANS_DP_PORT_SEL_D,VAR_18
TRANS_DP_PORT_SEL_MASK,VAR_19
TRANS_DP_SYNC_MASK,VAR_20
TRANS_DP_VSYNC_ACTIVE_HIGH,VAR_21
TRANS_HBLANK,FUNC_11
TRANS_HSYNC,FUNC_12
TRANS_HTOTAL,FUNC_13
TRANS_VBLANK,FUNC_14
TRANS_VSYNC,FUNC_15
TRANS_VSYNCSHIFT,FUNC_16
TRANS_VTOTAL,FUNC_17
TU_SIZE_MASK,VAR_22
VBLANK,FUNC_18
VSYNC,FUNC_19
VSYNCSHIFT,FUNC_20
VTOTAL,FUNC_21
_PCH_DPLL_B,VAR_23
assert_panel_unlocked,FUNC_22
assert_transcoder_disabled,FUNC_23
intel_fdi_normal_train,FUNC_24
intel_pipe_has_type,FUNC_25
intel_trans_dp_port_sel,FUNC_26
ironlake_enable_pch_pll,FUNC_27
ironlake_enable_pch_transcoder,FUNC_28
stub1,FUNC_29
to_intel_crtc,FUNC_30
ironlake_pch_enable,FUNC_31
crtc,VAR_24
dev,VAR_25
dev_priv,VAR_26
intel_crtc,VAR_27
pipe,VAR_28
reg,VAR_29
temp,VAR_30
sel,VAR_31
bpc,VAR_32
