#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Apr 28 18:03:02 2018
# Process ID: 9796
# Current directory: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper.vdi
# Journal file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/sha256_hasher_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/hash_sha256_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 311.066 ; gain = 41.082
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_0/design_1_sha256_hasher_0_0.dcp' for cell 'design_1_i/sha256_hasher_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 629.281 ; gain = 318.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 640.113 ; gain = 10.832
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16fb573aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a213633b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 80 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 197b7e74f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 193 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 197b7e74f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 197b7e74f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1144.848 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 197b7e74f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1144.848 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21a8dd5b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1144.848 ; gain = 0.000
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.848 ; gain = 515.566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1144.848 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ad7689ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1144.848 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1144.848 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1168b19bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.848 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e7a0e04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e7a0e04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.023 ; gain = 4.176
Phase 1 Placer Initialization | Checksum: 17e7a0e04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 26a905f8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26a905f8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e1345a36

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e572e420

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a0d016d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f7d1370f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15d64844a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 101f15281

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bc907b64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1bc907b64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: ec23a9af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1149.023 ; gain = 4.176
Phase 3 Detail Placement | Checksum: ec23a9af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1149.023 ; gain = 4.176

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 102090259

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 102090259

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1191.375 ; gain = 46.527
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2a2d5933d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027
Phase 4.1 Post Commit Optimization | Checksum: 2a2d5933d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a2d5933d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2a2d5933d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 281c2427c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 281c2427c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027
Ending Placer Task | Checksum: 182c5c4ec

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 1194.875 ; gain = 50.027
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:28 . Memory (MB): peak = 1194.875 ; gain = 50.027
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.875 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1194.875 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1194.875 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1194.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f8e4dcfd ConstDB: 0 ShapeSum: 89e0e7ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ac5986c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.418 ; gain = 115.512

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ac5986c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1320.418 ; gain = 115.512

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ac5986c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1320.418 ; gain = 115.512

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ac5986c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1320.418 ; gain = 115.512
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 202472b09

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1328.797 ; gain = 123.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.052 | TNS=-360.796| WHS=-0.147 | THS=-22.693|

Phase 2 Router Initialization | Checksum: 1c1efe79e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1328.797 ; gain = 123.891

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 295fa8bd3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1339.492 ; gain = 134.586

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3842
 Number of Nodes with overlaps = 1378
 Number of Nodes with overlaps = 785
 Number of Nodes with overlaps = 352
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.034 | TNS=-2717.663| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 155553b91

Time (s): cpu = 00:02:11 ; elapsed = 00:01:36 . Memory (MB): peak = 1352.883 ; gain = 147.977

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1852
 Number of Nodes with overlaps = 1319
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.431 | TNS=-2950.319| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188ca9e6a

Time (s): cpu = 00:04:42 ; elapsed = 00:03:21 . Memory (MB): peak = 1367.254 ; gain = 162.348

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 842
 Number of Nodes with overlaps = 637
 Number of Nodes with overlaps = 494
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.292 | TNS=-2962.869| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 153f35db8

Time (s): cpu = 00:08:00 ; elapsed = 00:05:36 . Memory (MB): peak = 1384.918 ; gain = 180.012
Phase 4 Rip-up And Reroute | Checksum: 153f35db8

Time (s): cpu = 00:08:00 ; elapsed = 00:05:36 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 149935794

Time (s): cpu = 00:08:00 ; elapsed = 00:05:37 . Memory (MB): peak = 1384.918 ; gain = 180.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.161 | TNS=-2762.344| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13932383f

Time (s): cpu = 00:08:01 ; elapsed = 00:05:37 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13932383f

Time (s): cpu = 00:08:01 ; elapsed = 00:05:37 . Memory (MB): peak = 1384.918 ; gain = 180.012
Phase 5 Delay and Skew Optimization | Checksum: 13932383f

Time (s): cpu = 00:08:01 ; elapsed = 00:05:37 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16f6e4372

Time (s): cpu = 00:08:02 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.052 | TNS=-2491.653| WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f6e4372

Time (s): cpu = 00:08:02 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012
Phase 6 Post Hold Fix | Checksum: 16f6e4372

Time (s): cpu = 00:08:02 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.32355 %
  Global Horizontal Routing Utilization  = 4.77257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y126 -> INT_R_X37Y126
   INT_R_X41Y126 -> INT_R_X41Y126
   INT_R_X39Y124 -> INT_R_X39Y124
   INT_L_X42Y124 -> INT_L_X42Y124
   INT_L_X40Y122 -> INT_L_X40Y122
South Dir 2x2 Area, Max Cong = 85.8108%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y110 -> INT_R_X41Y111
East Dir 2x2 Area, Max Cong = 87.8676%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y110 -> INT_R_X33Y111
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y120 -> INT_R_X43Y120
   INT_L_X50Y118 -> INT_L_X50Y118
   INT_L_X42Y116 -> INT_L_X42Y116
   INT_R_X43Y116 -> INT_R_X43Y116
   INT_R_X53Y116 -> INT_R_X53Y116
Phase 7 Route finalize | Checksum: 16d25612d

Time (s): cpu = 00:08:02 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d25612d

Time (s): cpu = 00:08:02 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f9861c0a

Time (s): cpu = 00:08:03 ; elapsed = 00:05:38 . Memory (MB): peak = 1384.918 ; gain = 180.012

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.052 | TNS=-2491.653| WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f9861c0a

Time (s): cpu = 00:08:03 ; elapsed = 00:05:39 . Memory (MB): peak = 1384.918 ; gain = 180.012
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:03 ; elapsed = 00:05:39 . Memory (MB): peak = 1384.918 ; gain = 180.012

Routing Is Done.
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:06 ; elapsed = 00:05:40 . Memory (MB): peak = 1384.918 ; gain = 190.043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.918 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Apr 28 18:11:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
85 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1793.719 ; gain = 387.313
INFO: [Common 17-206] Exiting Vivado at Sat Apr 28 18:11:56 2018...
