# Design Explorer: Shortcut to "C:\git\lat_bert\simulation\lat_bert_activeHDL\lat_bert_activeHDL.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_ecp5um
designverdefinemacro -clear
addfile C:/git/lat_bert/rtl_sources/prbs7x1_chk.v
# Adding file C:\git\lat_bert\rtl_sources\prbs7x1_chk.v ... Done
addfile C:/git/lat_bert/rtl_sources/prbs7x1_gen.v
# Adding file C:\git\lat_bert\rtl_sources\prbs7x1_gen.v ... Done
addfile C:/git/lat_bert/rtl_sources/prbs_loopback_top.v
# Adding file C:\git\lat_bert\rtl_sources\prbs_loopback_top.v ... Done
addfile C:/git/lat_bert/rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Adding file C:\git\lat_bert\rtl_sources\sim_sources\prbs_loopback_top_tb.v ... Done
vlib C:/git/lat_bert/simulation/lat_bert_activeHDL/work
# Adding library O.K.
adel -all
# Library contents cleared.
vlog -dbg -work work C:/git/lat_bert/rtl_sources/prbs7x1_chk.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: prbs7x1_chk.
# $root top modules: prbs7x1_chk.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/git/lat_bert/rtl_sources/prbs7x1_gen.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs7x1_gen.
# $root top modules: prbs7x1_chk prbs7x1_gen.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/git/lat_bert/rtl_sources/prbs_loopback_top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module prbs7x1_gen found in current working library.
# Info: VCP2113 Module prbs7x1_chk found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top.
# $root top modules: prbs_loopback_top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/git/lat_bert/rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module prbs_loopback_top found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module prbs_loopback_top_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r prbs_loopback_top_tb -PL pmi_work -L ovi_ecp5um
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 29 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6043 kB (elbread=1280 elab2=4618 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  11:28 AM, Thursday, March 28, 2019
#  Simulation has been initialized
add wave *
# 6 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 1100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 29 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6043 kB (elbread=1280 elab2=4618 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  11:29 AM, Thursday, March 28, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 10000 ns
# KERNEL: stopped at time: 10100 ns
run 10000 ns
# KERNEL: stopped at time: 20100 ns
run 10000 ns
# KERNEL: stopped at time: 30100 ns
# Waveform file 'untitled.awc' connected to 'C:/git/lat_bert/simulation/out_of_the_box.asdb'.
# Adding file C:\git\lat_bert\simulation\out_of_the_box.asdb ... Done
# Adding file C:\git\lat_bert\simulation\my_sigs.awc ... Done
# Adding file C:\git\lat_bert\simulation\my_sigs.awc ... Done
