{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:59:05 2023 " "Info: Processing started: Fri Jun 02 14:59:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_display -c vga_display " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_display -c vga_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display:inst\|RGB\[0\]~64 " "Warning: Node \"display:inst\|RGB\[0\]~64\"" {  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display:inst\|RGB\[2\]~60 " "Warning: Node \"display:inst\|RGB\[2\]~60\"" {  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display:inst\|RGB\[1\]~56 " "Warning: Node \"display:inst\|RGB\[1\]~56\"" {  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "qd " "Info: Assuming node \"qd\" is an undefined clock" {  } { { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 112 8 176 128 "qd" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "qd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 144 8 176 160 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "line_controller:inst1\|flag " "Info: Detected ripple clock \"line_controller:inst1\|flag\" as buffer" {  } { { "line_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/line_controller.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "line_controller:inst1\|flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "qd register mode_selector:inst2\|tmp\[0\] register mode_selector:inst2\|tmp\[0\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"qd\" has Internal fmax of 76.92 MHz between source register \"mode_selector:inst2\|tmp\[0\]\" and destination register \"mode_selector:inst2\|tmp\[0\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_selector:inst2\|tmp\[0\] 1 REG LC29 51 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC29; Fanout = 51; REG Node = 'mode_selector:inst2\|tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns mode_selector:inst2\|tmp\[0\] 2 REG LC29 51 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC29; Fanout = 51; REG Node = 'mode_selector:inst2\|tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { mode_selector:inst2|tmp[0] mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { mode_selector:inst2|tmp[0] mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { mode_selector:inst2|tmp[0] {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"qd\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns qd 1 CLK PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 2; CLK Node = 'qd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 112 8 176 128 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns mode_selector:inst2\|tmp\[0\] 2 REG LC29 51 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC29; Fanout = 51; REG Node = 'mode_selector:inst2\|tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { qd {} qd~out {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"qd\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns qd 1 CLK PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 2; CLK Node = 'qd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 112 8 176 128 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns mode_selector:inst2\|tmp\[0\] 2 REG LC29 51 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC29; Fanout = 51; REG Node = 'mode_selector:inst2\|tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { qd {} qd~out {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { qd {} qd~out {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "mode_selector.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/mode_selector.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { mode_selector:inst2|tmp[0] mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { mode_selector:inst2|tmp[0] {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { qd mode_selector:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { qd {} qd~out {} mode_selector:inst2|tmp[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\] register row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\] 71.43 MHz 14.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 71.43 MHz between source register \"row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\]\" and destination register \"row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\]\" (period= 14.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\] 1 REG LC15 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC15; Fanout = 25; REG Node = 'row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\]~63 2 COMB LC1 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC1; Fanout = 1; COMB Node = 'row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\] 3 REG LC2 26 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC2; Fanout = 26; REG Node = 'row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 144 8 176 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns line_controller:inst1\|flag 2 REG LC56 16 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC56; Fanout = 16; REG Node = 'line_controller:inst1\|flag'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk line_controller:inst1|flag } "NODE_NAME" } } { "line_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/line_controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\] 3 REG LC2 26 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC2; Fanout = 26; REG Node = 'row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 144 8 176 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns line_controller:inst1\|flag 2 REG LC56 16 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC56; Fanout = 16; REG Node = 'line_controller:inst1\|flag'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk line_controller:inst1|flag } "NODE_NAME" } } { "line_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/line_controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\] 3 REG LC15 25 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC15; Fanout = 25; REG Node = 'row_controller:inst3\|lpm_counter:counter_rtl_1\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63 {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk VGAB row_controller:inst3\|part\[2\] 52.000 ns register " "Info: tco from clock \"clk\" to destination pin \"VGAB\" through register \"row_controller:inst3\|part\[2\]\" is 52.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 144 8 176 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns line_controller:inst1\|flag 2 REG LC56 16 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC56; Fanout = 16; REG Node = 'line_controller:inst1\|flag'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk line_controller:inst1|flag } "NODE_NAME" } } { "line_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/line_controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns row_controller:inst3\|part\[2\] 3 REG LC55 30 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC55; Fanout = 30; REG Node = 'row_controller:inst3\|part\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { line_controller:inst1|flag row_controller:inst3|part[2] } "NODE_NAME" } } { "row_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/row_controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|part[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|part[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "row_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/row_controller.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.000 ns + Longest register pin " "Info: + Longest register to pin delay is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns row_controller:inst3\|part\[2\] 1 REG LC55 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC55; Fanout = 30; REG Node = 'row_controller:inst3\|part\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_controller:inst3|part[2] } "NODE_NAME" } } { "row_controller.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/row_controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns display:inst\|Mux0~9 2 COMB SEXP28 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP28; Fanout = 4; COMB Node = 'display:inst\|Mux0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { row_controller:inst3|part[2] display:inst|Mux0~9 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns display:inst\|Mux0~22 3 COMB LC18 1 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC18; Fanout = 1; COMB Node = 'display:inst\|Mux0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { display:inst|Mux0~9 display:inst|Mux0~22 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 17.000 ns display:inst\|Mux0~28 4 COMB LC19 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 17.000 ns; Loc. = LC19; Fanout = 1; COMB Node = 'display:inst\|Mux0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { display:inst|Mux0~22 display:inst|Mux0~28 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.000 ns display:inst\|Mux0~8 5 COMB LC20 3 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 19.000 ns; Loc. = LC20; Fanout = 3; COMB Node = 'display:inst\|Mux0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { display:inst|Mux0~28 display:inst|Mux0~8 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 28.000 ns display:inst\|RGB\[2\]~60 6 COMB LOOP LC57 5 " "Info: 6: + IC(0.000 ns) + CELL(9.000 ns) = 28.000 ns; Loc. = LC57; Fanout = 5; COMB LOOP Node = 'display:inst\|RGB\[2\]~60'" { { "Info" "ITDB_PART_OF_SCC" "display:inst\|RGB\[2\]~60 LC57 " "Info: Loc. = LC57; Node \"display:inst\|RGB\[2\]~60\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst|RGB[2]~60 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst|RGB[2]~60 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/Users/Administrator/Desktop/vga_final/vga-display/display.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { display:inst|Mux0~8 display:inst|RGB[2]~60 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 32.000 ns VGAB 7 PIN PIN_36 0 " "Info: 7: + IC(0.000 ns) + CELL(4.000 ns) = 32.000 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'VGAB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { display:inst|RGB[2]~60 VGAB } "NODE_NAME" } } { "vga_display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.bdf" { { 264 664 840 280 "VGAB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 93.75 % ) " "Info: Total cell delay = 30.000 ns ( 93.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 6.25 % ) " "Info: Total interconnect delay = 2.000 ns ( 6.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { row_controller:inst3|part[2] display:inst|Mux0~9 display:inst|Mux0~22 display:inst|Mux0~28 display:inst|Mux0~8 display:inst|RGB[2]~60 VGAB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { row_controller:inst3|part[2] {} display:inst|Mux0~9 {} display:inst|Mux0~22 {} display:inst|Mux0~28 {} display:inst|Mux0~8 {} display:inst|RGB[2]~60 {} VGAB {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns 1.000ns 2.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk line_controller:inst1|flag row_controller:inst3|part[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} line_controller:inst1|flag {} row_controller:inst3|part[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { row_controller:inst3|part[2] display:inst|Mux0~9 display:inst|Mux0~22 display:inst|Mux0~28 display:inst|Mux0~8 display:inst|RGB[2]~60 VGAB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { row_controller:inst3|part[2] {} display:inst|Mux0~9 {} display:inst|Mux0~22 {} display:inst|Mux0~28 {} display:inst|Mux0~8 {} display:inst|RGB[2]~60 {} VGAB {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns 1.000ns 2.000ns 9.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:59:05 2023 " "Info: Processing ended: Fri Jun 02 14:59:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
