# risc-v-32
 A complete RISC-V based microcontroller featuring a 5-stage pipelined CPU, interrupt handling, MMU, and floating-point support. Designed from scratch for system-level insight into embedded and VLSI design.
# risc-v-32

A complete RISC-V based microcontroller built from scratch, featuring:

- ğŸ§  5-stage pipelined CPU
- âš¡ Interrupt handling
- ğŸ§® Floating Point Unit (FPU)
- ğŸ§­ Memory Management Unit (MMU)
- ğŸ”Œ Custom bus interface
- ğŸ§ª Testbenches and simulation support

Designed as a system-level exploration into both **embedded** and **VLSI** design.

---

## ğŸš€ Project Goals

- Implement a 32-bit RV32IMAF-compatible CPU core
- Integrate a programmable interrupt controller and trap logic
- Add MMU for memory protection and address translation
- Design and simulate a basic FPU
- Create a minimal SoC with memory map and bus
- Run custom programs written in RISC-V assembly

---

## ğŸ“ Folder Structure


risc-v-32/
â”œâ”€â”€ core/         # Pipelined CPU design
â”œâ”€â”€ mmu/          # Memory Management Unit
â”œâ”€â”€ intc/         # Interrupt controller
â”œâ”€â”€ fpu/          # Floating point unit
â”œâ”€â”€ bus/          # Bus interface
â”œâ”€â”€ test/         # Testbenches
â”œâ”€â”€ programs/     # Sample assembly programs
â””â”€â”€ docs/         # Block diagrams, notes, specs
