# RTL

This directory will contain synthesizable Verilog modules for the UART:

- uart_tx.v
- uart_rx.v
- baud_gen.v
