# Reading pref.tcl
# do CaixaReg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Aluno/Desktop/Gustavo/CaixaReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:44 on Nov 17,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Desktop/Gustavo/CaixaReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CaixaReg
# -- Compiling architecture Behavioral of CaixaReg
# End time: 18:29:44 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Aluno/Desktop/Gustavo/CaixaReg_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:44 on Nov 17,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Desktop/Gustavo/CaixaReg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CaixaReg_tb
# -- Compiling architecture teste of CaixaReg_tb
# End time: 18:29:44 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  CaixaReg_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" CaixaReg_tb 
# Start time: 18:29:44 on Nov 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.caixareg_tb(teste)
# Loading work.caixareg(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /caixareg_tb/instancia_CaixaReg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /caixareg_tb/instancia_CaixaReg
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4000015 ns  Iteration: 0  Instance: /caixareg_tb/instancia_CaixaReg
# Break key hit
# Simulation stop requested.
# End time: 18:30:38 on Nov 17,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 3
