

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 13:23:21 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       prime_neighbours
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    410|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     758|    936|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    359|
|Register         |        -|      -|     494|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1252|   1705|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |targeted_function_rm_s_axi_U                   |targeted_function_rm_s_axi                  |        0|      0|  182|  296|
    |targeted_function_srem_32ns_32ns_32_36_seq_U0  |targeted_function_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |targeted_function_srem_32ns_32ns_32_36_seq_U1  |targeted_function_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|      0|  758|  936|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_332_p2            |     +    |      0|  0|  32|          32|           1|
    |i_3_fu_416_p2            |     +    |      0|  0|  32|          32|           1|
    |tmp_4_fu_254_p2          |     +    |      0|  0|  32|          32|           2|
    |tmp_8_fu_338_p2          |     +    |      0|  0|  32|          32|           1|
    |p_neg_fu_268_p2          |     -    |      0|  0|  32|           1|          32|
    |p_neg_t5_fu_372_p2       |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_288_p2        |     -    |      0|  0|  32|           1|          32|
    |retval_2_cast_fu_246_p3  |  Select  |      0|  0|   2|           1|           2|
    |tmp_5_fu_308_p3          |  Select  |      0|  0|  32|           1|          32|
    |tmp_9_fu_392_p3          |  Select  |      0|  0|  32|           1|          32|
    |icmp_fu_230_p2           |   icmp   |      0|  0|  11|          31|           1|
    |tmp_11_fu_410_p2         |   icmp   |      0|  0|  11|          32|           1|
    |tmp_1_fu_236_p2          |   icmp   |      0|  0|  11|          32|           2|
    |tmp_2_fu_241_p2          |   icmp   |      0|  0|  11|          32|          31|
    |tmp_3_fu_326_p2          |   icmp   |      0|  0|  11|          32|           1|
    |tmp_6_fu_400_p2          |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_316_p2          |   icmp   |      0|  0|  11|          32|          32|
    |p_lshr4_fu_362_p2        |    xor   |      0|  0|  43|          31|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 410|         388|         269|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |flag_0_1_reg_139              |   1|          2|    1|          2|
    |flag_1_2_phi_fu_167_p4        |   1|          3|    1|          3|
    |flag_1_2_reg_164              |   1|          2|    1|          2|
    |i_1_reg_208                   |  32|          2|   32|         64|
    |i_reg_186                     |  32|          2|   32|         64|
    |output_000                    |  32|          4|   32|        128|
    |output_000_promoted7_reg_76   |  32|          2|   32|         64|
    |output_000_promoted_reg_114   |  32|          2|   32|         64|
    |output_001                    |  32|          6|   32|        192|
    |output_001_promoted4_reg_127  |  32|          2|   32|         64|
    |output_001_promoted5_reg_88   |  32|          2|   32|         64|
    |output_001_promoted_reg_152   |  32|          2|   32|         64|
    |tmp_12_reg_176                |  32|          2|   32|         64|
    |tmp_15_reg_198                |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 359|         46|  356|        914|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |flag_0_1_reg_139              |   1|   0|    1|          0|
    |flag_0_reg_100                |   1|   0|    1|          0|
    |flag_1_2_reg_164              |   1|   0|    1|          0|
    |i_1_reg_208                   |  32|   0|   32|          0|
    |i_reg_186                     |  32|   0|   32|          0|
    |input_000_read_reg_422        |  32|   0|   32|          0|
    |output_000_promoted7_reg_76   |  32|   0|   32|          0|
    |output_000_promoted_reg_114   |  32|   0|   32|          0|
    |output_001_promoted4_reg_127  |  32|   0|   32|          0|
    |output_001_promoted5_reg_88   |  32|   0|   32|          0|
    |output_001_promoted_reg_152   |  32|   0|   32|          0|
    |retval_2_cast_reg_440         |  32|   0|   32|          0|
    |tmp_12_reg_176                |  32|   0|   32|          0|
    |tmp_15_reg_198                |  32|   0|   32|          0|
    |tmp_2_reg_436                 |   1|   0|    1|          0|
    |tmp_4_reg_444                 |  32|   0|   32|          0|
    |tmp_5_reg_451                 |  32|   0|   32|          0|
    |tmp_8_reg_467                 |  32|   0|   32|          0|
    |tmp_9_reg_474                 |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 494|   0|  494|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|s_axi_rm_AWVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_AWADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WVALID   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WREADY   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WDATA    |  in |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_WSTRB    |  in |    4|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARVALID  |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARREADY  | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_ARADDR   |  in |    6|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RDATA    | out |   32|    s_axi   |         rm        |    pointer   |
|s_axi_rm_RRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BVALID   | out |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BREADY   |  in |    1|    s_axi   |         rm        |    pointer   |
|s_axi_rm_BRESP    | out |    2|    s_axi   |         rm        |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | targeted_function | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | targeted_function | return value |
|interrupt         | out |    1| ap_ctrl_hs | targeted_function | return value |
+------------------+-----+-----+------------+-------------------+--------------+

