NDFramePage.OnPageTitleLoaded("File9:uvm_tlm_ifs.svh","uvm_tlm_ifs.svh");NDSummary.OnSummaryLoaded("File9:uvm_tlm_ifs.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[1367,0,0,"uvm_tlm_if_base #(T1,T2)","uvm_tlm_if_base_"],[1368,0,2,"Blocking put","uvm_tlm_if_base_.Blocking_put"],[1369,0,2,"Blocking get","uvm_tlm_if_base_.Blocking_get"],[1370,0,2,"Blocking peek","uvm_tlm_if_base_.Blocking_peek"],[1371,0,2,"Non-blocking put","uvm_tlm_if_base_.Non-blocking_put"],[1372,0,1,"try_put","uvm_tlm_if_base_.try_put"],[1373,0,1,"can_put","uvm_tlm_if_base_.can_put"],[1374,0,2,"Non-blocking get","uvm_tlm_if_base_.Non-blocking_get"],[1375,0,1,"try_get","uvm_tlm_if_base_.try_get"],[1376,0,1,"can_get","uvm_tlm_if_base_.can_get"],[1377,0,2,"Non-blocking peek","uvm_tlm_if_base_.Non-blocking_peek"],[1378,0,1,"try_peek","uvm_tlm_if_base_.try_peek"],[1379,0,1,"can_peek","uvm_tlm_if_base_.can_peek"],[1380,0,2,"Blocking transport","uvm_tlm_if_base_.Blocking_transport"],[1381,0,2,"Non-blocking transport","uvm_tlm_if_base_.Non-blocking_transport"],[1382,0,2,"Analysis","uvm_tlm_if_base_.Analysis"],[1383,0,1,"write","uvm_tlm_if_base_.write"]]);