#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov 21 13:40:14 2017
# Process ID: 31488
# Current directory: E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1
# Command line: vivado.exe -log design_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1.tcl
# Log file: E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/design_1.vds
# Journal file: E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 237.051 ; gain = 14.160
Command: synth_design -top design_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 322.551 ; gain = 71.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/VivadoProjects/Student_ID/Student_ID.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_Ground_0_2' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_Ground_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_Ground_0_2' (1#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_Ground_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_Ground_1_1' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_Ground_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_Ground_1_1' (2#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_Ground_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_bcd_change_0_2' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_bcd_change_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_bcd_change_0_2' (3#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_bcd_change_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_div_0_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_clk_div_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_div_0_0' (4#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_clk_div_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_decimal_counter_0_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decimal_counter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_decimal_counter_0_0' (5#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decimal_counter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_decode138_0_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decode138_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_decode138_0_0' (6#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decode138_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'decode138_0' of module 'design_1_decode138_0_0' requires 14 connections, but only 10 given [E:/VivadoProjects/Student_ID/Student_ID.srcs/sources_1/bd/design_1/hdl/design_1.v:112]
INFO: [Synth 8-638] synthesizing module 'design_1_decode138_1_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decode138_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_decode138_1_0' (7#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_decode138_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'decode138_1' of module 'design_1_decode138_1_0' requires 14 connections, but only 9 given [E:/VivadoProjects/Student_ID/Student_ID.srcs/sources_1/bd/design_1/hdl/design_1.v:123]
INFO: [Synth 8-638] synthesizing module 'design_1_nxor_0_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_nxor_0_0' (8#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_nxor_1_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_nxor_1_0' (9#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_nxor_2_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_nxor_2_0' (10#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_nxor_3_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_nxor_3_0' (11#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_nxor_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_0' [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_six_not_gate_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_0' (12#1) [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/realtime/design_1_six_not_gate_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'design_1_six_not_gate_0_0' requires 12 connections, but only 7 given [E:/VivadoProjects/Student_ID/Student_ID.srcs/sources_1/bd/design_1/hdl/design_1.v:149]
INFO: [Synth 8-256] done synthesizing module 'design_1' (13#1) [E:/VivadoProjects/Student_ID/Student_ID.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 361.875 ; gain = 110.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 361.875 ; gain = 110.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp25/design_1_decimal_counter_0_0_in_context.xdc] for cell 'decimal_counter_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp25/design_1_decimal_counter_0_0_in_context.xdc] for cell 'decimal_counter_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp27/design_1_decode138_0_0_in_context.xdc] for cell 'decode138_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp27/design_1_decode138_0_0_in_context.xdc] for cell 'decode138_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp29/design_1_clk_div_0_0_in_context.xdc] for cell 'clk_div_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp29/design_1_clk_div_0_0_in_context.xdc] for cell 'clk_div_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp31/design_1_Ground_0_2_in_context.xdc] for cell 'Ground_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp31/design_1_Ground_0_2_in_context.xdc] for cell 'Ground_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp33/design_1_Ground_1_1_in_context.xdc] for cell 'Ground_1'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp33/design_1_Ground_1_1_in_context.xdc] for cell 'Ground_1'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp35/design_1_decode138_0_0_in_context.xdc] for cell 'decode138_1'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp35/design_1_decode138_0_0_in_context.xdc] for cell 'decode138_1'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp37/design_1_six_not_gate_0_0_in_context.xdc] for cell 'six_not_gate_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp37/design_1_six_not_gate_0_0_in_context.xdc] for cell 'six_not_gate_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp39/design_1_bcd_change_0_2_in_context.xdc] for cell 'bcd_change_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp39/design_1_bcd_change_0_2_in_context.xdc] for cell 'bcd_change_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp41/design_1_nxor_0_0_in_context.xdc] for cell 'nxor_0'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp41/design_1_nxor_0_0_in_context.xdc] for cell 'nxor_0'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp43/design_1_nxor_1_0_in_context.xdc] for cell 'nxor_1'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp43/design_1_nxor_1_0_in_context.xdc] for cell 'nxor_1'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp45/design_1_nxor_2_0_in_context.xdc] for cell 'nxor_2'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp45/design_1_nxor_2_0_in_context.xdc] for cell 'nxor_2'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp47/design_1_nxor_3_0_in_context.xdc] for cell 'nxor_3'
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/.Xil/Vivado-31488-LAPTOP-BBTT6KDL/dcp47/design_1_nxor_3_0_in_context.xdc] for cell 'nxor_3'
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.srcs/constrs_1/new/id.xdc]
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.srcs/constrs_1/new/id.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProjects/Student_ID/Student_ID.srcs/constrs_1/new/id.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 598.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.148 ; gain = 346.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.148 ; gain = 346.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Ground_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ground_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bcd_change_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decimal_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nxor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nxor_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nxor_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nxor_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for six_not_gate_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.148 ; gain = 346.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.148 ; gain = 346.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 598.148 ; gain = 346.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 611.867 ; gain = 360.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 611.867 ; gain = 360.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_Ground_0_2          |         1|
|2     |design_1_Ground_1_1          |         1|
|3     |design_1_bcd_change_0_2      |         1|
|4     |design_1_clk_div_0_0         |         1|
|5     |design_1_decimal_counter_0_0 |         1|
|6     |design_1_decode138_0_0       |         1|
|7     |design_1_decode138_1_0       |         1|
|8     |design_1_nxor_0_0            |         1|
|9     |design_1_nxor_1_0            |         1|
|10    |design_1_nxor_2_0            |         1|
|11    |design_1_nxor_3_0            |         1|
|12    |design_1_six_not_gate_0_0    |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_Ground_0_2          |     1|
|2     |design_1_Ground_1_1          |     1|
|3     |design_1_bcd_change_0_2      |     1|
|4     |design_1_clk_div_0_0         |     1|
|5     |design_1_decimal_counter_0_0 |     1|
|6     |design_1_decode138_0_0       |     1|
|7     |design_1_decode138_1_0       |     1|
|8     |design_1_nxor_0_0            |     1|
|9     |design_1_nxor_1_0            |     1|
|10    |design_1_nxor_2_0            |     1|
|11    |design_1_nxor_3_0            |     1|
|12    |design_1_six_not_gate_0_0    |     1|
|13    |IBUF                         |     2|
|14    |OBUF                         |    11|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    53|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 621.008 ; gain = 133.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 621.008 ; gain = 369.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 633.531 ; gain = 396.480
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/Student_ID/Student_ID.runs/synth_1/design_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 633.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 13:41:27 2017...
