{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754490819099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754490819099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 06 16:33:38 2025 " "Processing started: Wed Aug 06 16:33:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754490819099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490819099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP_module -c RP_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP_module -c RP_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490819099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754490819972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754490819972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_wrapper-rtl " "Found design unit 1: RP_wrapper-rtl" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_wrapper " "Found entity 1: RP_wrapper" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_top-rtl " "Found design unit 1: RP_top-rtl" {  } { { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_top " "Found entity 1: RP_top" {  } { { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp_ram_2_port-SYN " "Found design unit 1: rp_ram_2_port-SYN" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_RAM_2_PORT " "Found entity 1: RP_RAM_2_PORT" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_input_queue_simplified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_input_queue_simplified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_input_queue_simplified-rtl " "Found design unit 1: RP_input_queue_simplified-rtl" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_input_queue_simplified " "Found entity 1: RP_input_queue_simplified" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_flow_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_flow_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_Flow_Update-rtl " "Found design unit 1: RP_Flow_Update-rtl" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_Flow_Update " "Found entity 1: RP_Flow_Update" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rate_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rate_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_ram_2_port-SYN " "Found design unit 1: rate_ram_2_port-SYN" {  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rate_RAM_2_PORT " "Found entity 1: Rate_RAM_2_PORT" {  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/global_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/global_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_timer-rtl " "Found design unit 1: global_timer-rtl" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_timer " "Found entity 1: global_timer" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrapper-rtl " "Found design unit 1: divider_wrapper-rtl" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrapper " "Found entity 1: divider_wrapper" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_stratix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_stratix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_stratix-SYN " "Found design unit 1: divider_stratix-SYN" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider_Stratix " "Found entity 1: Divider_Stratix" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/constants_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/constants_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_pkg " "Found design unit 1: constants_pkg" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants_pkg-body " "Found design unit 2: constants_pkg-body" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490831636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RP_top " "Elaborating entity \"RP_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754490831739 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Constants_pkg.vhd(32) " "VHDL Subtype or Type Declaration warning at Constants_pkg.vhd(32): subtype or type has null range" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1754490831741 "|RP_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_wrapper RP_wrapper:RP_wrapper_inst " "Elaborating entity \"RP_wrapper\" for hierarchy \"RP_wrapper:RP_wrapper_inst\"" {  } { { "../RP_top.vhd" "RP_wrapper_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831746 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flow_id_out_reg\[18\] RP_wrapper.vhd(84) " "Using initial value X (don't care) for net \"flow_id_out_reg\[18\]\" at RP_wrapper.vhd(84)" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490831762 "|RP_top|RP_wrapper:RP_wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_input_queue_simplified RP_wrapper:RP_wrapper_inst\|RP_input_queue_simplified:RP_input_queue_inst " "Elaborating entity \"RP_input_queue_simplified\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_input_queue_simplified:RP_input_queue_inst\"" {  } { { "../RP_wrapper.vhd" "RP_input_queue_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "found RP_input_queue_simplified.vhd(75) " "Verilog HDL or VHDL warning at RP_input_queue_simplified.vhd(75): object \"found\" assigned a value but never read" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754490831778 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_input_queue_simplified:RP_input_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_Flow_Update RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst " "Elaborating entity \"RP_Flow_Update\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\"" {  } { { "../RP_wrapper.vhd" "RP_flow_update_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RP_mem_dob RP_flow_update.vhd(76) " "Verilog HDL or VHDL warning at RP_flow_update.vhd(76): object \"RP_mem_dob\" assigned a value but never read" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754490831794 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_RAM_2_PORT RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst " "Elaborating entity \"RP_RAM_2_PORT\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\"" {  } { { "../RP_flow_update.vhd" "RP_mem_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../RP_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490831878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 121 " "Parameter \"width_a\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 121 " "Parameter \"width_b\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490831878 ""}  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754490831878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1o54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1o54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1o54 " "Found entity 1: altsyncram_1o54" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1o54 RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated " "Elaborating entity \"altsyncram_1o54\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vna " "Found entity 1: decode_vna" {  } { { "db/decode_vna.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/decode_vna.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vna RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2 " "Elaborating entity \"decode_vna\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2\"" {  } { { "db/altsyncram_1o54.tdf" "decode2" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blb " "Found entity 1: mux_blb" {  } { { "db/mux_blb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/mux_blb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blb RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4 " "Elaborating entity \"mux_blb\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4\"" {  } { { "db/altsyncram_1o54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_timer RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst " "Elaborating entity \"global_timer\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst\"" {  } { { "../RP_flow_update.vhd" "global_timer_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Global_timer.vhd(27) " "VHDL Process Statement warning at Global_timer.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754490832745 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|global_timer:global_timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_wrapper RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst " "Elaborating entity \"divider_wrapper\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\"" {  } { { "../RP_wrapper.vhd" "divider_wrapper_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remain_signal divider_wrapper.vhd(33) " "Verilog HDL or VHDL warning at divider_wrapper.vhd(33): object \"remain_signal\" assigned a value but never read" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754490832745 "|RP_top|RP_wrapper:RP_wrapper_inst|divider_wrapper:divider_wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Stratix RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst " "Elaborating entity \"Divider_Stratix\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\"" {  } { { "../divider_wrapper.vhd" "divider_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../Divider_Stratix.vhd" "LPM_DIVIDE_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 18 " "Parameter \"lpm_widthd\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 36 " "Parameter \"lpm_widthn\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490832777 ""}  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754490832777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cft " "Found entity 1: lpm_divide_cft" {  } { { "db/lpm_divide_cft.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/lpm_divide_cft.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cft RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated " "Elaborating entity \"lpm_divide_cft\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gai " "Found entity 1: sign_div_unsign_gai" {  } { { "db/sign_div_unsign_gai.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/sign_div_unsign_gai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_gai RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider " "Elaborating entity \"sign_div_unsign_gai\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\"" {  } { { "db/lpm_divide_cft.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/lpm_divide_cft.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9nf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9nf " "Found entity 1: alt_u_div_9nf" {  } { { "db/alt_u_div_9nf.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/alt_u_div_9nf.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490832952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490832952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_9nf RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider " "Elaborating entity \"alt_u_div_9nf\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider\"" {  } { { "db/sign_div_unsign_gai.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/sign_div_unsign_gai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rate_RAM_2_PORT Rate_RAM_2_PORT:Rate_mem_inst " "Elaborating entity \"Rate_RAM_2_PORT\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\"" {  } { { "../RP_top.vhd" "Rate_mem_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490832984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../Rate_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490833000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490833038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754490833038 ""}  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754490833038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l54 " "Found entity 1: altsyncram_9l54" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490833190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490833190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9l54 Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated " "Elaborating entity \"altsyncram_9l54\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490833190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjb " "Found entity 1: mux_vjb" {  } { { "db/mux_vjb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/mux_vjb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754490833269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490833269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjb Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4 " "Elaborating entity \"mux_vjb\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4\"" {  } { { "db/altsyncram_9l54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490833269 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a0 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a1 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a2 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a3 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a4 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a5 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a6 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a7 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a8 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a9 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a10 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a11 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a12 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a13 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a14 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a15 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a16 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a17 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a18 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a19 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a20 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a21 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a22 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a23 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a24 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a25 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a26 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a27 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a28 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a29 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a30 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a31 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a32 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a33 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a34 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a35 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a36 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a37 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a38 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a39 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a40 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a41 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a42 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a43 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a44 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a45 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a46 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a47 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a48 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a49 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a50 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a51 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a52 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a53 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a54 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a55 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a56 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a57 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a58 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a59 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a60 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a61 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a62 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a63 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a64 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a65 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a66 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a67 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a68 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a69 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a70 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a71 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a72 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a73 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a74 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a75 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a76 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a77 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a78 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a79 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a80 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a81 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 2971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a82 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a83 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a84 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a85 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a86 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a87 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a88 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a89 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a90 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a91 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a92 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a93 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a94 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a95 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a96 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a97 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a98 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a99 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a100 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a101 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a102 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a103 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a104 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a105 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a106 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a107 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a108 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a109 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 3979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a110 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a111 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a112 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a113 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a114 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a115 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a116 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a117 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a118 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a119 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a120 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a121 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a122 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a123 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a124 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a125 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a126 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a127 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a128 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a129 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a130 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a131 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a132 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a133 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a134 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a135 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a136 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a137 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 4987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a138 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a139 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a140 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a141 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a142 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a143 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a144 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a145 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a146 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a147 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a148 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a149 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a150 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a151 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a152 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a153 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a154 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a155 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a156 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a157 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a158 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a159 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a160 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a161 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a162 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a163 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a164 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a165 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 5995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a166 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a167 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a168 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a169 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a170 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a171 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a172 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a173 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a174 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a175 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a176 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a177 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a178 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a179 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a180 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a181 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a182 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a183 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a184 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a185 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a186 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a187 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a188 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a189 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a190 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a191 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a192 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 6967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a193 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a194 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a195 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a196 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a197 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a198 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a199 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a200 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a201 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a202 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a203 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a204 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a205 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a206 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a207 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a208 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a209 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a210 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a211 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a212 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a213 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a214 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a215 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a216 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a217 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a218 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a219 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a220 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a221 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a222 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a223 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a224 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a225 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a226 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a227 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a228 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a229 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a230 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a231 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a232 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a233 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a234 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a235 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a236 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a237 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a238 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a239 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a240 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a241 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a242 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a243 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a244 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a245 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a246 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a247 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a248 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 8983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a249 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a250 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a251 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a252 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a253 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a254 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a255 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a256 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a257 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a258 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a259 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a260 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a261 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a262 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a263 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a264 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a265 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a266 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a267 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a268 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a269 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a270 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a271 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_9l54.tdf" 9811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754490835304 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a271"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1754490835304 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1754490835304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flow_id_o\[18\] GND " "Pin \"flow_id_o\[18\]\" is stuck at GND" {  } { { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754490847902 "|RP_top|flow_id_o[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754490847902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754490848615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754490851680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754490855064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754490855064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7040 " "Implemented 7040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754490856159 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754490856159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5023 " "Implemented 5023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754490856159 ""} { "Info" "ICUT_CUT_TM_RAMS" "1936 " "Implemented 1936 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1754490856159 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1754490856159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754490856159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 283 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 283 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754490856272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 06 16:34:16 2025 " "Processing ended: Wed Aug 06 16:34:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754490856272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754490856272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754490856272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754490856272 ""}
