# Synthesis flow commands Synopsys
The synthesis process before formal verification and post-synthesis STA and SPA is defined by 6 main steps.hesis process before formal verification and post-synthesis STA and SPA is defined 
1. [Specify library](specify-library-sys.md)
2. [Read design](read-design-sys.md)
3. [Design environment](design-env-sys.md)
4. [Set design constraints (SDC)](set-design-constraints-SDC-sys.md)
5. [Optimize the design](optimize-design-sys.md)
6. [Save the design](save-design-sys.md)

Each steps has a group of commands that can be used into the dc_shell through tcl scripts.