#ifndef __ASM_ARCH_REGS_PHY_DDR_H
#define __ASM_ARCH_REGS_PHY_DDR_H

#define PHY_DDR_RIDR					(PHY_DDR_BASE + 0x000)
#define PHY_DDR_PIR 					(PHY_DDR_BASE + 0x004)
#define PHY_DDR_PGCR					(PHY_DDR_BASE + 0x008)
#define PHY_DDR_PGSR					(PHY_DDR_BASE + 0x00C)
#define PHY_DDR_DLLGCR					(PHY_DDR_BASE + 0x010)
#define PHY_DDR_ACDLLCR 				(PHY_DDR_BASE + 0x014)
#define PHY_DDR_PTR0					(PHY_DDR_BASE + 0x018)
#define PHY_DDR_PTR1					(PHY_DDR_BASE + 0x01C)
#define PHY_DDR_PTR2					(PHY_DDR_BASE + 0x020)
#define PHY_DDR_ACIOCR					(PHY_DDR_BASE + 0x024)
#define PHY_DDR_DXCCR					(PHY_DDR_BASE + 0x028)
#define PHY_DDR_DSGCR					(PHY_DDR_BASE + 0x02C)
#define PHY_DDR_DCR 					(PHY_DDR_BASE + 0x030)
#define PHY_DDR_DTPR0					(PHY_DDR_BASE + 0x034)
#define PHY_DDR_DTPR1					(PHY_DDR_BASE + 0x038)
#define PHY_DDR_DTPR2					(PHY_DDR_BASE + 0x03C)
#define PHY_DDR_MR0 					(PHY_DDR_BASE + 0x040)
#define PHY_DDR_MR1 					(PHY_DDR_BASE + 0x044)
#define PHY_DDR_MR2 					(PHY_DDR_BASE + 0x048)
#define PHY_DDR_MR3 					(PHY_DDR_BASE + 0x04C)
#define PHY_DDR_ODTCR					(PHY_DDR_BASE + 0x050)
#define PHY_DDR_DTAR					(PHY_DDR_BASE + 0x054)
#define PHY_DDR_DTDR0					(PHY_DDR_BASE + 0x058)
#define PHY_DDR_DTDR1					(PHY_DDR_BASE + 0x05C)
#define PHY_DDR_DCUAR					(PHY_DDR_BASE + 0x0C0)
#define PHY_DDR_DCUDR					(PHY_DDR_BASE + 0x0C4)
#define PHY_DDR_DCURR					(PHY_DDR_BASE + 0x0C8)
#define PHY_DDR_DCULR					(PHY_DDR_BASE + 0x0CC)
#define PHY_DDR_DCUGCR					(PHY_DDR_BASE + 0x0D0)
#define PHY_DDR_DCUTPR					(PHY_DDR_BASE + 0x0D4)
#define PHY_DDR_DCUSR0					(PHY_DDR_BASE + 0x0D8)
#define PHY_DDR_DCUSR1					(PHY_DDR_BASE + 0x0DC)
#define PHY_DDR_BISTRR					(PHY_DDR_BASE + 0x100)
#define PHY_DDR_BISTMSKR0				(PHY_DDR_BASE + 0x104)
#define PHY_DDR_BISTMSKR1				(PHY_DDR_BASE + 0x108)
#define PHY_DDR_BISTWCR 				(PHY_DDR_BASE + 0x10C)
#define PHY_DDR_BISTLSR 				(PHY_DDR_BASE + 0x110)
#define PHY_DDR_BISTAR0 				(PHY_DDR_BASE + 0x114)
#define PHY_DDR_BISTAR1 				(PHY_DDR_BASE + 0x118)
#define PHY_DDR_BISTAR2 				(PHY_DDR_BASE + 0x11C)
#define PHY_DDR_BISTUDPR				(PHY_DDR_BASE + 0x120)
#define PHY_DDR_BISTGSR 				(PHY_DDR_BASE + 0x124)
#define PHY_DDR_BISTWER 				(PHY_DDR_BASE + 0x128)
#define PHY_DDR_BISTBER0				(PHY_DDR_BASE + 0x12C)
#define PHY_DDR_BISTBER1				(PHY_DDR_BASE + 0x130)
#define PHY_DDR_BISTBER2				(PHY_DDR_BASE + 0x134)
#define PHY_DDR_BISTWCSR				(PHY_DDR_BASE + 0x138)
#define PHY_DDR_BISTFWR0				(PHY_DDR_BASE + 0x13C)
#define PHY_DDR_BISTFWR1				(PHY_DDR_BASE + 0x140)
#define PHY_DDR_ZQ0CR0					(PHY_DDR_BASE + 0x180)
#define PHY_DDR_ZQ0CR1					(PHY_DDR_BASE + 0x184)
#define PHY_DDR_ZQ0SR0					(PHY_DDR_BASE + 0x188)
#define PHY_DDR_ZQ0SR1					(PHY_DDR_BASE + 0x18C)
#define PHY_DDR_ZQ1CR0					(PHY_DDR_BASE + 0x190)
#define PHY_DDR_ZQ1CR1					(PHY_DDR_BASE + 0x194)
#define PHY_DDR_ZQ1SR0					(PHY_DDR_BASE + 0x198)
#define PHY_DDR_ZQ1SR1					(PHY_DDR_BASE + 0x19C)
#define PHY_DDR_ZQ2CR0					(PHY_DDR_BASE + 0x1A0)
#define PHY_DDR_ZQ2CR1					(PHY_DDR_BASE + 0x1A4)
#define PHY_DDR_ZQ2SR0					(PHY_DDR_BASE + 0x1A8)
#define PHY_DDR_ZQ2SR1					(PHY_DDR_BASE + 0x1AC)
#define PHY_DDR_ZQ3CR0					(PHY_DDR_BASE + 0x1B0)
#define PHY_DDR_ZQ3CR1					(PHY_DDR_BASE + 0x1B4)
#define PHY_DDR_ZQ3SR0					(PHY_DDR_BASE + 0x1B8)
#define PHY_DDR_ZQ3SR1					(PHY_DDR_BASE + 0x1BC)
#define PHY_DDR_DX0GCR					(PHY_DDR_BASE + 0x1C0)
#define PHY_DDR_DX0GSR0 				(PHY_DDR_BASE + 0x1C4)
#define PHY_DDR_DX0GSR1 				(PHY_DDR_BASE + 0x1C8)
#define PHY_DDR_DX0DLLCR				(PHY_DDR_BASE + 0x1CC)
#define PHY_DDR_DX0DQTR 				(PHY_DDR_BASE + 0x1D0)
#define PHY_DDR_DX0DQSTR				(PHY_DDR_BASE + 0x1D4)
#define PHY_DDR_DX1GCR					(PHY_DDR_BASE + 0x200)
#define PHY_DDR_DX1GSR0 				(PHY_DDR_BASE + 0x204)
#define PHY_DDR_DX1GSR1 				(PHY_DDR_BASE + 0x208)
#define PHY_DDR_DX1DLLCR				(PHY_DDR_BASE + 0x20C)
#define PHY_DDR_DX1DQTR 				(PHY_DDR_BASE + 0x210)
#define PHY_DDR_DX1DQSTR				(PHY_DDR_BASE + 0x214)
#define PHY_DDR_DX2GCR					(PHY_DDR_BASE + 0x240)
#define PHY_DDR_DX2GSR0 				(PHY_DDR_BASE + 0x244)
#define PHY_DDR_DX2GSR1 				(PHY_DDR_BASE + 0x248)
#define PHY_DDR_DX2DLLCR				(PHY_DDR_BASE + 0x24C)
#define PHY_DDR_DX2DQTR 				(PHY_DDR_BASE + 0x250)
#define PHY_DDR_DX2DQSTR				(PHY_DDR_BASE + 0x254)
#define PHY_DDR_DX3GCR					(PHY_DDR_BASE + 0x280)
#define PHY_DDR_DX3GSR0 				(PHY_DDR_BASE + 0x284)
#define PHY_DDR_DX3GSR1 				(PHY_DDR_BASE + 0x288)
#define PHY_DDR_DX3DLLCR				(PHY_DDR_BASE + 0x28C)
#define PHY_DDR_DX3DQTR 				(PHY_DDR_BASE + 0x290)
#define PHY_DDR_DX3DQSTR				(PHY_DDR_BASE + 0x294)
#define PHY_DDR_DX4GCR					(PHY_DDR_BASE + 0x2C0)
#define PHY_DDR_DX4GSR0 				(PHY_DDR_BASE + 0x2C4)
#define PHY_DDR_DX4GSR1 				(PHY_DDR_BASE + 0x2C8)
#define PHY_DDR_DX4DLLCR				(PHY_DDR_BASE + 0x2CC)
#define PHY_DDR_DX4DQTR 				(PHY_DDR_BASE + 0x2D0)
#define PHY_DDR_DX4DQSTR				(PHY_DDR_BASE + 0x2D4)
#define PHY_DDR_DX5GCR					(PHY_DDR_BASE + 0x300)
#define PHY_DDR_DX5GSR0 				(PHY_DDR_BASE + 0x304)
#define PHY_DDR_DX5GSR1 				(PHY_DDR_BASE + 0x308)
#define PHY_DDR_DX5DLLCR				(PHY_DDR_BASE + 0x30C)
#define PHY_DDR_DX5DQTR 				(PHY_DDR_BASE + 0x310)
#define PHY_DDR_DX5DQSTR				(PHY_DDR_BASE + 0x314)
#define PHY_DDR_DX6GCR					(PHY_DDR_BASE + 0x340)
#define PHY_DDR_DX6GSR0 				(PHY_DDR_BASE + 0x344)
#define PHY_DDR_DX6GSR1 				(PHY_DDR_BASE + 0x348)
#define PHY_DDR_DX6DLLCR				(PHY_DDR_BASE + 0x34C)
#define PHY_DDR_DX6DQTR 				(PHY_DDR_BASE + 0x350)
#define PHY_DDR_DX6DQSTR				(PHY_DDR_BASE + 0x354)
#define PHY_DDR_DX7GCR					(PHY_DDR_BASE + 0x380)
#define PHY_DDR_DX7GSR0 				(PHY_DDR_BASE + 0x384)
#define PHY_DDR_DX7GSR1 				(PHY_DDR_BASE + 0x388)
#define PHY_DDR_DX7DLLCR				(PHY_DDR_BASE + 0x38C)
#define PHY_DDR_DX7DQTR 				(PHY_DDR_BASE + 0x390)
#define PHY_DDR_DX7DQSTR				(PHY_DDR_BASE + 0x394)
#define PHY_DDR_DX8GCR					(PHY_DDR_BASE + 0x3C0)
#define PHY_DDR_DX8GSR0 				(PHY_DDR_BASE + 0x3C4)
#define PHY_DDR_DX8GSR1 				(PHY_DDR_BASE + 0x3C8)
#define PHY_DDR_DX8DLLCR				(PHY_DDR_BASE + 0x3CC)
#define PHY_DDR_DX8DQTR 				(PHY_DDR_BASE + 0x3D0)
#define PHY_DDR_DX8DQSTR				(PHY_DDR_BASE + 0x3D4)

#endif /* __ASM_ARCH_REGS_PHY_DDR_H */
