Protel Design System Design Rule Check
PCB File : G:\Art\Connect\49key\PCB_Project\Paino.PcbDoc
Date     : 2019/9/19
Time     : 10:01:43

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-12(234.442mm,41.148mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-11(252.73mm,6.858mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-10(481.711mm,6.477mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-9(327.152mm,28.321mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-8(488.315mm,26.924mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-7(456.565mm,27.559mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-6(359.029mm,28.194mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-5(288.29mm,29.21mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-4(114.935mm,30.48mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-3(18.161mm,3.048mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(3.175mm,41.275mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :11

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Via (5.842mm,5.588mm) from Top Layer to Bottom Layer And Pad Px1-9(6.004mm,4.587mm) on Top Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (5.842mm,5.588mm) from Top Layer to Bottom Layer And Pad Px1-7(6.004mm,6.587mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Via (4.699mm,7.62mm) from Top Layer to Bottom Layer And Pad Px1-6(6.004mm,7.587mm) on Top Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (20.447mm,44.577mm) from Top Layer to Bottom Layer And Pad P2-3(19.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Via (10.414mm,44.577mm) from Top Layer to Bottom Layer And Pad P1-3(9.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Via (50.419mm,44.577mm) from Top Layer to Bottom Layer And Pad P5-3(49.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Via (60.452mm,44.577mm) from Top Layer to Bottom Layer And Pad P6-3(59.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (90.551mm,44.577mm) from Top Layer to Bottom Layer And Pad P9-1(91.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Via (100.457mm,44.577mm) from Top Layer to Bottom Layer And Pad P10-3(99.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (170.434mm,44.577mm) from Top Layer to Bottom Layer And Pad P17-3(169.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Via (130.429mm,44.577mm) from Top Layer to Bottom Layer And Pad P13-3(129.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Via (240.411mm,44.577mm) from Top Layer to Bottom Layer And Pad P24-3(239.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (250.444mm,44.577mm) from Top Layer to Bottom Layer And Pad P25-3(249.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (280.416mm,44.577mm) from Top Layer to Bottom Layer And Pad P28-3(279.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (360.426mm,44.577mm) from Top Layer to Bottom Layer And Pad P36-3(359.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Via (350.393mm,44.577mm) from Top Layer to Bottom Layer And Pad P35-3(349.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Via (330.454mm,44.577mm) from Top Layer to Bottom Layer And Pad P33-3(329.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (320.421mm,44.577mm) from Top Layer to Bottom Layer And Pad P32-3(319.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Via (310.388mm,44.577mm) from Top Layer to Bottom Layer And Pad P31-3(309.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (290.449mm,44.577mm) from Top Layer to Bottom Layer And Pad P29-3(289.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Via (400.431mm,44.577mm) from Top Layer to Bottom Layer And Pad P40-3(399.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (410.337mm,44.704mm) from Top Layer to Bottom Layer And Pad P41-3(409.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.254mm) Between Via (420.37mm,44.704mm) from Top Layer to Bottom Layer And Pad P42-3(419.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (440.563mm,44.577mm) from Top Layer to Bottom Layer And Pad P44-1(441.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (477.139mm,11.938mm) from Top Layer to Bottom Layer And Pad P51-1(478.088mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (480.568mm,44.704mm) from Top Layer to Bottom Layer And Pad P48-1(481.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (383.159mm,12.065mm) from Top Layer to Bottom Layer And Pad P55-3(382.207mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (409.956mm,11.938mm) from Top Layer to Bottom Layer And Pad P57-3(409.03mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (450.215mm,11.938mm) from Top Layer to Bottom Layer And Pad P60-3(449.265mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Via (342.9mm,11.938mm) from Top Layer to Bottom Layer And Pad P68-3(341.971mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Via (275.971mm,12.065mm) from Top Layer to Bottom Layer And Pad P64-1(276.913mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (316.23mm,11.938mm) from Top Layer to Bottom Layer And Pad P62-1(317.148mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Via (302.641mm,11.938mm) from Top Layer to Bottom Layer And Pad P61-3(301.736mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (208.788mm,12.065mm) from Top Layer to Bottom Layer And Pad P71-3(207.855mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Via (141.732mm,12.065mm) from Top Layer to Bottom Layer And Pad P76-3(140.796mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Via (74.676mm,11.684mm) from Top Layer to Bottom Layer And Pad P81-3(73.738mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Via (5.842mm,5.588mm) from Top Layer to Bottom Layer And Pad Free-2(7.239mm,4.572mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Via (8.255mm,4.572mm) from Top Layer to Bottom Layer And Via (7.493mm,4.572mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm] / [Bottom Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (36.576mm,18.796mm) from Top Layer to Bottom Layer And Via (36.576mm,17.907mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm] / [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Via (35.56mm,17.907mm) from Top Layer to Bottom Layer And Via (35.56mm,18.796mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm] / [Bottom Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Via (496.316mm,17.907mm) from Top Layer to Bottom Layer And Via (495.681mm,17.272mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm] / [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Via (495.681mm,18.542mm) from Top Layer to Bottom Layer And Via (496.316mm,17.907mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm] / [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Via (496.316mm,19.177mm) from Top Layer to Bottom Layer And Via (495.681mm,18.542mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm] / [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (495.681mm,19.685mm) from Top Layer to Bottom Layer And Via (496.316mm,19.177mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (496.316mm,20.193mm) from Top Layer to Bottom Layer And Via (495.681mm,19.685mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
Rule Violations :45

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.813mm,7.258mm)(113.813mm,8.393mm) on Top Overlay And Pad R162-2(113.023mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (112.233mm,8.393mm)(113.813mm,8.393mm) on Top Overlay And Pad R162-2(113.023mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (112.233mm,7.258mm)(112.233mm,8.393mm) on Top Overlay And Pad R162-2(113.023mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.813mm,5.323mm)(113.813mm,6.458mm) on Top Overlay And Pad R162-1(113.023mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (112.233mm,5.323mm)(112.233mm,6.458mm) on Top Overlay And Pad R162-1(113.023mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (112.233mm,5.323mm)(113.813mm,5.323mm) on Top Overlay And Pad R162-1(113.023mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.138mm,5.323mm)(114.138mm,6.458mm) on Top Overlay And Pad R78-2(114.928mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.718mm,5.323mm)(115.718mm,6.458mm) on Top Overlay And Pad R78-2(114.928mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.138mm,5.323mm)(115.718mm,5.323mm) on Top Overlay And Pad R78-2(114.928mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.138mm,7.258mm)(114.138mm,8.393mm) on Top Overlay And Pad R78-1(114.928mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.718mm,7.258mm)(115.718mm,8.393mm) on Top Overlay And Pad R78-1(114.928mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.138mm,8.393mm)(115.718mm,8.393mm) on Top Overlay And Pad R78-1(114.928mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.746mm,4.055mm)(114.346mm,4.055mm) on Top Overlay And Pad Q78-2(113.096mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (112.233mm,5.323mm)(113.813mm,5.323mm) on Top Overlay And Pad Q78-2(113.096mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.746mm,4.055mm)(114.346mm,4.055mm) on Top Overlay And Pad Q78-1(114.996mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (114.138mm,5.323mm)(115.718mm,5.323mm) on Top Overlay And Pad Q78-1(114.996mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,0.451mm)(5.969mm,0.451mm) on Top Overlay And Pad Px1-0(3.429mm,1.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,0.451mm)(1.905mm,0.451mm) on Top Overlay And Pad Px1-0(3.429mm,1.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (4.953mm,16.002mm)(5.969mm,16.002mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,15.723mm)(5.969mm,15.723mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (0.254mm,16.002mm)(1.905mm,16.002mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,15.723mm)(1.905mm,15.723mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,0.451mm)(5.969mm,2.991mm) on Top Overlay And Pad Px1-10(6.004mm,3.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,13.183mm)(5.969mm,15.723mm) on Top Overlay And Pad Px1-1(6.004mm,12.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.34mm,36.714mm)(39.94mm,36.714mm) on Top Overlay And Pad Q4-2(38.69mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.34mm,36.714mm)(39.94mm,36.714mm) on Top Overlay And Pad Q4-1(40.59mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.344mm,36.714mm)(29.944mm,36.714mm) on Top Overlay And Pad Q3-2(28.694mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.344mm,36.714mm)(29.944mm,36.714mm) on Top Overlay And Pad Q3-1(30.594mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.348mm,36.714mm)(19.948mm,36.714mm) on Top Overlay And Pad Q2-2(18.698mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.348mm,36.714mm)(19.948mm,36.714mm) on Top Overlay And Pad Q2-1(20.598mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.352mm,36.714mm)(9.952mm,36.714mm) on Top Overlay And Pad Q1-2(8.702mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.352mm,36.714mm)(9.952mm,36.714mm) on Top Overlay And Pad Q1-1(10.602mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,30.734mm)(5.969mm,33.274mm) on Top Overlay And Pad Py1-1(6.004mm,30.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,16.002mm)(5.969mm,18.542mm) on Top Overlay And Pad Py1-12(6.004mm,19.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,33.274mm)(5.969mm,33.274mm) on Top Overlay And Pad Py1-0(3.429mm,32.328mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,33.274mm)(1.905mm,33.274mm) on Top Overlay And Pad Py1-0(3.429mm,32.328mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,16.002mm)(5.969mm,16.002mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (4.953mm,15.723mm)(5.969mm,15.723mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,16.002mm)(1.905mm,16.002mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (0.254mm,15.723mm)(1.905mm,15.723mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,38.089mm)(39.766mm,39.224mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.346mm,38.089mm)(41.346mm,39.224mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,38.089mm)(41.346mm,38.089mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,40.024mm)(39.766mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.346mm,40.024mm)(41.346mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,41.159mm)(41.346mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,38.089mm)(29.767mm,39.224mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.347mm,38.089mm)(31.347mm,39.224mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,38.089mm)(31.347mm,38.089mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,40.024mm)(29.767mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.347mm,40.024mm)(31.347mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,41.159mm)(31.347mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,38.089mm)(19.769mm,39.224mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (21.349mm,38.089mm)(21.349mm,39.224mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,38.089mm)(21.349mm,38.089mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,40.024mm)(19.769mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (21.349mm,40.024mm)(21.349mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,41.159mm)(21.349mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,38.089mm)(9.771mm,39.224mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (11.351mm,38.089mm)(11.351mm,39.224mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,38.089mm)(11.351mm,38.089mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,40.024mm)(9.771mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (11.351mm,40.024mm)(11.351mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,41.159mm)(11.351mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,29.361mm)(18.352mm,29.561mm) on Top Overlay And Pad D1-1(18.102mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,32.161mm)(18.352mm,32.361mm) on Top Overlay And Pad D1-1(18.102mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,29.361mm)(13.652mm,29.561mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,32.161mm)(13.652mm,32.361mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,29.361mm)(15.252mm,32.361mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.336mm,36.714mm)(49.936mm,36.714mm) on Top Overlay And Pad Q12-2(48.686mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.336mm,36.714mm)(49.936mm,36.714mm) on Top Overlay And Pad Q12-1(50.586mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.332mm,36.714mm)(59.932mm,36.714mm) on Top Overlay And Pad Q11-2(58.682mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.332mm,36.714mm)(59.932mm,36.714mm) on Top Overlay And Pad Q11-1(60.582mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.328mm,36.714mm)(69.928mm,36.714mm) on Top Overlay And Pad Q10-2(68.678mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.328mm,36.714mm)(69.928mm,36.714mm) on Top Overlay And Pad Q10-1(70.578mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.324mm,36.714mm)(79.924mm,36.714mm) on Top Overlay And Pad Q9-2(78.674mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.324mm,36.714mm)(79.924mm,36.714mm) on Top Overlay And Pad Q9-1(80.574mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.32mm,36.714mm)(89.92mm,36.714mm) on Top Overlay And Pad Q8-2(88.67mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.32mm,36.714mm)(89.92mm,36.714mm) on Top Overlay And Pad Q8-1(90.57mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.316mm,36.714mm)(99.916mm,36.714mm) on Top Overlay And Pad Q7-2(98.666mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.316mm,36.714mm)(99.916mm,36.714mm) on Top Overlay And Pad Q7-1(100.566mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.312mm,36.714mm)(109.912mm,36.714mm) on Top Overlay And Pad Q6-2(108.662mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.312mm,36.714mm)(109.912mm,36.714mm) on Top Overlay And Pad Q6-1(110.562mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.308mm,36.714mm)(119.908mm,36.714mm) on Top Overlay And Pad Q5-2(118.658mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.308mm,36.714mm)(119.908mm,36.714mm) on Top Overlay And Pad Q5-1(120.558mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,38.089mm)(49.764mm,39.224mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,38.089mm)(51.344mm,38.089mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.344mm,38.089mm)(51.344mm,39.224mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,40.024mm)(49.764mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.344mm,40.024mm)(51.344mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,41.159mm)(51.344mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,38.089mm)(61.342mm,38.089mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (61.342mm,38.089mm)(61.342mm,39.224mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,38.089mm)(59.762mm,39.224mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (61.342mm,40.024mm)(61.342mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,41.159mm)(61.342mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,40.024mm)(59.762mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,38.089mm)(71.34mm,38.089mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.34mm,38.089mm)(71.34mm,39.224mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,38.089mm)(69.76mm,39.224mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.34mm,40.024mm)(71.34mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,41.159mm)(71.34mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,40.024mm)(69.76mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.338mm,38.089mm)(81.338mm,39.224mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,38.089mm)(81.338mm,38.089mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,38.089mm)(79.758mm,39.224mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.338mm,40.024mm)(81.338mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,41.159mm)(81.338mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,40.024mm)(79.758mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,38.089mm)(89.757mm,39.224mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.337mm,38.089mm)(91.337mm,39.224mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,38.089mm)(91.337mm,38.089mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,40.024mm)(89.757mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.337mm,40.024mm)(91.337mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,41.159mm)(91.337mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,38.089mm)(99.755mm,39.224mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.335mm,38.089mm)(101.335mm,39.224mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,38.089mm)(101.335mm,38.089mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,40.024mm)(99.755mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.335mm,40.024mm)(101.335mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,41.159mm)(101.335mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,38.089mm)(109.753mm,39.224mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.333mm,38.089mm)(111.333mm,39.224mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,38.089mm)(111.333mm,38.089mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,40.024mm)(109.753mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.333mm,40.024mm)(111.333mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,41.159mm)(111.333mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,38.089mm)(119.751mm,39.224mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.331mm,38.089mm)(121.331mm,39.224mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,38.089mm)(121.331mm,38.089mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,40.024mm)(119.751mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.331mm,40.024mm)(121.331mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,41.159mm)(121.331mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,27.583mm)(27.242mm,27.783mm) on Top Overlay And Pad D2-1(26.992mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,30.383mm)(27.242mm,30.583mm) on Top Overlay And Pad D2-1(26.992mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,27.583mm)(22.542mm,27.783mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,30.383mm)(22.542mm,30.583mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,27.583mm)(24.142mm,30.583mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.275mm,36.714mm)(199.875mm,36.714mm) on Top Overlay And Pad Q20-2(198.625mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.275mm,36.714mm)(199.875mm,36.714mm) on Top Overlay And Pad Q20-1(200.525mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.279mm,36.714mm)(189.879mm,36.714mm) on Top Overlay And Pad Q19-2(188.629mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.279mm,36.714mm)(189.879mm,36.714mm) on Top Overlay And Pad Q19-1(190.529mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.283mm,36.714mm)(179.883mm,36.714mm) on Top Overlay And Pad Q18-2(178.633mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.283mm,36.714mm)(179.883mm,36.714mm) on Top Overlay And Pad Q18-1(180.533mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.287mm,36.714mm)(169.887mm,36.714mm) on Top Overlay And Pad Q17-2(168.637mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.287mm,36.714mm)(169.887mm,36.714mm) on Top Overlay And Pad Q17-1(170.537mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.291mm,36.714mm)(159.891mm,36.714mm) on Top Overlay And Pad Q16-2(158.641mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.291mm,36.714mm)(159.891mm,36.714mm) on Top Overlay And Pad Q16-1(160.541mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.295mm,36.714mm)(149.895mm,36.714mm) on Top Overlay And Pad Q15-2(148.645mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.295mm,36.714mm)(149.895mm,36.714mm) on Top Overlay And Pad Q15-1(150.545mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.299mm,36.714mm)(139.899mm,36.714mm) on Top Overlay And Pad Q14-2(138.649mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.299mm,36.714mm)(139.899mm,36.714mm) on Top Overlay And Pad Q14-1(140.549mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.303mm,36.714mm)(129.903mm,36.714mm) on Top Overlay And Pad Q13-2(128.653mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.303mm,36.714mm)(129.903mm,36.714mm) on Top Overlay And Pad Q13-1(130.553mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.317mm,38.089mm)(201.317mm,39.224mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,38.089mm)(201.317mm,38.089mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,38.089mm)(199.737mm,39.224mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.317mm,40.024mm)(201.317mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,41.159mm)(201.317mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,40.024mm)(199.737mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,38.089mm)(191.318mm,38.089mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.318mm,38.089mm)(191.318mm,39.224mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,38.089mm)(189.738mm,39.224mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.318mm,40.024mm)(191.318mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,41.159mm)(191.318mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,40.024mm)(189.738mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,38.089mm)(179.74mm,39.224mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,38.089mm)(181.32mm,38.089mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.32mm,38.089mm)(181.32mm,39.224mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,40.024mm)(179.74mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.32mm,40.024mm)(181.32mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,41.159mm)(181.32mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,38.089mm)(169.742mm,39.224mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.322mm,38.089mm)(171.322mm,39.224mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,38.089mm)(171.322mm,38.089mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,40.024mm)(169.742mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.322mm,40.024mm)(171.322mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,41.159mm)(171.322mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,38.089mm)(159.744mm,39.224mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.324mm,38.089mm)(161.324mm,39.224mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,38.089mm)(161.324mm,38.089mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,40.024mm)(159.744mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.324mm,40.024mm)(161.324mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,41.159mm)(161.324mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,38.089mm)(149.746mm,39.224mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.326mm,38.089mm)(151.326mm,39.224mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,38.089mm)(151.326mm,38.089mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,40.024mm)(149.746mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.326mm,40.024mm)(151.326mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,41.159mm)(151.326mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,38.089mm)(139.747mm,39.224mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.327mm,38.089mm)(141.327mm,39.224mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,38.089mm)(141.327mm,38.089mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,40.024mm)(139.747mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.327mm,40.024mm)(141.327mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,41.159mm)(141.327mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,38.089mm)(129.749mm,39.224mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.329mm,38.089mm)(131.329mm,39.224mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,38.089mm)(131.329mm,38.089mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,40.024mm)(129.749mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.329mm,40.024mm)(131.329mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,41.159mm)(131.329mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,25.805mm)(18.352mm,26.005mm) on Top Overlay And Pad D3-1(18.102mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,28.605mm)(18.352mm,28.805mm) on Top Overlay And Pad D3-1(18.102mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,25.805mm)(13.652mm,26.005mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,28.605mm)(13.652mm,28.805mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,25.805mm)(15.252mm,28.805mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,36.714mm)(209.871mm,36.714mm) on Top Overlay And Pad Q28-2(208.621mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,36.714mm)(209.871mm,36.714mm) on Top Overlay And Pad Q28-1(210.521mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.267mm,36.714mm)(219.867mm,36.714mm) on Top Overlay And Pad Q27-2(218.617mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.267mm,36.714mm)(219.867mm,36.714mm) on Top Overlay And Pad Q27-1(220.517mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.263mm,36.714mm)(229.863mm,36.714mm) on Top Overlay And Pad Q26-2(228.613mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.263mm,36.714mm)(229.863mm,36.714mm) on Top Overlay And Pad Q26-1(230.513mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.259mm,36.714mm)(239.859mm,36.714mm) on Top Overlay And Pad Q25-2(238.609mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.259mm,36.714mm)(239.859mm,36.714mm) on Top Overlay And Pad Q25-1(240.509mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.255mm,36.714mm)(249.855mm,36.714mm) on Top Overlay And Pad Q24-2(248.605mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.255mm,36.714mm)(249.855mm,36.714mm) on Top Overlay And Pad Q24-1(250.505mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.251mm,36.714mm)(259.851mm,36.714mm) on Top Overlay And Pad Q23-2(258.601mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.251mm,36.714mm)(259.851mm,36.714mm) on Top Overlay And Pad Q23-1(260.501mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.247mm,36.714mm)(269.847mm,36.714mm) on Top Overlay And Pad Q22-2(268.597mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.247mm,36.714mm)(269.847mm,36.714mm) on Top Overlay And Pad Q22-1(270.497mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.243mm,36.714mm)(279.843mm,36.714mm) on Top Overlay And Pad Q21-2(278.593mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.243mm,36.714mm)(279.843mm,36.714mm) on Top Overlay And Pad Q21-1(280.493mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.315mm,38.089mm)(211.315mm,39.224mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,38.089mm)(211.315mm,38.089mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,38.089mm)(209.735mm,39.224mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.315mm,40.024mm)(211.315mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,41.159mm)(211.315mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,40.024mm)(209.735mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,38.089mm)(219.733mm,39.224mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.313mm,38.089mm)(221.313mm,39.224mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,38.089mm)(221.313mm,38.089mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,40.024mm)(219.733mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.313mm,40.024mm)(221.313mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,41.159mm)(221.313mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,38.089mm)(229.731mm,39.224mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.311mm,38.089mm)(231.311mm,39.224mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,38.089mm)(231.311mm,38.089mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,40.024mm)(229.731mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.311mm,40.024mm)(231.311mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,41.159mm)(231.311mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,38.089mm)(239.729mm,39.224mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (241.309mm,38.089mm)(241.309mm,39.224mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,38.089mm)(241.309mm,38.089mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,40.024mm)(239.729mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (241.309mm,40.024mm)(241.309mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,41.159mm)(241.309mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,38.089mm)(249.728mm,39.224mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (251.307mm,38.089mm)(251.307mm,39.224mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,38.089mm)(251.307mm,38.089mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,40.024mm)(249.728mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (251.307mm,40.024mm)(251.307mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,41.159mm)(251.307mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,38.089mm)(259.726mm,39.224mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.306mm,38.089mm)(261.306mm,39.224mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,38.089mm)(261.306mm,38.089mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,40.024mm)(259.726mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.306mm,40.024mm)(261.306mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,41.159mm)(261.306mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,38.089mm)(269.724mm,39.224mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (271.304mm,38.089mm)(271.304mm,39.224mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,38.089mm)(271.304mm,38.089mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,40.024mm)(269.724mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (271.304mm,40.024mm)(271.304mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,41.159mm)(271.304mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,38.089mm)(279.722mm,39.224mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (281.302mm,38.089mm)(281.302mm,39.224mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,38.089mm)(281.302mm,38.089mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,40.024mm)(279.722mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (281.302mm,40.024mm)(281.302mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,41.159mm)(281.302mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,24.027mm)(27.242mm,24.227mm) on Top Overlay And Pad D4-1(26.992mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,26.827mm)(27.242mm,27.027mm) on Top Overlay And Pad D4-1(26.992mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,24.027mm)(22.542mm,24.227mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,26.827mm)(22.542mm,27.027mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,24.027mm)(24.142mm,27.027mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.211mm,36.714mm)(359.811mm,36.714mm) on Top Overlay And Pad Q36-2(358.56mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.211mm,36.714mm)(359.811mm,36.714mm) on Top Overlay And Pad Q36-1(360.46mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.215mm,36.714mm)(349.815mm,36.714mm) on Top Overlay And Pad Q35-2(348.565mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.215mm,36.714mm)(349.815mm,36.714mm) on Top Overlay And Pad Q35-1(350.465mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.219mm,36.714mm)(339.819mm,36.714mm) on Top Overlay And Pad Q34-2(338.569mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.219mm,36.714mm)(339.819mm,36.714mm) on Top Overlay And Pad Q34-1(340.469mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.223mm,36.714mm)(329.823mm,36.714mm) on Top Overlay And Pad Q33-2(328.573mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.223mm,36.714mm)(329.823mm,36.714mm) on Top Overlay And Pad Q33-1(330.473mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.227mm,36.714mm)(319.827mm,36.714mm) on Top Overlay And Pad Q32-2(318.577mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.227mm,36.714mm)(319.827mm,36.714mm) on Top Overlay And Pad Q32-1(320.477mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.231mm,36.714mm)(309.831mm,36.714mm) on Top Overlay And Pad Q31-2(308.581mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.231mm,36.714mm)(309.831mm,36.714mm) on Top Overlay And Pad Q31-1(310.481mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.235mm,36.714mm)(299.835mm,36.714mm) on Top Overlay And Pad Q30-2(298.585mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.235mm,36.714mm)(299.835mm,36.714mm) on Top Overlay And Pad Q30-1(300.485mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.239mm,36.714mm)(289.839mm,36.714mm) on Top Overlay And Pad Q29-2(288.589mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.239mm,36.714mm)(289.839mm,36.714mm) on Top Overlay And Pad Q29-1(290.489mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,38.089mm)(359.708mm,39.224mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (361.288mm,38.089mm)(361.288mm,39.224mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,38.089mm)(361.288mm,38.089mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,40.024mm)(359.708mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (361.288mm,40.024mm)(361.288mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,41.159mm)(361.288mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,38.089mm)(349.709mm,39.224mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (351.289mm,38.089mm)(351.289mm,39.224mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,38.089mm)(351.289mm,38.089mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,40.024mm)(349.709mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (351.289mm,40.024mm)(351.289mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,41.159mm)(351.289mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,38.089mm)(339.711mm,39.224mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.291mm,38.089mm)(341.291mm,39.224mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,38.089mm)(341.291mm,38.089mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,40.024mm)(339.711mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.291mm,40.024mm)(341.291mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,41.159mm)(341.291mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (331.293mm,38.089mm)(331.293mm,39.224mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,38.089mm)(331.293mm,38.089mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,38.089mm)(329.713mm,39.224mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (331.293mm,40.024mm)(331.293mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,41.159mm)(331.293mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,40.024mm)(329.713mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,38.089mm)(321.295mm,38.089mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.295mm,38.089mm)(321.295mm,39.224mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,38.089mm)(319.715mm,39.224mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.295mm,40.024mm)(321.295mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,41.159mm)(321.295mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,40.024mm)(319.715mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,38.089mm)(311.297mm,38.089mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.297mm,38.089mm)(311.297mm,39.224mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,38.089mm)(309.717mm,39.224mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.297mm,40.024mm)(311.297mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,41.159mm)(311.297mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,40.024mm)(309.717mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,38.089mm)(299.718mm,39.224mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,38.089mm)(301.298mm,38.089mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.298mm,38.089mm)(301.298mm,39.224mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,40.024mm)(299.718mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.298mm,40.024mm)(301.298mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,41.159mm)(301.298mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,38.089mm)(289.72mm,39.224mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.3mm,38.089mm)(291.3mm,39.224mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,38.089mm)(291.3mm,38.089mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,40.024mm)(289.72mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.3mm,40.024mm)(291.3mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,41.159mm)(291.3mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,22.249mm)(18.352mm,22.449mm) on Top Overlay And Pad D5-1(18.102mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,25.049mm)(18.352mm,25.249mm) on Top Overlay And Pad D5-1(18.102mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,22.249mm)(13.652mm,22.449mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,25.049mm)(13.652mm,25.249mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,22.249mm)(15.252mm,25.249mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.206mm,36.714mm)(369.806mm,36.714mm) on Top Overlay And Pad Q44-2(368.556mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.206mm,36.714mm)(369.806mm,36.714mm) on Top Overlay And Pad Q44-1(370.456mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.202mm,36.714mm)(379.802mm,36.714mm) on Top Overlay And Pad Q43-2(378.552mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.202mm,36.714mm)(379.802mm,36.714mm) on Top Overlay And Pad Q43-1(380.452mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.198mm,36.714mm)(389.798mm,36.714mm) on Top Overlay And Pad Q42-2(388.548mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.198mm,36.714mm)(389.798mm,36.714mm) on Top Overlay And Pad Q42-1(390.448mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.194mm,36.714mm)(399.794mm,36.714mm) on Top Overlay And Pad Q41-2(398.544mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.194mm,36.714mm)(399.794mm,36.714mm) on Top Overlay And Pad Q41-1(400.444mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.19mm,36.714mm)(409.79mm,36.714mm) on Top Overlay And Pad Q40-2(408.54mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.19mm,36.714mm)(409.79mm,36.714mm) on Top Overlay And Pad Q40-1(410.44mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.186mm,36.714mm)(419.786mm,36.714mm) on Top Overlay And Pad Q39-2(418.536mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.186mm,36.714mm)(419.786mm,36.714mm) on Top Overlay And Pad Q39-1(420.436mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.182mm,36.714mm)(429.782mm,36.714mm) on Top Overlay And Pad Q38-2(428.532mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.182mm,36.714mm)(429.782mm,36.714mm) on Top Overlay And Pad Q38-1(430.432mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.178mm,36.714mm)(439.778mm,36.714mm) on Top Overlay And Pad Q37-2(438.528mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.178mm,36.714mm)(439.778mm,36.714mm) on Top Overlay And Pad Q37-1(440.428mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,38.089mm)(369.706mm,39.224mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (371.286mm,38.089mm)(371.286mm,39.224mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,38.089mm)(371.286mm,38.089mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,40.024mm)(369.706mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (371.286mm,40.024mm)(371.286mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,41.159mm)(371.286mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,38.089mm)(379.704mm,39.224mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.284mm,38.089mm)(381.284mm,39.224mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,38.089mm)(381.284mm,38.089mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,40.024mm)(379.704mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.284mm,40.024mm)(381.284mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,41.159mm)(381.284mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,38.089mm)(389.702mm,39.224mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (391.282mm,38.089mm)(391.282mm,39.224mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,38.089mm)(391.282mm,38.089mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,40.024mm)(389.702mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (391.282mm,40.024mm)(391.282mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,41.159mm)(391.282mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,38.089mm)(399.7mm,39.224mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (401.28mm,38.089mm)(401.28mm,39.224mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,38.089mm)(401.28mm,38.089mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,40.024mm)(399.7mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (401.28mm,40.024mm)(401.28mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,41.159mm)(401.28mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,38.089mm)(409.698mm,39.224mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (411.279mm,38.089mm)(411.279mm,39.224mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,38.089mm)(411.279mm,38.089mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,40.024mm)(409.698mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (411.279mm,40.024mm)(411.279mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,41.159mm)(411.279mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,38.089mm)(419.697mm,39.224mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (421.277mm,38.089mm)(421.277mm,39.224mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,38.089mm)(421.277mm,38.089mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,40.024mm)(419.697mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (421.277mm,40.024mm)(421.277mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,41.159mm)(421.277mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,38.089mm)(429.695mm,39.224mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,38.089mm)(431.275mm,38.089mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (431.275mm,38.089mm)(431.275mm,39.224mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,40.024mm)(429.695mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (431.275mm,40.024mm)(431.275mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,41.159mm)(431.275mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,38.089mm)(441.273mm,38.089mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (441.273mm,38.089mm)(441.273mm,39.224mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,38.089mm)(439.693mm,39.224mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (441.273mm,40.024mm)(441.273mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,41.159mm)(441.273mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,40.024mm)(439.693mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,20.471mm)(27.242mm,20.671mm) on Top Overlay And Pad D6-1(26.992mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,23.271mm)(27.242mm,23.471mm) on Top Overlay And Pad D6-1(26.992mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,20.471mm)(22.542mm,20.671mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,23.271mm)(22.542mm,23.471mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,20.471mm)(24.142mm,23.471mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.409mm,3.587mm)(463.009mm,3.587mm) on Top Overlay And Pad Q52-2(461.759mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.409mm,3.587mm)(463.009mm,3.587mm) on Top Overlay And Pad Q52-1(463.659mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (475.821mm,3.587mm)(476.421mm,3.587mm) on Top Overlay And Pad Q51-2(475.171mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (475.821mm,3.587mm)(476.421mm,3.587mm) on Top Overlay And Pad Q51-1(477.071mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.233mm,3.587mm)(489.833mm,3.587mm) on Top Overlay And Pad Q50-2(488.583mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.233mm,3.587mm)(489.833mm,3.587mm) on Top Overlay And Pad Q50-1(490.483mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.158mm,36.714mm)(489.758mm,36.714mm) on Top Overlay And Pad Q49-2(488.508mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.158mm,36.714mm)(489.758mm,36.714mm) on Top Overlay And Pad Q49-1(490.408mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.162mm,36.714mm)(479.762mm,36.714mm) on Top Overlay And Pad Q48-2(478.512mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.162mm,36.714mm)(479.762mm,36.714mm) on Top Overlay And Pad Q48-1(480.412mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.166mm,36.714mm)(469.766mm,36.714mm) on Top Overlay And Pad Q47-2(468.516mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.166mm,36.714mm)(469.766mm,36.714mm) on Top Overlay And Pad Q47-1(470.416mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.17mm,36.714mm)(459.77mm,36.714mm) on Top Overlay And Pad Q46-2(458.52mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.17mm,36.714mm)(459.77mm,36.714mm) on Top Overlay And Pad Q46-1(460.42mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.174mm,36.714mm)(449.774mm,36.714mm) on Top Overlay And Pad Q45-2(448.524mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.174mm,36.714mm)(449.774mm,36.714mm) on Top Overlay And Pad Q45-1(450.424mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.859mm,4.942mm)(462.859mm,6.077mm) on Top Overlay And Pad R52-2(463.649mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (464.439mm,4.942mm)(464.439mm,6.077mm) on Top Overlay And Pad R52-2(463.649mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.859mm,4.942mm)(464.439mm,4.942mm) on Top Overlay And Pad R52-2(463.649mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.859mm,6.877mm)(462.859mm,8.012mm) on Top Overlay And Pad R52-1(463.649mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (464.439mm,6.877mm)(464.439mm,8.012mm) on Top Overlay And Pad R52-1(463.649mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.859mm,8.012mm)(464.439mm,8.012mm) on Top Overlay And Pad R52-1(463.649mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (476.272mm,4.942mm)(477.852mm,4.942mm) on Top Overlay And Pad R51-2(477.062mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.852mm,4.942mm)(477.852mm,6.077mm) on Top Overlay And Pad R51-2(477.062mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (476.272mm,4.942mm)(476.272mm,6.077mm) on Top Overlay And Pad R51-2(477.062mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.852mm,6.877mm)(477.852mm,8.012mm) on Top Overlay And Pad R51-1(477.062mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (476.272mm,8.012mm)(477.852mm,8.012mm) on Top Overlay And Pad R51-1(477.062mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (476.272mm,6.877mm)(476.272mm,8.012mm) on Top Overlay And Pad R51-1(477.062mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,4.942mm)(489.684mm,6.077mm) on Top Overlay And Pad R50-2(490.474mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (491.264mm,4.942mm)(491.264mm,6.077mm) on Top Overlay And Pad R50-2(490.474mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,4.942mm)(491.264mm,4.942mm) on Top Overlay And Pad R50-2(490.474mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,6.877mm)(489.684mm,8.012mm) on Top Overlay And Pad R50-1(490.474mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (491.264mm,6.877mm)(491.264mm,8.012mm) on Top Overlay And Pad R50-1(490.474mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,8.012mm)(491.264mm,8.012mm) on Top Overlay And Pad R50-1(490.474mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,38.089mm)(489.684mm,39.224mm) on Top Overlay And Pad R49-2(490.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (491.264mm,38.089mm)(491.264mm,39.224mm) on Top Overlay And Pad R49-2(490.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,38.089mm)(491.264mm,38.089mm) on Top Overlay And Pad R49-2(490.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,40.024mm)(489.684mm,41.159mm) on Top Overlay And Pad R49-1(490.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (491.264mm,40.024mm)(491.264mm,41.159mm) on Top Overlay And Pad R49-1(490.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.684mm,41.159mm)(491.264mm,41.159mm) on Top Overlay And Pad R49-1(490.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.686mm,38.089mm)(479.686mm,39.224mm) on Top Overlay And Pad R48-2(480.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (481.266mm,38.089mm)(481.266mm,39.224mm) on Top Overlay And Pad R48-2(480.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.686mm,38.089mm)(481.266mm,38.089mm) on Top Overlay And Pad R48-2(480.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.686mm,40.024mm)(479.686mm,41.159mm) on Top Overlay And Pad R48-1(480.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (481.266mm,40.024mm)(481.266mm,41.159mm) on Top Overlay And Pad R48-1(480.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.686mm,41.159mm)(481.266mm,41.159mm) on Top Overlay And Pad R48-1(480.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,38.089mm)(469.688mm,39.224mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (471.268mm,38.089mm)(471.268mm,39.224mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,38.089mm)(471.268mm,38.089mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,40.024mm)(469.688mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (471.268mm,40.024mm)(471.268mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,41.159mm)(471.268mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (461.269mm,38.089mm)(461.269mm,39.224mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,38.089mm)(461.269mm,38.089mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,38.089mm)(459.689mm,39.224mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (461.269mm,40.024mm)(461.269mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,41.159mm)(461.269mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,40.024mm)(459.689mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,38.089mm)(451.271mm,38.089mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.271mm,38.089mm)(451.271mm,39.224mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,38.089mm)(449.691mm,39.224mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.271mm,40.024mm)(451.271mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,41.159mm)(451.271mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,40.024mm)(449.691mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,21.493mm)(18.352mm,21.693mm) on Top Overlay And Pad D7-1(18.102mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,18.693mm)(18.352mm,18.893mm) on Top Overlay And Pad D7-1(18.102mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,21.493mm)(13.652mm,21.693mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,18.693mm)(13.652mm,18.893mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,18.693mm)(15.252mm,21.693mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.526mm,3.714mm)(369.126mm,3.714mm) on Top Overlay And Pad Q60-2(367.876mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.526mm,3.714mm)(369.126mm,3.714mm) on Top Overlay And Pad Q60-1(369.776mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.114mm,3.714mm)(355.714mm,3.714mm) on Top Overlay And Pad Q59-2(354.464mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.114mm,3.714mm)(355.714mm,3.714mm) on Top Overlay And Pad Q59-1(356.364mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.937mm,3.587mm)(382.537mm,3.587mm) on Top Overlay And Pad Q58-2(381.287mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.937mm,3.587mm)(382.537mm,3.587mm) on Top Overlay And Pad Q58-1(383.187mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.349mm,3.587mm)(395.949mm,3.587mm) on Top Overlay And Pad Q57-2(394.699mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.349mm,3.587mm)(395.949mm,3.587mm) on Top Overlay And Pad Q57-1(396.599mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (408.767mm,3.694mm)(409.367mm,3.694mm) on Top Overlay And Pad Q56-2(408.117mm,4.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (407.305mm,4.942mm)(408.885mm,4.942mm) on Top Overlay And Pad Q56-2(408.117mm,4.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (409.21mm,4.942mm)(410.79mm,4.942mm) on Top Overlay And Pad Q56-1(410.017mm,4.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (408.767mm,3.694mm)(409.367mm,3.694mm) on Top Overlay And Pad Q56-1(410.017mm,4.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.173mm,3.587mm)(422.773mm,3.587mm) on Top Overlay And Pad Q55-2(421.523mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.173mm,3.587mm)(422.773mm,3.587mm) on Top Overlay And Pad Q55-1(423.423mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (435.585mm,3.587mm)(436.185mm,3.587mm) on Top Overlay And Pad Q54-2(434.935mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (435.585mm,3.587mm)(436.185mm,3.587mm) on Top Overlay And Pad Q54-1(436.835mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (448.997mm,3.587mm)(449.597mm,3.587mm) on Top Overlay And Pad Q53-2(448.347mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (448.997mm,3.587mm)(449.597mm,3.587mm) on Top Overlay And Pad Q53-1(450.247mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.973mm,5.069mm)(368.973mm,6.204mm) on Top Overlay And Pad R60-2(369.763mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (370.553mm,5.069mm)(370.553mm,6.204mm) on Top Overlay And Pad R60-2(369.763mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.973mm,5.069mm)(370.553mm,5.069mm) on Top Overlay And Pad R60-2(369.763mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.973mm,7.004mm)(368.973mm,8.139mm) on Top Overlay And Pad R60-1(369.763mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (370.553mm,7.004mm)(370.553mm,8.139mm) on Top Overlay And Pad R60-1(369.763mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.973mm,8.139mm)(370.553mm,8.139mm) on Top Overlay And Pad R60-1(369.763mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.56mm,5.069mm)(355.56mm,6.204mm) on Top Overlay And Pad R59-2(356.35mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.14mm,5.069mm)(357.14mm,6.204mm) on Top Overlay And Pad R59-2(356.35mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.56mm,5.069mm)(357.14mm,5.069mm) on Top Overlay And Pad R59-2(356.35mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.56mm,7.004mm)(355.56mm,8.139mm) on Top Overlay And Pad R59-1(356.35mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.14mm,7.004mm)(357.14mm,8.139mm) on Top Overlay And Pad R59-1(356.35mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.56mm,8.139mm)(357.14mm,8.139mm) on Top Overlay And Pad R59-1(356.35mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.385mm,4.942mm)(382.385mm,6.077mm) on Top Overlay And Pad R58-2(383.175mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (383.965mm,4.942mm)(383.965mm,6.077mm) on Top Overlay And Pad R58-2(383.175mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.385mm,4.942mm)(383.965mm,4.942mm) on Top Overlay And Pad R58-2(383.175mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.385mm,6.877mm)(382.385mm,8.012mm) on Top Overlay And Pad R58-1(383.175mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (383.965mm,6.877mm)(383.965mm,8.012mm) on Top Overlay And Pad R58-1(383.175mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.385mm,8.012mm)(383.965mm,8.012mm) on Top Overlay And Pad R58-1(383.175mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.797mm,4.942mm)(395.797mm,6.077mm) on Top Overlay And Pad R57-2(396.587mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.377mm,4.942mm)(397.377mm,6.077mm) on Top Overlay And Pad R57-2(396.587mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.797mm,4.942mm)(397.377mm,4.942mm) on Top Overlay And Pad R57-2(396.587mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.797mm,6.877mm)(395.797mm,8.012mm) on Top Overlay And Pad R57-1(396.587mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.377mm,6.877mm)(397.377mm,8.012mm) on Top Overlay And Pad R57-1(396.587mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.797mm,8.012mm)(397.377mm,8.012mm) on Top Overlay And Pad R57-1(396.587mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.21mm,4.942mm)(410.79mm,4.942mm) on Top Overlay And Pad R56-2(410mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (410.79mm,4.942mm)(410.79mm,6.077mm) on Top Overlay And Pad R56-2(410mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.21mm,4.942mm)(409.21mm,6.077mm) on Top Overlay And Pad R56-2(410mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (410.79mm,6.877mm)(410.79mm,8.012mm) on Top Overlay And Pad R56-1(410mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.21mm,8.012mm)(410.79mm,8.012mm) on Top Overlay And Pad R56-1(410mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.21mm,6.877mm)(409.21mm,8.012mm) on Top Overlay And Pad R56-1(410mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.622mm,4.942mm)(422.622mm,6.077mm) on Top Overlay And Pad R55-2(423.412mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (424.202mm,4.942mm)(424.202mm,6.077mm) on Top Overlay And Pad R55-2(423.412mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.622mm,4.942mm)(424.202mm,4.942mm) on Top Overlay And Pad R55-2(423.412mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.622mm,6.877mm)(422.622mm,8.012mm) on Top Overlay And Pad R55-1(423.412mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (424.202mm,6.877mm)(424.202mm,8.012mm) on Top Overlay And Pad R55-1(423.412mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.622mm,8.012mm)(424.202mm,8.012mm) on Top Overlay And Pad R55-1(423.412mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (436.034mm,4.942mm)(436.034mm,6.077mm) on Top Overlay And Pad R54-2(436.824mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.614mm,4.942mm)(437.614mm,6.077mm) on Top Overlay And Pad R54-2(436.824mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (436.034mm,4.942mm)(437.614mm,4.942mm) on Top Overlay And Pad R54-2(436.824mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (436.034mm,6.877mm)(436.034mm,8.012mm) on Top Overlay And Pad R54-1(436.824mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.614mm,6.877mm)(437.614mm,8.012mm) on Top Overlay And Pad R54-1(436.824mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (436.034mm,8.012mm)(437.614mm,8.012mm) on Top Overlay And Pad R54-1(436.824mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.447mm,4.942mm)(449.447mm,6.077mm) on Top Overlay And Pad R53-2(450.237mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.027mm,4.942mm)(451.027mm,6.077mm) on Top Overlay And Pad R53-2(450.237mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.447mm,4.942mm)(451.027mm,4.942mm) on Top Overlay And Pad R53-2(450.237mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.447mm,6.877mm)(449.447mm,8.012mm) on Top Overlay And Pad R53-1(450.237mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.027mm,6.877mm)(451.027mm,8.012mm) on Top Overlay And Pad R53-1(450.237mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.447mm,8.012mm)(451.027mm,8.012mm) on Top Overlay And Pad R53-1(450.237mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,16.915mm)(27.115mm,17.115mm) on Top Overlay And Pad D8-1(26.865mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,19.715mm)(27.115mm,19.915mm) on Top Overlay And Pad D8-1(26.865mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,16.915mm)(22.415mm,17.115mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,19.715mm)(22.415mm,19.915mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.015mm,16.915mm)(24.015mm,19.915mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.702mm,3.587mm)(342.302mm,3.587mm) on Top Overlay And Pad Q68-2(341.052mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.702mm,3.587mm)(342.302mm,3.587mm) on Top Overlay And Pad Q68-1(342.952mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.29mm,3.587mm)(328.89mm,3.587mm) on Top Overlay And Pad Q67-2(327.64mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.29mm,3.587mm)(328.89mm,3.587mm) on Top Overlay And Pad Q67-1(329.54mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.818mm,3.587mm)(248.418mm,3.587mm) on Top Overlay And Pad Q66-2(247.168mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.818mm,3.587mm)(248.418mm,3.587mm) on Top Overlay And Pad Q66-1(249.068mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.149mm,3.587mm)(261.749mm,3.587mm) on Top Overlay And Pad Q65-2(260.499mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.149mm,3.587mm)(261.749mm,3.587mm) on Top Overlay And Pad Q65-1(262.399mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.642mm,3.587mm)(275.242mm,3.587mm) on Top Overlay And Pad Q64-2(273.992mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.642mm,3.587mm)(275.242mm,3.587mm) on Top Overlay And Pad Q64-1(275.892mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.054mm,3.714mm)(288.654mm,3.714mm) on Top Overlay And Pad Q63-2(287.404mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.054mm,3.714mm)(288.654mm,3.714mm) on Top Overlay And Pad Q63-1(289.304mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.878mm,3.587mm)(315.478mm,3.587mm) on Top Overlay And Pad Q62-2(314.228mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.878mm,3.587mm)(315.478mm,3.587mm) on Top Overlay And Pad Q62-1(316.128mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.466mm,3.587mm)(302.066mm,3.587mm) on Top Overlay And Pad Q61-2(300.816mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.466mm,3.587mm)(302.066mm,3.587mm) on Top Overlay And Pad Q61-1(302.716mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (342.148mm,4.942mm)(343.728mm,4.942mm) on Top Overlay And Pad R68-2(342.938mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.728mm,4.942mm)(343.728mm,6.077mm) on Top Overlay And Pad R68-2(342.938mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (342.148mm,4.942mm)(342.148mm,6.077mm) on Top Overlay And Pad R68-2(342.938mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.728mm,6.877mm)(343.728mm,8.012mm) on Top Overlay And Pad R68-1(342.938mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (342.148mm,8.012mm)(343.728mm,8.012mm) on Top Overlay And Pad R68-1(342.938mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (342.148mm,6.877mm)(342.148mm,8.012mm) on Top Overlay And Pad R68-1(342.938mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.736mm,4.942mm)(328.736mm,6.077mm) on Top Overlay And Pad R67-2(329.526mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (330.316mm,4.942mm)(330.316mm,6.077mm) on Top Overlay And Pad R67-2(329.526mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.736mm,4.942mm)(330.316mm,4.942mm) on Top Overlay And Pad R67-2(329.526mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.736mm,6.877mm)(328.736mm,8.012mm) on Top Overlay And Pad R67-1(329.526mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (330.316mm,6.877mm)(330.316mm,8.012mm) on Top Overlay And Pad R67-1(329.526mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.736mm,8.012mm)(330.316mm,8.012mm) on Top Overlay And Pad R67-1(329.526mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (248.261mm,4.942mm)(248.261mm,6.077mm) on Top Overlay And Pad R66-2(249.051mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.841mm,4.942mm)(249.841mm,6.077mm) on Top Overlay And Pad R66-2(249.051mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (248.261mm,4.942mm)(249.841mm,4.942mm) on Top Overlay And Pad R66-2(249.051mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (248.261mm,6.877mm)(248.261mm,8.012mm) on Top Overlay And Pad R66-1(249.051mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.841mm,6.877mm)(249.841mm,8.012mm) on Top Overlay And Pad R66-1(249.051mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (248.261mm,8.012mm)(249.841mm,8.012mm) on Top Overlay And Pad R66-1(249.051mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.592mm,4.942mm)(261.592mm,6.077mm) on Top Overlay And Pad R65-2(262.382mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.172mm,4.942mm)(263.172mm,6.077mm) on Top Overlay And Pad R65-2(262.382mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.592mm,4.942mm)(263.172mm,4.942mm) on Top Overlay And Pad R65-2(262.382mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.592mm,6.877mm)(261.592mm,8.012mm) on Top Overlay And Pad R65-1(262.382mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.172mm,6.877mm)(263.172mm,8.012mm) on Top Overlay And Pad R65-1(262.382mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.592mm,8.012mm)(263.172mm,8.012mm) on Top Overlay And Pad R65-1(262.382mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.086mm,4.942mm)(276.666mm,4.942mm) on Top Overlay And Pad R64-2(275.876mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (276.666mm,4.942mm)(276.666mm,6.077mm) on Top Overlay And Pad R64-2(275.876mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.086mm,4.942mm)(275.086mm,6.077mm) on Top Overlay And Pad R64-2(275.876mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (276.666mm,6.877mm)(276.666mm,8.012mm) on Top Overlay And Pad R64-1(275.876mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.086mm,8.012mm)(276.666mm,8.012mm) on Top Overlay And Pad R64-1(275.876mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.086mm,6.877mm)(275.086mm,8.012mm) on Top Overlay And Pad R64-1(275.876mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.498mm,5.069mm)(288.498mm,6.204mm) on Top Overlay And Pad R63-2(289.288mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (290.078mm,5.069mm)(290.078mm,6.204mm) on Top Overlay And Pad R63-2(289.288mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.498mm,5.069mm)(290.078mm,5.069mm) on Top Overlay And Pad R63-2(289.288mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.498mm,7.004mm)(288.498mm,8.139mm) on Top Overlay And Pad R63-1(289.288mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (290.078mm,7.004mm)(290.078mm,8.139mm) on Top Overlay And Pad R63-1(289.288mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.498mm,8.139mm)(290.078mm,8.139mm) on Top Overlay And Pad R63-1(289.288mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.323mm,4.942mm)(315.323mm,6.077mm) on Top Overlay And Pad R62-2(316.113mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (316.903mm,4.942mm)(316.903mm,6.077mm) on Top Overlay And Pad R62-2(316.113mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.323mm,4.942mm)(316.903mm,4.942mm) on Top Overlay And Pad R62-2(316.113mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.323mm,6.877mm)(315.323mm,8.012mm) on Top Overlay And Pad R62-1(316.113mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (316.903mm,6.877mm)(316.903mm,8.012mm) on Top Overlay And Pad R62-1(316.113mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.323mm,8.012mm)(316.903mm,8.012mm) on Top Overlay And Pad R62-1(316.113mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.911mm,4.942mm)(301.911mm,6.077mm) on Top Overlay And Pad R61-2(302.701mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (303.491mm,4.942mm)(303.491mm,6.077mm) on Top Overlay And Pad R61-2(302.701mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.911mm,4.942mm)(303.491mm,4.942mm) on Top Overlay And Pad R61-2(302.701mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.911mm,6.877mm)(301.911mm,8.012mm) on Top Overlay And Pad R61-1(302.701mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (303.491mm,6.877mm)(303.491mm,8.012mm) on Top Overlay And Pad R61-1(302.701mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.911mm,8.012mm)(303.491mm,8.012mm) on Top Overlay And Pad R61-1(302.701mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,15.137mm)(18.352mm,15.337mm) on Top Overlay And Pad D9-1(18.102mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,17.937mm)(18.352mm,18.137mm) on Top Overlay And Pad D9-1(18.102mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,15.137mm)(13.652mm,15.337mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,17.937mm)(13.652mm,18.137mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,15.137mm)(15.252mm,18.137mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (220.995mm,3.587mm)(221.595mm,3.587mm) on Top Overlay And Pad Q76-2(220.345mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (220.995mm,3.587mm)(221.595mm,3.587mm) on Top Overlay And Pad Q76-1(222.245mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.407mm,3.587mm)(235.007mm,3.587mm) on Top Overlay And Pad Q75-2(233.757mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.407mm,3.587mm)(235.007mm,3.587mm) on Top Overlay And Pad Q75-1(235.657mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.583mm,3.587mm)(208.183mm,3.587mm) on Top Overlay And Pad Q74-2(206.933mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.583mm,3.587mm)(208.183mm,3.587mm) on Top Overlay And Pad Q74-1(208.833mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.171mm,3.587mm)(194.771mm,3.587mm) on Top Overlay And Pad Q73-2(193.521mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.171mm,3.587mm)(194.771mm,3.587mm) on Top Overlay And Pad Q73-1(195.421mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.759mm,3.587mm)(181.359mm,3.587mm) on Top Overlay And Pad Q72-2(180.109mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.759mm,3.587mm)(181.359mm,3.587mm) on Top Overlay And Pad Q72-1(182.009mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.347mm,3.587mm)(167.947mm,3.587mm) on Top Overlay And Pad Q71-2(166.697mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.347mm,3.587mm)(167.947mm,3.587mm) on Top Overlay And Pad Q71-1(168.597mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.935mm,3.587mm)(154.535mm,3.587mm) on Top Overlay And Pad Q70-2(153.285mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.935mm,3.587mm)(154.535mm,3.587mm) on Top Overlay And Pad Q70-1(155.185mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.523mm,3.587mm)(141.123mm,3.587mm) on Top Overlay And Pad Q69-2(139.873mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.523mm,3.587mm)(141.123mm,3.587mm) on Top Overlay And Pad Q69-1(141.773mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.437mm,4.942mm)(221.437mm,6.077mm) on Top Overlay And Pad R76-2(222.227mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.017mm,4.942mm)(223.017mm,6.077mm) on Top Overlay And Pad R76-2(222.227mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.437mm,4.942mm)(223.017mm,4.942mm) on Top Overlay And Pad R76-2(222.227mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.437mm,6.877mm)(221.437mm,8.012mm) on Top Overlay And Pad R76-1(222.227mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.017mm,6.877mm)(223.017mm,8.012mm) on Top Overlay And Pad R76-1(222.227mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.437mm,8.012mm)(223.017mm,8.012mm) on Top Overlay And Pad R76-1(222.227mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.849mm,4.942mm)(234.849mm,6.077mm) on Top Overlay And Pad R75-2(235.639mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (236.429mm,4.942mm)(236.429mm,6.077mm) on Top Overlay And Pad R75-2(235.639mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.849mm,4.942mm)(236.429mm,4.942mm) on Top Overlay And Pad R75-2(235.639mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.849mm,6.877mm)(234.849mm,8.012mm) on Top Overlay And Pad R75-1(235.639mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (236.429mm,6.877mm)(236.429mm,8.012mm) on Top Overlay And Pad R75-1(235.639mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.849mm,8.012mm)(236.429mm,8.012mm) on Top Overlay And Pad R75-1(235.639mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (208.024mm,4.942mm)(209.604mm,4.942mm) on Top Overlay And Pad R74-2(208.814mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.604mm,4.942mm)(209.604mm,6.077mm) on Top Overlay And Pad R74-2(208.814mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (208.024mm,4.942mm)(208.024mm,6.077mm) on Top Overlay And Pad R74-2(208.814mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.604mm,6.877mm)(209.604mm,8.012mm) on Top Overlay And Pad R74-1(208.814mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (208.024mm,8.012mm)(209.604mm,8.012mm) on Top Overlay And Pad R74-1(208.814mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (208.024mm,6.877mm)(208.024mm,8.012mm) on Top Overlay And Pad R74-1(208.814mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.612mm,4.942mm)(194.612mm,6.077mm) on Top Overlay And Pad R73-2(195.402mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (196.192mm,4.942mm)(196.192mm,6.077mm) on Top Overlay And Pad R73-2(195.402mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.612mm,4.942mm)(196.192mm,4.942mm) on Top Overlay And Pad R73-2(195.402mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.612mm,6.877mm)(194.612mm,8.012mm) on Top Overlay And Pad R73-1(195.402mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (196.192mm,6.877mm)(196.192mm,8.012mm) on Top Overlay And Pad R73-1(195.402mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.612mm,8.012mm)(196.192mm,8.012mm) on Top Overlay And Pad R73-1(195.402mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.2mm,4.942mm)(181.2mm,6.077mm) on Top Overlay And Pad R72-2(181.99mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.78mm,4.942mm)(182.78mm,6.077mm) on Top Overlay And Pad R72-2(181.99mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.2mm,4.942mm)(182.78mm,4.942mm) on Top Overlay And Pad R72-2(181.99mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.2mm,6.877mm)(181.2mm,8.012mm) on Top Overlay And Pad R72-1(181.99mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.78mm,6.877mm)(182.78mm,8.012mm) on Top Overlay And Pad R72-1(181.99mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.2mm,8.012mm)(182.78mm,8.012mm) on Top Overlay And Pad R72-1(181.99mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.787mm,4.942mm)(167.787mm,6.077mm) on Top Overlay And Pad R71-2(168.577mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.367mm,4.942mm)(169.367mm,6.077mm) on Top Overlay And Pad R71-2(168.577mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.787mm,4.942mm)(169.367mm,4.942mm) on Top Overlay And Pad R71-2(168.577mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.787mm,6.877mm)(167.787mm,8.012mm) on Top Overlay And Pad R71-1(168.577mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.367mm,6.877mm)(169.367mm,8.012mm) on Top Overlay And Pad R71-1(168.577mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.787mm,8.012mm)(169.367mm,8.012mm) on Top Overlay And Pad R71-1(168.577mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.375mm,4.942mm)(154.375mm,6.077mm) on Top Overlay And Pad R70-2(155.165mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.955mm,4.942mm)(155.955mm,6.077mm) on Top Overlay And Pad R70-2(155.165mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.375mm,4.942mm)(155.955mm,4.942mm) on Top Overlay And Pad R70-2(155.165mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.375mm,6.877mm)(154.375mm,8.012mm) on Top Overlay And Pad R70-1(155.165mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.955mm,6.877mm)(155.955mm,8.012mm) on Top Overlay And Pad R70-1(155.165mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.375mm,8.012mm)(155.955mm,8.012mm) on Top Overlay And Pad R70-1(155.165mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.962mm,4.942mm)(142.542mm,4.942mm) on Top Overlay And Pad R69-2(141.752mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.542mm,4.942mm)(142.542mm,6.077mm) on Top Overlay And Pad R69-2(141.752mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.962mm,4.942mm)(140.962mm,6.077mm) on Top Overlay And Pad R69-2(141.752mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.542mm,6.877mm)(142.542mm,8.012mm) on Top Overlay And Pad R69-1(141.752mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.962mm,8.012mm)(142.542mm,8.012mm) on Top Overlay And Pad R69-1(141.752mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.962mm,6.877mm)(140.962mm,8.012mm) on Top Overlay And Pad R69-1(141.752mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,13.359mm)(27.115mm,13.559mm) on Top Overlay And Pad D10-1(26.865mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,16.159mm)(27.115mm,16.359mm) on Top Overlay And Pad D10-1(26.865mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,13.359mm)(22.415mm,13.559mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,16.159mm)(22.415mm,16.359mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.015mm,13.359mm)(24.015mm,16.359mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.052mm,4.095mm)(60.652mm,4.095mm) on Top Overlay And Pad Q84-2(59.402mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.052mm,4.095mm)(60.652mm,4.095mm) on Top Overlay And Pad Q84-1(61.302mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.563mm,4.055mm)(47.163mm,4.055mm) on Top Overlay And Pad Q83-2(45.913mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.563mm,4.055mm)(47.163mm,4.055mm) on Top Overlay And Pad Q83-1(47.813mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.228mm,4.329mm)(33.828mm,4.329mm) on Top Overlay And Pad Q82-2(32.578mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (31.759mm,5.577mm)(33.339mm,5.577mm) on Top Overlay And Pad Q82-2(32.578mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.228mm,4.329mm)(33.828mm,4.329mm) on Top Overlay And Pad Q82-1(34.478mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (33.664mm,5.577mm)(35.244mm,5.577mm) on Top Overlay And Pad Q82-1(34.478mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.464mm,4.095mm)(74.064mm,4.095mm) on Top Overlay And Pad Q81-2(72.814mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.464mm,4.095mm)(74.064mm,4.095mm) on Top Overlay And Pad Q81-1(74.714mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.876mm,3.968mm)(87.476mm,3.968mm) on Top Overlay And Pad Q80-2(86.226mm,4.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.876mm,3.968mm)(87.476mm,3.968mm) on Top Overlay And Pad Q80-1(88.126mm,4.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.161mm,4.095mm)(100.761mm,4.095mm) on Top Overlay And Pad Q79-2(99.51mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.161mm,4.095mm)(100.761mm,4.095mm) on Top Overlay And Pad Q79-1(101.411mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.111mm,3.841mm)(127.711mm,3.841mm) on Top Overlay And Pad Q77-2(126.461mm,4.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.111mm,3.841mm)(127.711mm,3.841mm) on Top Overlay And Pad Q77-1(128.361mm,4.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.488mm,5.45mm)(60.488mm,6.585mm) on Top Overlay And Pad R84-2(61.278mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.068mm,5.45mm)(62.068mm,6.585mm) on Top Overlay And Pad R84-2(61.278mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.488mm,5.45mm)(62.068mm,5.45mm) on Top Overlay And Pad R84-2(61.278mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.488mm,7.385mm)(60.488mm,8.52mm) on Top Overlay And Pad R84-1(61.278mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.068mm,7.385mm)(62.068mm,8.52mm) on Top Overlay And Pad R84-1(61.278mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.488mm,8.52mm)(62.068mm,8.52mm) on Top Overlay And Pad R84-1(61.278mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.076mm,5.704mm)(47.076mm,6.839mm) on Top Overlay And Pad R83-2(47.866mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.656mm,5.704mm)(48.656mm,6.839mm) on Top Overlay And Pad R83-2(47.866mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.076mm,5.704mm)(48.656mm,5.704mm) on Top Overlay And Pad R83-2(47.866mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.076mm,7.639mm)(47.076mm,8.774mm) on Top Overlay And Pad R83-1(47.866mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.656mm,7.639mm)(48.656mm,8.774mm) on Top Overlay And Pad R83-1(47.866mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.076mm,8.774mm)(48.656mm,8.774mm) on Top Overlay And Pad R83-1(47.866mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,5.577mm)(33.664mm,6.712mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.244mm,5.577mm)(35.244mm,6.712mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,5.577mm)(35.244mm,5.577mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,7.512mm)(33.664mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.244mm,7.512mm)(35.244mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,8.647mm)(35.244mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.901mm,5.45mm)(75.481mm,5.45mm) on Top Overlay And Pad R81-2(74.691mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.481mm,5.45mm)(75.481mm,6.585mm) on Top Overlay And Pad R81-2(74.691mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.901mm,5.45mm)(73.901mm,6.585mm) on Top Overlay And Pad R81-2(74.691mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.481mm,7.385mm)(75.481mm,8.52mm) on Top Overlay And Pad R81-1(74.691mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.901mm,8.52mm)(75.481mm,8.52mm) on Top Overlay And Pad R81-1(74.691mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.901mm,7.385mm)(73.901mm,8.52mm) on Top Overlay And Pad R81-1(74.691mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.313mm,5.323mm)(87.313mm,6.458mm) on Top Overlay And Pad R80-2(88.103mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.893mm,5.323mm)(88.893mm,6.458mm) on Top Overlay And Pad R80-2(88.103mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.313mm,5.323mm)(88.893mm,5.323mm) on Top Overlay And Pad R80-2(88.103mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.313mm,7.258mm)(87.313mm,8.393mm) on Top Overlay And Pad R80-1(88.103mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.893mm,7.258mm)(88.893mm,8.393mm) on Top Overlay And Pad R80-1(88.103mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.313mm,8.393mm)(88.893mm,8.393mm) on Top Overlay And Pad R80-1(88.103mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.598mm,5.45mm)(100.598mm,6.585mm) on Top Overlay And Pad R79-2(101.388mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.178mm,5.45mm)(102.178mm,6.585mm) on Top Overlay And Pad R79-2(101.388mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.598mm,5.45mm)(102.178mm,5.45mm) on Top Overlay And Pad R79-2(101.388mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.598mm,7.385mm)(100.598mm,8.52mm) on Top Overlay And Pad R79-1(101.388mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.178mm,7.385mm)(102.178mm,8.52mm) on Top Overlay And Pad R79-1(101.388mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.598mm,8.52mm)(102.178mm,8.52mm) on Top Overlay And Pad R79-1(101.388mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.55mm,5.196mm)(127.55mm,6.331mm) on Top Overlay And Pad R77-2(128.34mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.13mm,5.196mm)(129.13mm,6.331mm) on Top Overlay And Pad R77-2(128.34mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.55mm,5.196mm)(129.13mm,5.196mm) on Top Overlay And Pad R77-2(128.34mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.55mm,7.131mm)(127.55mm,8.266mm) on Top Overlay And Pad R77-1(128.34mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.13mm,7.131mm)(129.13mm,8.266mm) on Top Overlay And Pad R77-1(128.34mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.55mm,8.266mm)(129.13mm,8.266mm) on Top Overlay And Pad R77-1(128.34mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,11.581mm)(18.352mm,11.781mm) on Top Overlay And Pad D11-1(18.102mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,14.381mm)(18.352mm,14.581mm) on Top Overlay And Pad D11-1(18.102mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,11.581mm)(13.652mm,11.781mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,14.381mm)(13.652mm,14.581mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,11.581mm)(15.252mm,14.581mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (35.364mm,43.96mm)(35.364mm,44.976mm) on Top Overlay And Pad P4-0(36.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (35.364mm,48.024mm)(35.364mm,49.675mm) on Top Overlay And Pad P4-0(36.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (44.636mm,43.96mm)(44.636mm,44.976mm) on Top Overlay And Pad P4-0(43.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (44.636mm,48.024mm)(44.636mm,49.675mm) on Top Overlay And Pad P4-0(43.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (35.364mm,43.96mm)(37.904mm,43.96mm) on Top Overlay And Pad P4-4(38.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (42.096mm,43.96mm)(44.636mm,43.96mm) on Top Overlay And Pad P4-1(41.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (25.364mm,43.96mm)(25.364mm,44.976mm) on Top Overlay And Pad P3-0(26.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (25.364mm,48.024mm)(25.364mm,49.675mm) on Top Overlay And Pad P3-0(26.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (34.636mm,43.96mm)(34.636mm,44.976mm) on Top Overlay And Pad P3-0(33.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (34.636mm,48.024mm)(34.636mm,49.675mm) on Top Overlay And Pad P3-0(33.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (25.364mm,43.96mm)(27.904mm,43.96mm) on Top Overlay And Pad P3-4(28.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (32.096mm,43.96mm)(34.636mm,43.96mm) on Top Overlay And Pad P3-1(31.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (15.364mm,43.96mm)(15.364mm,44.976mm) on Top Overlay And Pad P2-0(16.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (15.364mm,48.024mm)(15.364mm,49.675mm) on Top Overlay And Pad P2-0(16.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (24.636mm,43.96mm)(24.636mm,44.976mm) on Top Overlay And Pad P2-0(23.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (24.636mm,48.024mm)(24.636mm,49.675mm) on Top Overlay And Pad P2-0(23.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (15.364mm,43.96mm)(17.904mm,43.96mm) on Top Overlay And Pad P2-4(18.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (22.096mm,43.96mm)(24.636mm,43.96mm) on Top Overlay And Pad P2-1(21.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (5.364mm,43.96mm)(5.364mm,44.976mm) on Top Overlay And Pad P1-0(6.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (5.364mm,48.024mm)(5.364mm,49.675mm) on Top Overlay And Pad P1-0(6.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (14.636mm,43.96mm)(14.636mm,44.976mm) on Top Overlay And Pad P1-0(13.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (14.636mm,48.024mm)(14.636mm,49.675mm) on Top Overlay And Pad P1-0(13.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.364mm,43.96mm)(7.904mm,43.96mm) on Top Overlay And Pad P1-4(8.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (12.096mm,43.96mm)(14.636mm,43.96mm) on Top Overlay And Pad P1-1(11.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,40.024mm)(37.715mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.295mm,40.024mm)(39.295mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,41.159mm)(39.295mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,38.089mm)(37.715mm,39.224mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.295mm,38.089mm)(39.295mm,39.224mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,38.089mm)(39.295mm,38.089mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,40.024mm)(27.716mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.296mm,40.024mm)(29.296mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,41.159mm)(29.296mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,38.089mm)(27.716mm,39.224mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.296mm,38.089mm)(29.296mm,39.224mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,38.089mm)(29.296mm,38.089mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,40.024mm)(17.718mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.298mm,40.024mm)(19.298mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,41.159mm)(19.298mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,38.089mm)(17.718mm,39.224mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.298mm,38.089mm)(19.298mm,39.224mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,38.089mm)(19.298mm,38.089mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,40.024mm)(7.719mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.299mm,40.024mm)(9.299mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,41.159mm)(9.299mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,38.089mm)(7.719mm,39.224mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.299mm,38.089mm)(9.299mm,39.224mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,38.089mm)(9.299mm,38.089mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (45.364mm,43.96mm)(45.364mm,44.976mm) on Top Overlay And Pad P5-0(46.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (45.364mm,48.024mm)(45.364mm,49.675mm) on Top Overlay And Pad P5-0(46.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (54.636mm,43.96mm)(54.636mm,44.976mm) on Top Overlay And Pad P5-0(53.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (54.636mm,48.024mm)(54.636mm,49.675mm) on Top Overlay And Pad P5-0(53.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (45.364mm,43.96mm)(47.904mm,43.96mm) on Top Overlay And Pad P5-4(48.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (52.096mm,43.96mm)(54.636mm,43.96mm) on Top Overlay And Pad P5-1(51.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (55.364mm,43.96mm)(55.364mm,44.976mm) on Top Overlay And Pad P6-0(56.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (55.364mm,48.024mm)(55.364mm,49.675mm) on Top Overlay And Pad P6-0(56.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (64.636mm,43.96mm)(64.636mm,44.976mm) on Top Overlay And Pad P6-0(63.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (64.636mm,48.024mm)(64.636mm,49.675mm) on Top Overlay And Pad P6-0(63.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (55.364mm,43.96mm)(57.904mm,43.96mm) on Top Overlay And Pad P6-4(58.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (62.096mm,43.96mm)(64.636mm,43.96mm) on Top Overlay And Pad P6-1(61.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.364mm,43.96mm)(65.364mm,44.976mm) on Top Overlay And Pad P7-0(66.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.364mm,48.024mm)(65.364mm,49.675mm) on Top Overlay And Pad P7-0(66.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (74.636mm,43.96mm)(74.636mm,44.976mm) on Top Overlay And Pad P7-0(73.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (74.636mm,48.024mm)(74.636mm,49.675mm) on Top Overlay And Pad P7-0(73.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (65.364mm,43.96mm)(67.904mm,43.96mm) on Top Overlay And Pad P7-4(68.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (72.096mm,43.96mm)(74.636mm,43.96mm) on Top Overlay And Pad P7-1(71.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (75.364mm,43.96mm)(75.364mm,44.976mm) on Top Overlay And Pad P8-0(76.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (75.364mm,48.024mm)(75.364mm,49.675mm) on Top Overlay And Pad P8-0(76.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (84.636mm,43.96mm)(84.636mm,44.976mm) on Top Overlay And Pad P8-0(83.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (84.636mm,48.024mm)(84.636mm,49.675mm) on Top Overlay And Pad P8-0(83.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (75.364mm,43.96mm)(77.904mm,43.96mm) on Top Overlay And Pad P8-4(78.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (82.096mm,43.96mm)(84.636mm,43.96mm) on Top Overlay And Pad P8-1(81.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (85.364mm,43.96mm)(85.364mm,44.976mm) on Top Overlay And Pad P9-0(86.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (85.364mm,48.024mm)(85.364mm,49.675mm) on Top Overlay And Pad P9-0(86.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (94.636mm,43.96mm)(94.636mm,44.976mm) on Top Overlay And Pad P9-0(93.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (94.636mm,48.024mm)(94.636mm,49.675mm) on Top Overlay And Pad P9-0(93.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (85.364mm,43.96mm)(87.904mm,43.96mm) on Top Overlay And Pad P9-4(88.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (92.096mm,43.96mm)(94.636mm,43.96mm) on Top Overlay And Pad P9-1(91.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (95.364mm,43.96mm)(95.364mm,44.976mm) on Top Overlay And Pad P10-0(96.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (95.364mm,48.024mm)(95.364mm,49.675mm) on Top Overlay And Pad P10-0(96.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (104.636mm,43.96mm)(104.636mm,44.976mm) on Top Overlay And Pad P10-0(103.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (104.636mm,48.024mm)(104.636mm,49.675mm) on Top Overlay And Pad P10-0(103.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (95.364mm,43.96mm)(97.904mm,43.96mm) on Top Overlay And Pad P10-4(98.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (102.096mm,43.96mm)(104.636mm,43.96mm) on Top Overlay And Pad P10-1(101.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.364mm,43.96mm)(105.364mm,44.976mm) on Top Overlay And Pad P11-0(106.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.364mm,48.024mm)(105.364mm,49.675mm) on Top Overlay And Pad P11-0(106.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (114.636mm,43.96mm)(114.636mm,44.976mm) on Top Overlay And Pad P11-0(113.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (114.636mm,48.024mm)(114.636mm,49.675mm) on Top Overlay And Pad P11-0(113.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (105.364mm,43.96mm)(107.904mm,43.96mm) on Top Overlay And Pad P11-4(108.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (112.096mm,43.96mm)(114.636mm,43.96mm) on Top Overlay And Pad P11-1(111.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (115.364mm,43.96mm)(115.364mm,44.976mm) on Top Overlay And Pad P12-0(116.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (115.364mm,48.024mm)(115.364mm,49.675mm) on Top Overlay And Pad P12-0(116.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (124.636mm,43.96mm)(124.636mm,44.976mm) on Top Overlay And Pad P12-0(123.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (124.636mm,48.024mm)(124.636mm,49.675mm) on Top Overlay And Pad P12-0(123.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (115.364mm,43.96mm)(117.904mm,43.96mm) on Top Overlay And Pad P12-4(118.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (122.096mm,43.96mm)(124.636mm,43.96mm) on Top Overlay And Pad P12-1(121.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,40.024mm)(47.713mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,41.159mm)(49.293mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.293mm,40.024mm)(49.293mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,38.089mm)(47.713mm,39.224mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,38.089mm)(49.293mm,38.089mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.293mm,38.089mm)(49.293mm,39.224mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,41.159mm)(59.292mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,40.024mm)(57.712mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.292mm,40.024mm)(59.292mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,38.089mm)(59.292mm,38.089mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,38.089mm)(57.712mm,39.224mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.292mm,38.089mm)(59.292mm,39.224mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,41.159mm)(69.291mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,40.024mm)(67.711mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.291mm,40.024mm)(69.291mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,38.089mm)(69.291mm,38.089mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,38.089mm)(67.711mm,39.224mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.291mm,38.089mm)(69.291mm,39.224mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.289mm,40.024mm)(79.289mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,41.159mm)(79.289mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,40.024mm)(77.709mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.289mm,38.089mm)(79.289mm,39.224mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,38.089mm)(79.289mm,38.089mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,38.089mm)(77.709mm,39.224mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,40.024mm)(87.708mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.288mm,40.024mm)(89.288mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,41.159mm)(89.288mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,38.089mm)(87.708mm,39.224mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.288mm,38.089mm)(89.288mm,39.224mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,38.089mm)(89.288mm,38.089mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,40.024mm)(97.706mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.286mm,40.024mm)(99.286mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,41.159mm)(99.286mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,38.089mm)(97.706mm,39.224mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.286mm,38.089mm)(99.286mm,39.224mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,38.089mm)(99.286mm,38.089mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,40.024mm)(107.705mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.285mm,40.024mm)(109.285mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,41.159mm)(109.285mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,38.089mm)(107.705mm,39.224mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.285mm,38.089mm)(109.285mm,39.224mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,38.089mm)(109.285mm,38.089mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,40.024mm)(117.704mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.284mm,40.024mm)(119.284mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,41.159mm)(119.284mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,38.089mm)(117.704mm,39.224mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.284mm,38.089mm)(119.284mm,39.224mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,38.089mm)(119.284mm,38.089mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (195.364mm,43.96mm)(195.364mm,44.976mm) on Top Overlay And Pad P20-0(196.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (195.364mm,48.024mm)(195.364mm,49.675mm) on Top Overlay And Pad P20-0(196.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (204.636mm,43.96mm)(204.636mm,44.976mm) on Top Overlay And Pad P20-0(203.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (204.636mm,48.024mm)(204.636mm,49.675mm) on Top Overlay And Pad P20-0(203.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (195.364mm,43.96mm)(197.904mm,43.96mm) on Top Overlay And Pad P20-4(198.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (202.096mm,43.96mm)(204.636mm,43.96mm) on Top Overlay And Pad P20-1(201.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (185.364mm,43.96mm)(185.364mm,44.976mm) on Top Overlay And Pad P19-0(186.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (185.364mm,48.024mm)(185.364mm,49.675mm) on Top Overlay And Pad P19-0(186.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (194.636mm,43.96mm)(194.636mm,44.976mm) on Top Overlay And Pad P19-0(193.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (194.636mm,48.024mm)(194.636mm,49.675mm) on Top Overlay And Pad P19-0(193.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (185.364mm,43.96mm)(187.904mm,43.96mm) on Top Overlay And Pad P19-4(188.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (192.096mm,43.96mm)(194.636mm,43.96mm) on Top Overlay And Pad P19-1(191.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (175.364mm,43.96mm)(175.364mm,44.976mm) on Top Overlay And Pad P18-0(176.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (175.364mm,48.024mm)(175.364mm,49.675mm) on Top Overlay And Pad P18-0(176.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (184.636mm,43.96mm)(184.636mm,44.976mm) on Top Overlay And Pad P18-0(183.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (184.636mm,48.024mm)(184.636mm,49.675mm) on Top Overlay And Pad P18-0(183.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (175.364mm,43.96mm)(177.904mm,43.96mm) on Top Overlay And Pad P18-4(178.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (182.096mm,43.96mm)(184.636mm,43.96mm) on Top Overlay And Pad P18-1(181.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (165.364mm,43.96mm)(165.364mm,44.976mm) on Top Overlay And Pad P17-0(166.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (165.364mm,48.024mm)(165.364mm,49.675mm) on Top Overlay And Pad P17-0(166.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (174.636mm,43.96mm)(174.636mm,44.976mm) on Top Overlay And Pad P17-0(173.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (174.636mm,48.024mm)(174.636mm,49.675mm) on Top Overlay And Pad P17-0(173.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (165.364mm,43.96mm)(167.904mm,43.96mm) on Top Overlay And Pad P17-4(168.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (172.096mm,43.96mm)(174.636mm,43.96mm) on Top Overlay And Pad P17-1(171.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (155.364mm,43.96mm)(155.364mm,44.976mm) on Top Overlay And Pad P16-0(156.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (155.364mm,48.024mm)(155.364mm,49.675mm) on Top Overlay And Pad P16-0(156.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (164.636mm,43.96mm)(164.636mm,44.976mm) on Top Overlay And Pad P16-0(163.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (164.636mm,48.024mm)(164.636mm,49.675mm) on Top Overlay And Pad P16-0(163.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (155.364mm,43.96mm)(157.904mm,43.96mm) on Top Overlay And Pad P16-4(158.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (162.096mm,43.96mm)(164.636mm,43.96mm) on Top Overlay And Pad P16-1(161.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.364mm,43.96mm)(145.364mm,44.976mm) on Top Overlay And Pad P15-0(146.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.364mm,48.024mm)(145.364mm,49.675mm) on Top Overlay And Pad P15-0(146.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (154.636mm,43.96mm)(154.636mm,44.976mm) on Top Overlay And Pad P15-0(153.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (154.636mm,48.024mm)(154.636mm,49.675mm) on Top Overlay And Pad P15-0(153.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (145.364mm,43.96mm)(147.904mm,43.96mm) on Top Overlay And Pad P15-4(148.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (152.096mm,43.96mm)(154.636mm,43.96mm) on Top Overlay And Pad P15-1(151.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (135.364mm,43.96mm)(135.364mm,44.976mm) on Top Overlay And Pad P14-0(136.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (135.364mm,48.024mm)(135.364mm,49.675mm) on Top Overlay And Pad P14-0(136.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (144.636mm,43.96mm)(144.636mm,44.976mm) on Top Overlay And Pad P14-0(143.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (144.636mm,48.024mm)(144.636mm,49.675mm) on Top Overlay And Pad P14-0(143.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (135.364mm,43.96mm)(137.904mm,43.96mm) on Top Overlay And Pad P14-4(138.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (142.096mm,43.96mm)(144.636mm,43.96mm) on Top Overlay And Pad P14-1(141.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (125.364mm,43.96mm)(125.364mm,44.976mm) on Top Overlay And Pad P13-0(126.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (125.364mm,48.024mm)(125.364mm,49.675mm) on Top Overlay And Pad P13-0(126.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (134.636mm,43.96mm)(134.636mm,44.976mm) on Top Overlay And Pad P13-0(133.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (134.636mm,48.024mm)(134.636mm,49.675mm) on Top Overlay And Pad P13-0(133.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (125.364mm,43.96mm)(127.904mm,43.96mm) on Top Overlay And Pad P13-4(128.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (132.096mm,43.96mm)(134.636mm,43.96mm) on Top Overlay And Pad P13-1(131.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.272mm,40.024mm)(199.272mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,40.024mm)(197.692mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,41.159mm)(199.272mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.272mm,38.089mm)(199.272mm,39.224mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,38.089mm)(197.692mm,39.224mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,38.089mm)(199.272mm,38.089mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,41.159mm)(189.274mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,40.024mm)(187.694mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.274mm,40.024mm)(189.274mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,38.089mm)(189.274mm,38.089mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,38.089mm)(187.694mm,39.224mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.274mm,38.089mm)(189.274mm,39.224mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,40.024mm)(177.695mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,41.159mm)(179.275mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.275mm,40.024mm)(179.275mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,38.089mm)(177.695mm,39.224mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,38.089mm)(179.275mm,38.089mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.275mm,38.089mm)(179.275mm,39.224mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,40.024mm)(167.697mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.277mm,40.024mm)(169.277mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,41.159mm)(169.277mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,38.089mm)(167.697mm,39.224mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.277mm,38.089mm)(169.277mm,39.224mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,38.089mm)(169.277mm,38.089mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,40.024mm)(157.698mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.278mm,40.024mm)(159.278mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,41.159mm)(159.278mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,38.089mm)(157.698mm,39.224mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.278mm,38.089mm)(159.278mm,39.224mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,38.089mm)(159.278mm,38.089mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,40.024mm)(147.699mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.279mm,40.024mm)(149.279mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,41.159mm)(149.279mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,38.089mm)(147.699mm,39.224mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.279mm,38.089mm)(149.279mm,39.224mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,38.089mm)(149.279mm,38.089mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,40.024mm)(137.701mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.281mm,40.024mm)(139.281mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,41.159mm)(139.281mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,38.089mm)(137.701mm,39.224mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.281mm,38.089mm)(139.281mm,39.224mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,38.089mm)(139.281mm,38.089mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,40.024mm)(127.702mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.282mm,40.024mm)(129.282mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,41.159mm)(129.282mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,38.089mm)(127.702mm,39.224mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.282mm,38.089mm)(129.282mm,39.224mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,38.089mm)(129.282mm,38.089mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (205.364mm,43.96mm)(205.364mm,44.976mm) on Top Overlay And Pad P21-0(206.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (205.364mm,48.024mm)(205.364mm,49.675mm) on Top Overlay And Pad P21-0(206.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (214.636mm,43.96mm)(214.636mm,44.976mm) on Top Overlay And Pad P21-0(213.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (214.636mm,48.024mm)(214.636mm,49.675mm) on Top Overlay And Pad P21-0(213.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (205.364mm,43.96mm)(207.904mm,43.96mm) on Top Overlay And Pad P21-4(208.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (212.096mm,43.96mm)(214.636mm,43.96mm) on Top Overlay And Pad P21-1(211.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (215.364mm,43.96mm)(215.364mm,44.976mm) on Top Overlay And Pad P22-0(216.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (215.364mm,48.024mm)(215.364mm,49.675mm) on Top Overlay And Pad P22-0(216.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (224.636mm,43.96mm)(224.636mm,44.976mm) on Top Overlay And Pad P22-0(223.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (224.636mm,48.024mm)(224.636mm,49.675mm) on Top Overlay And Pad P22-0(223.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (215.364mm,43.96mm)(217.904mm,43.96mm) on Top Overlay And Pad P22-4(218.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (222.096mm,43.96mm)(224.636mm,43.96mm) on Top Overlay And Pad P22-1(221.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (225.364mm,43.96mm)(225.364mm,44.976mm) on Top Overlay And Pad P23-0(226.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (225.364mm,48.024mm)(225.364mm,49.675mm) on Top Overlay And Pad P23-0(226.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (234.636mm,43.96mm)(234.636mm,44.976mm) on Top Overlay And Pad P23-0(233.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (234.636mm,48.024mm)(234.636mm,49.675mm) on Top Overlay And Pad P23-0(233.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (225.364mm,43.96mm)(227.904mm,43.96mm) on Top Overlay And Pad P23-4(228.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (232.096mm,43.96mm)(234.636mm,43.96mm) on Top Overlay And Pad P23-1(231.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (235.364mm,43.96mm)(235.364mm,44.976mm) on Top Overlay And Pad P24-0(236.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (235.364mm,48.024mm)(235.364mm,49.675mm) on Top Overlay And Pad P24-0(236.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (244.636mm,43.96mm)(244.636mm,44.976mm) on Top Overlay And Pad P24-0(243.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (244.636mm,48.024mm)(244.636mm,49.675mm) on Top Overlay And Pad P24-0(243.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (235.364mm,43.96mm)(237.904mm,43.96mm) on Top Overlay And Pad P24-4(238.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (242.096mm,43.96mm)(244.636mm,43.96mm) on Top Overlay And Pad P24-1(241.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (245.364mm,43.96mm)(245.364mm,44.976mm) on Top Overlay And Pad P25-0(246.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (245.364mm,48.024mm)(245.364mm,49.675mm) on Top Overlay And Pad P25-0(246.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (254.636mm,43.96mm)(254.636mm,44.976mm) on Top Overlay And Pad P25-0(253.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (254.636mm,48.024mm)(254.636mm,49.675mm) on Top Overlay And Pad P25-0(253.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (245.364mm,43.96mm)(247.904mm,43.96mm) on Top Overlay And Pad P25-4(248.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (252.096mm,43.96mm)(254.636mm,43.96mm) on Top Overlay And Pad P25-1(251.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (255.364mm,43.96mm)(255.364mm,44.976mm) on Top Overlay And Pad P26-0(256.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (255.364mm,48.024mm)(255.364mm,49.675mm) on Top Overlay And Pad P26-0(256.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (264.636mm,43.96mm)(264.636mm,44.976mm) on Top Overlay And Pad P26-0(263.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (264.636mm,48.024mm)(264.636mm,49.675mm) on Top Overlay And Pad P26-0(263.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (255.364mm,43.96mm)(257.904mm,43.96mm) on Top Overlay And Pad P26-4(258.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (262.096mm,43.96mm)(264.636mm,43.96mm) on Top Overlay And Pad P26-1(261.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (265.364mm,43.96mm)(265.364mm,44.976mm) on Top Overlay And Pad P27-0(266.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (265.364mm,48.024mm)(265.364mm,49.675mm) on Top Overlay And Pad P27-0(266.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (274.636mm,43.96mm)(274.636mm,44.976mm) on Top Overlay And Pad P27-0(273.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (274.636mm,48.024mm)(274.636mm,49.675mm) on Top Overlay And Pad P27-0(273.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (265.364mm,43.96mm)(267.904mm,43.96mm) on Top Overlay And Pad P27-4(268.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (272.096mm,43.96mm)(274.636mm,43.96mm) on Top Overlay And Pad P27-1(271.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (275.364mm,43.96mm)(275.364mm,44.976mm) on Top Overlay And Pad P28-0(276.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (275.364mm,48.024mm)(275.364mm,49.675mm) on Top Overlay And Pad P28-0(276.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.636mm,43.96mm)(284.636mm,44.976mm) on Top Overlay And Pad P28-0(283.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.636mm,48.024mm)(284.636mm,49.675mm) on Top Overlay And Pad P28-0(283.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (275.364mm,43.96mm)(277.904mm,43.96mm) on Top Overlay And Pad P28-4(278.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (282.096mm,43.96mm)(284.636mm,43.96mm) on Top Overlay And Pad P28-1(281.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,40.024mm)(209.271mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,41.159mm)(209.271mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,40.024mm)(207.691mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,38.089mm)(209.271mm,39.224mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,38.089mm)(209.271mm,38.089mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,38.089mm)(207.691mm,39.224mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,40.024mm)(217.69mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.27mm,40.024mm)(219.27mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,41.159mm)(219.27mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,38.089mm)(217.69mm,39.224mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.27mm,38.089mm)(219.27mm,39.224mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,38.089mm)(219.27mm,38.089mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,40.024mm)(227.688mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.268mm,40.024mm)(229.268mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,41.159mm)(229.268mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,38.089mm)(227.688mm,39.224mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.268mm,38.089mm)(229.268mm,39.224mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,38.089mm)(229.268mm,38.089mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,40.024mm)(237.687mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.267mm,40.024mm)(239.267mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,41.159mm)(239.267mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,38.089mm)(237.687mm,39.224mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.267mm,38.089mm)(239.267mm,39.224mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,38.089mm)(239.267mm,38.089mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,40.024mm)(247.685mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.265mm,40.024mm)(249.265mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,41.159mm)(249.265mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,38.089mm)(247.685mm,39.224mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.265mm,38.089mm)(249.265mm,39.224mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,38.089mm)(249.265mm,38.089mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,40.024mm)(257.684mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.264mm,40.024mm)(259.264mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,41.159mm)(259.264mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,38.089mm)(257.684mm,39.224mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.264mm,38.089mm)(259.264mm,39.224mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,38.089mm)(259.264mm,38.089mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,40.024mm)(267.683mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.263mm,40.024mm)(269.263mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,41.159mm)(269.263mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,38.089mm)(267.683mm,39.224mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.263mm,38.089mm)(269.263mm,39.224mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,38.089mm)(269.263mm,38.089mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,40.024mm)(277.681mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.261mm,40.024mm)(279.261mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,41.159mm)(279.261mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,38.089mm)(277.681mm,39.224mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.261mm,38.089mm)(279.261mm,39.224mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,38.089mm)(279.261mm,38.089mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (355.364mm,43.96mm)(355.364mm,44.976mm) on Top Overlay And Pad P36-0(356.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (355.364mm,48.024mm)(355.364mm,49.675mm) on Top Overlay And Pad P36-0(356.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.636mm,43.96mm)(364.636mm,44.976mm) on Top Overlay And Pad P36-0(363.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.636mm,48.024mm)(364.636mm,49.675mm) on Top Overlay And Pad P36-0(363.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (355.364mm,43.96mm)(357.904mm,43.96mm) on Top Overlay And Pad P36-4(358.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (362.096mm,43.96mm)(364.636mm,43.96mm) on Top Overlay And Pad P36-1(361.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (345.364mm,43.96mm)(345.364mm,44.976mm) on Top Overlay And Pad P35-0(346.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (345.364mm,48.024mm)(345.364mm,49.675mm) on Top Overlay And Pad P35-0(346.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (354.636mm,43.96mm)(354.636mm,44.976mm) on Top Overlay And Pad P35-0(353.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (354.636mm,48.024mm)(354.636mm,49.675mm) on Top Overlay And Pad P35-0(353.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (345.364mm,43.96mm)(347.904mm,43.96mm) on Top Overlay And Pad P35-4(348.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (352.096mm,43.96mm)(354.636mm,43.96mm) on Top Overlay And Pad P35-1(351.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (335.364mm,43.96mm)(335.364mm,44.976mm) on Top Overlay And Pad P34-0(336.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (335.364mm,48.024mm)(335.364mm,49.675mm) on Top Overlay And Pad P34-0(336.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (344.636mm,43.96mm)(344.636mm,44.976mm) on Top Overlay And Pad P34-0(343.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (344.636mm,48.024mm)(344.636mm,49.675mm) on Top Overlay And Pad P34-0(343.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (335.364mm,43.96mm)(337.904mm,43.96mm) on Top Overlay And Pad P34-4(338.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (342.096mm,43.96mm)(344.636mm,43.96mm) on Top Overlay And Pad P34-1(341.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (325.364mm,43.96mm)(325.364mm,44.976mm) on Top Overlay And Pad P33-0(326.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (325.364mm,48.024mm)(325.364mm,49.675mm) on Top Overlay And Pad P33-0(326.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (334.636mm,43.96mm)(334.636mm,44.976mm) on Top Overlay And Pad P33-0(333.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (334.636mm,48.024mm)(334.636mm,49.675mm) on Top Overlay And Pad P33-0(333.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (325.364mm,43.96mm)(327.904mm,43.96mm) on Top Overlay And Pad P33-4(328.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (332.096mm,43.96mm)(334.636mm,43.96mm) on Top Overlay And Pad P33-1(331.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (315.364mm,43.96mm)(315.364mm,44.976mm) on Top Overlay And Pad P32-0(316.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (315.364mm,48.024mm)(315.364mm,49.675mm) on Top Overlay And Pad P32-0(316.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.636mm,43.96mm)(324.636mm,44.976mm) on Top Overlay And Pad P32-0(323.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.636mm,48.024mm)(324.636mm,49.675mm) on Top Overlay And Pad P32-0(323.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (315.364mm,43.96mm)(317.904mm,43.96mm) on Top Overlay And Pad P32-4(318.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (322.096mm,43.96mm)(324.636mm,43.96mm) on Top Overlay And Pad P32-1(321.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (305.364mm,43.96mm)(305.364mm,44.976mm) on Top Overlay And Pad P31-0(306.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (305.364mm,48.024mm)(305.364mm,49.675mm) on Top Overlay And Pad P31-0(306.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (314.636mm,43.96mm)(314.636mm,44.976mm) on Top Overlay And Pad P31-0(313.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (314.636mm,48.024mm)(314.636mm,49.675mm) on Top Overlay And Pad P31-0(313.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (305.364mm,43.96mm)(307.904mm,43.96mm) on Top Overlay And Pad P31-4(308.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (312.096mm,43.96mm)(314.636mm,43.96mm) on Top Overlay And Pad P31-1(311.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (295.364mm,43.96mm)(295.364mm,44.976mm) on Top Overlay And Pad P30-0(296.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (295.364mm,48.024mm)(295.364mm,49.675mm) on Top Overlay And Pad P30-0(296.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (304.636mm,43.96mm)(304.636mm,44.976mm) on Top Overlay And Pad P30-0(303.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (304.636mm,48.024mm)(304.636mm,49.675mm) on Top Overlay And Pad P30-0(303.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (295.364mm,43.96mm)(297.904mm,43.96mm) on Top Overlay And Pad P30-4(298.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (302.096mm,43.96mm)(304.636mm,43.96mm) on Top Overlay And Pad P30-1(301.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (285.364mm,43.96mm)(285.364mm,44.976mm) on Top Overlay And Pad P29-0(286.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (285.364mm,48.024mm)(285.364mm,49.675mm) on Top Overlay And Pad P29-0(286.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (294.636mm,43.96mm)(294.636mm,44.976mm) on Top Overlay And Pad P29-0(293.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (294.636mm,48.024mm)(294.636mm,49.675mm) on Top Overlay And Pad P29-0(293.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (285.364mm,43.96mm)(287.904mm,43.96mm) on Top Overlay And Pad P29-4(288.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (292.096mm,43.96mm)(294.636mm,43.96mm) on Top Overlay And Pad P29-1(291.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,40.024mm)(357.67mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.25mm,40.024mm)(359.25mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,41.159mm)(359.25mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,38.089mm)(357.67mm,39.224mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.25mm,38.089mm)(359.25mm,39.224mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,38.089mm)(359.25mm,38.089mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,40.024mm)(347.671mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.252mm,40.024mm)(349.252mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,41.159mm)(349.252mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,38.089mm)(347.671mm,39.224mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.252mm,38.089mm)(349.252mm,39.224mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,38.089mm)(349.252mm,38.089mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,40.024mm)(337.673mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.253mm,40.024mm)(339.253mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,41.159mm)(339.253mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,38.089mm)(337.673mm,39.224mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.253mm,38.089mm)(339.253mm,39.224mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,38.089mm)(339.253mm,38.089mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.254mm,40.024mm)(329.254mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,40.024mm)(327.674mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,41.159mm)(329.254mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.254mm,38.089mm)(329.254mm,39.224mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,38.089mm)(327.674mm,39.224mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,38.089mm)(329.254mm,38.089mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,41.159mm)(319.256mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,40.024mm)(317.676mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.256mm,40.024mm)(319.256mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,38.089mm)(319.256mm,38.089mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,38.089mm)(317.676mm,39.224mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.256mm,38.089mm)(319.256mm,39.224mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,41.159mm)(309.257mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,40.024mm)(307.677mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.257mm,40.024mm)(309.257mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,38.089mm)(309.257mm,38.089mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,38.089mm)(307.677mm,39.224mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.257mm,38.089mm)(309.257mm,39.224mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,40.024mm)(297.679mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,41.159mm)(299.258mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.258mm,40.024mm)(299.258mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,38.089mm)(297.679mm,39.224mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,38.089mm)(299.258mm,38.089mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.258mm,38.089mm)(299.258mm,39.224mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,40.024mm)(287.68mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.26mm,40.024mm)(289.26mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,41.159mm)(289.26mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,38.089mm)(287.68mm,39.224mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.26mm,38.089mm)(289.26mm,39.224mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,38.089mm)(289.26mm,38.089mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (365.364mm,43.96mm)(365.364mm,44.976mm) on Top Overlay And Pad P37-0(366.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (365.364mm,48.024mm)(365.364mm,49.675mm) on Top Overlay And Pad P37-0(366.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (374.636mm,43.96mm)(374.636mm,44.976mm) on Top Overlay And Pad P37-0(373.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (374.636mm,48.024mm)(374.636mm,49.675mm) on Top Overlay And Pad P37-0(373.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (365.364mm,43.96mm)(367.904mm,43.96mm) on Top Overlay And Pad P37-4(368.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (372.096mm,43.96mm)(374.636mm,43.96mm) on Top Overlay And Pad P37-1(371.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (375.364mm,43.96mm)(375.364mm,44.976mm) on Top Overlay And Pad P38-0(376.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (375.364mm,48.024mm)(375.364mm,49.675mm) on Top Overlay And Pad P38-0(376.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (384.636mm,43.96mm)(384.636mm,44.976mm) on Top Overlay And Pad P38-0(383.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (384.636mm,48.024mm)(384.636mm,49.675mm) on Top Overlay And Pad P38-0(383.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (375.364mm,43.96mm)(377.904mm,43.96mm) on Top Overlay And Pad P38-4(378.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (382.096mm,43.96mm)(384.636mm,43.96mm) on Top Overlay And Pad P38-1(381.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (385.364mm,43.96mm)(385.364mm,44.976mm) on Top Overlay And Pad P39-0(386.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (385.364mm,48.024mm)(385.364mm,49.675mm) on Top Overlay And Pad P39-0(386.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (394.636mm,43.96mm)(394.636mm,44.976mm) on Top Overlay And Pad P39-0(393.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (394.636mm,48.024mm)(394.636mm,49.675mm) on Top Overlay And Pad P39-0(393.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (385.364mm,43.96mm)(387.904mm,43.96mm) on Top Overlay And Pad P39-4(388.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (392.096mm,43.96mm)(394.636mm,43.96mm) on Top Overlay And Pad P39-1(391.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (395.364mm,43.96mm)(395.364mm,44.976mm) on Top Overlay And Pad P40-0(396.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (395.364mm,48.024mm)(395.364mm,49.675mm) on Top Overlay And Pad P40-0(396.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.636mm,43.96mm)(404.636mm,44.976mm) on Top Overlay And Pad P40-0(403.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.636mm,48.024mm)(404.636mm,49.675mm) on Top Overlay And Pad P40-0(403.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (395.364mm,43.96mm)(397.904mm,43.96mm) on Top Overlay And Pad P40-4(398.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (402.096mm,43.96mm)(404.636mm,43.96mm) on Top Overlay And Pad P40-1(401.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (405.364mm,43.96mm)(405.364mm,44.976mm) on Top Overlay And Pad P41-0(406.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (405.364mm,48.024mm)(405.364mm,49.675mm) on Top Overlay And Pad P41-0(406.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.636mm,43.96mm)(414.636mm,44.976mm) on Top Overlay And Pad P41-0(413.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.636mm,48.024mm)(414.636mm,49.675mm) on Top Overlay And Pad P41-0(413.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (405.364mm,43.96mm)(407.904mm,43.96mm) on Top Overlay And Pad P41-4(408.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (412.096mm,43.96mm)(414.636mm,43.96mm) on Top Overlay And Pad P41-1(411.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (415.364mm,43.96mm)(415.364mm,44.976mm) on Top Overlay And Pad P42-0(416.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (415.364mm,48.024mm)(415.364mm,49.675mm) on Top Overlay And Pad P42-0(416.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (424.636mm,43.96mm)(424.636mm,44.976mm) on Top Overlay And Pad P42-0(423.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (424.636mm,48.024mm)(424.636mm,49.675mm) on Top Overlay And Pad P42-0(423.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (415.364mm,43.96mm)(417.904mm,43.96mm) on Top Overlay And Pad P42-4(418.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (422.096mm,43.96mm)(424.636mm,43.96mm) on Top Overlay And Pad P42-1(421.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (425.364mm,43.96mm)(425.364mm,44.976mm) on Top Overlay And Pad P43-0(426.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (425.364mm,48.024mm)(425.364mm,49.675mm) on Top Overlay And Pad P43-0(426.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (434.636mm,43.96mm)(434.636mm,44.976mm) on Top Overlay And Pad P43-0(433.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (434.636mm,48.024mm)(434.636mm,49.675mm) on Top Overlay And Pad P43-0(433.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (425.364mm,43.96mm)(427.904mm,43.96mm) on Top Overlay And Pad P43-4(428.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (432.096mm,43.96mm)(434.636mm,43.96mm) on Top Overlay And Pad P43-1(431.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (435.364mm,43.96mm)(435.364mm,44.976mm) on Top Overlay And Pad P44-0(436.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (435.364mm,48.024mm)(435.364mm,49.675mm) on Top Overlay And Pad P44-0(436.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (444.636mm,43.96mm)(444.636mm,44.976mm) on Top Overlay And Pad P44-0(443.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (444.636mm,48.024mm)(444.636mm,49.675mm) on Top Overlay And Pad P44-0(443.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (435.364mm,43.96mm)(437.904mm,43.96mm) on Top Overlay And Pad P44-4(438.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (442.096mm,43.96mm)(444.636mm,43.96mm) on Top Overlay And Pad P44-1(441.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,40.024mm)(367.669mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.249mm,40.024mm)(369.249mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,41.159mm)(369.249mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,38.089mm)(367.669mm,39.224mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.249mm,38.089mm)(369.249mm,39.224mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,38.089mm)(369.249mm,38.089mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,40.024mm)(377.667mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.247mm,40.024mm)(379.247mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,41.159mm)(379.247mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,38.089mm)(377.667mm,39.224mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.247mm,38.089mm)(379.247mm,39.224mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,38.089mm)(379.247mm,38.089mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,40.024mm)(387.666mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.246mm,40.024mm)(389.246mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,41.159mm)(389.246mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,38.089mm)(387.666mm,39.224mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.246mm,38.089mm)(389.246mm,39.224mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,38.089mm)(389.246mm,38.089mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,40.024mm)(397.665mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.245mm,40.024mm)(399.245mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,41.159mm)(399.245mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,38.089mm)(397.665mm,39.224mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.245mm,38.089mm)(399.245mm,39.224mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,38.089mm)(399.245mm,38.089mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,40.024mm)(407.663mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.243mm,40.024mm)(409.243mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,41.159mm)(409.243mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,38.089mm)(407.663mm,39.224mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.243mm,38.089mm)(409.243mm,39.224mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,38.089mm)(409.243mm,38.089mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,40.024mm)(417.662mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.242mm,40.024mm)(419.242mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,41.159mm)(419.242mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,38.089mm)(417.662mm,39.224mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.242mm,38.089mm)(419.242mm,39.224mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,38.089mm)(419.242mm,38.089mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,40.024mm)(427.66mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,41.159mm)(429.24mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.24mm,40.024mm)(429.24mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,38.089mm)(427.66mm,39.224mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,38.089mm)(429.24mm,38.089mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.24mm,38.089mm)(429.24mm,39.224mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,41.159mm)(439.239mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,40.024mm)(437.659mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.239mm,40.024mm)(439.239mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,38.089mm)(439.239mm,38.089mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,38.089mm)(437.659mm,39.224mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.239mm,38.089mm)(439.239mm,39.224mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (458.541mm,11.303mm)(458.541mm,12.319mm) on Top Overlay And Pad P52-0(459.487mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (458.541mm,15.367mm)(458.541mm,17.018mm) on Top Overlay And Pad P52-0(459.487mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (467.813mm,11.303mm)(467.813mm,12.319mm) on Top Overlay And Pad P52-0(466.867mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (467.813mm,15.367mm)(467.813mm,17.018mm) on Top Overlay And Pad P52-0(466.867mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (458.541mm,11.303mm)(461.081mm,11.303mm) on Top Overlay And Pad P52-4(461.677mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (465.273mm,11.303mm)(467.813mm,11.303mm) on Top Overlay And Pad P52-1(464.677mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (471.952mm,11.303mm)(471.952mm,12.319mm) on Top Overlay And Pad P51-0(472.898mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (471.952mm,15.367mm)(471.952mm,17.018mm) on Top Overlay And Pad P51-0(472.898mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (481.224mm,11.303mm)(481.224mm,12.319mm) on Top Overlay And Pad P51-0(480.278mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (481.224mm,15.367mm)(481.224mm,17.018mm) on Top Overlay And Pad P51-0(480.278mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (471.952mm,11.303mm)(474.492mm,11.303mm) on Top Overlay And Pad P51-4(475.088mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (478.684mm,11.303mm)(481.224mm,11.303mm) on Top Overlay And Pad P51-1(478.088mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (485.364mm,11.303mm)(485.364mm,12.319mm) on Top Overlay And Pad P50-0(486.31mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (485.364mm,15.367mm)(485.364mm,17.018mm) on Top Overlay And Pad P50-0(486.31mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (494.636mm,11.303mm)(494.636mm,12.319mm) on Top Overlay And Pad P50-0(493.69mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (494.636mm,15.367mm)(494.636mm,17.018mm) on Top Overlay And Pad P50-0(493.69mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (485.364mm,11.303mm)(487.904mm,11.303mm) on Top Overlay And Pad P50-4(488.5mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (492.096mm,11.303mm)(494.636mm,11.303mm) on Top Overlay And Pad P50-1(491.5mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (485.364mm,43.96mm)(485.364mm,44.976mm) on Top Overlay And Pad P49-0(486.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (485.364mm,48.024mm)(485.364mm,49.675mm) on Top Overlay And Pad P49-0(486.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (494.636mm,43.96mm)(494.636mm,44.976mm) on Top Overlay And Pad P49-0(493.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (494.636mm,48.024mm)(494.636mm,49.675mm) on Top Overlay And Pad P49-0(493.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (485.364mm,43.96mm)(487.904mm,43.96mm) on Top Overlay And Pad P49-4(488.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (492.096mm,43.96mm)(494.636mm,43.96mm) on Top Overlay And Pad P49-1(491.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (475.364mm,43.96mm)(475.364mm,44.976mm) on Top Overlay And Pad P48-0(476.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (475.364mm,48.024mm)(475.364mm,49.675mm) on Top Overlay And Pad P48-0(476.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (484.636mm,43.96mm)(484.636mm,44.976mm) on Top Overlay And Pad P48-0(483.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (484.636mm,48.024mm)(484.636mm,49.675mm) on Top Overlay And Pad P48-0(483.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (475.364mm,43.96mm)(477.904mm,43.96mm) on Top Overlay And Pad P48-4(478.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (482.096mm,43.96mm)(484.636mm,43.96mm) on Top Overlay And Pad P48-1(481.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (465.364mm,43.96mm)(465.364mm,44.976mm) on Top Overlay And Pad P47-0(466.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (465.364mm,48.024mm)(465.364mm,49.675mm) on Top Overlay And Pad P47-0(466.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (474.636mm,43.96mm)(474.636mm,44.976mm) on Top Overlay And Pad P47-0(473.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (474.636mm,48.024mm)(474.636mm,49.675mm) on Top Overlay And Pad P47-0(473.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (465.364mm,43.96mm)(467.904mm,43.96mm) on Top Overlay And Pad P47-4(468.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (472.096mm,43.96mm)(474.636mm,43.96mm) on Top Overlay And Pad P47-1(471.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (455.364mm,43.96mm)(455.364mm,44.976mm) on Top Overlay And Pad P46-0(456.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (455.364mm,48.024mm)(455.364mm,49.675mm) on Top Overlay And Pad P46-0(456.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (464.636mm,43.96mm)(464.636mm,44.976mm) on Top Overlay And Pad P46-0(463.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (464.636mm,48.024mm)(464.636mm,49.675mm) on Top Overlay And Pad P46-0(463.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (455.364mm,43.96mm)(457.904mm,43.96mm) on Top Overlay And Pad P46-4(458.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (462.096mm,43.96mm)(464.636mm,43.96mm) on Top Overlay And Pad P46-1(461.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.364mm,43.96mm)(445.364mm,44.976mm) on Top Overlay And Pad P45-0(446.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.364mm,48.024mm)(445.364mm,49.675mm) on Top Overlay And Pad P45-0(446.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.636mm,43.96mm)(454.636mm,44.976mm) on Top Overlay And Pad P45-0(453.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.636mm,48.024mm)(454.636mm,49.675mm) on Top Overlay And Pad P45-0(453.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (445.364mm,43.96mm)(447.904mm,43.96mm) on Top Overlay And Pad P45-4(448.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (452.096mm,43.96mm)(454.636mm,43.96mm) on Top Overlay And Pad P45-1(451.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (460.954mm,6.877mm)(460.954mm,8.012mm) on Top Overlay And Pad R136-2(461.744mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.534mm,6.877mm)(462.534mm,8.012mm) on Top Overlay And Pad R136-2(461.744mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (460.954mm,8.012mm)(462.534mm,8.012mm) on Top Overlay And Pad R136-2(461.744mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (460.954mm,4.942mm)(460.954mm,6.077mm) on Top Overlay And Pad R136-1(461.744mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (462.534mm,4.942mm)(462.534mm,6.077mm) on Top Overlay And Pad R136-1(461.744mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (460.954mm,4.942mm)(462.534mm,4.942mm) on Top Overlay And Pad R136-1(461.744mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (474.366mm,6.877mm)(474.366mm,8.012mm) on Top Overlay And Pad R135-2(475.156mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (475.946mm,6.877mm)(475.946mm,8.012mm) on Top Overlay And Pad R135-2(475.156mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (474.366mm,8.012mm)(475.946mm,8.012mm) on Top Overlay And Pad R135-2(475.156mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (474.366mm,4.942mm)(474.366mm,6.077mm) on Top Overlay And Pad R135-1(475.156mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (475.946mm,4.942mm)(475.946mm,6.077mm) on Top Overlay And Pad R135-1(475.156mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (474.366mm,4.942mm)(475.946mm,4.942mm) on Top Overlay And Pad R135-1(475.156mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.779mm,6.877mm)(487.779mm,8.012mm) on Top Overlay And Pad R134-2(488.569mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.359mm,6.877mm)(489.359mm,8.012mm) on Top Overlay And Pad R134-2(488.569mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.779mm,8.012mm)(489.359mm,8.012mm) on Top Overlay And Pad R134-2(488.569mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.779mm,4.942mm)(487.779mm,6.077mm) on Top Overlay And Pad R134-1(488.569mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.359mm,4.942mm)(489.359mm,6.077mm) on Top Overlay And Pad R134-1(488.569mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.779mm,4.942mm)(489.359mm,4.942mm) on Top Overlay And Pad R134-1(488.569mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.652mm,40.024mm)(487.652mm,41.159mm) on Top Overlay And Pad R133-2(488.442mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.232mm,40.024mm)(489.232mm,41.159mm) on Top Overlay And Pad R133-2(488.442mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.652mm,41.159mm)(489.232mm,41.159mm) on Top Overlay And Pad R133-2(488.442mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.652mm,38.089mm)(487.652mm,39.224mm) on Top Overlay And Pad R133-1(488.442mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (489.232mm,38.089mm)(489.232mm,39.224mm) on Top Overlay And Pad R133-1(488.442mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (487.652mm,38.089mm)(489.232mm,38.089mm) on Top Overlay And Pad R133-1(488.442mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.653mm,40.024mm)(477.653mm,41.159mm) on Top Overlay And Pad R132-2(478.443mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.233mm,40.024mm)(479.233mm,41.159mm) on Top Overlay And Pad R132-2(478.443mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.653mm,41.159mm)(479.233mm,41.159mm) on Top Overlay And Pad R132-2(478.443mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.653mm,38.089mm)(477.653mm,39.224mm) on Top Overlay And Pad R132-1(478.443mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (479.233mm,38.089mm)(479.233mm,39.224mm) on Top Overlay And Pad R132-1(478.443mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (477.653mm,38.089mm)(479.233mm,38.089mm) on Top Overlay And Pad R132-1(478.443mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,40.024mm)(467.655mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.235mm,40.024mm)(469.235mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,41.159mm)(469.235mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,38.089mm)(467.655mm,39.224mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.235mm,38.089mm)(469.235mm,39.224mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,38.089mm)(469.235mm,38.089mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.236mm,40.024mm)(459.236mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,40.024mm)(457.656mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,41.159mm)(459.236mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.236mm,38.089mm)(459.236mm,39.224mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,38.089mm)(457.656mm,39.224mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,38.089mm)(459.236mm,38.089mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,41.159mm)(449.238mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,40.024mm)(447.658mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.238mm,40.024mm)(449.238mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,38.089mm)(449.238mm,38.089mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,38.089mm)(447.658mm,39.224mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.238mm,38.089mm)(449.238mm,39.224mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.659mm,11.303mm)(364.659mm,12.319mm) on Top Overlay And Pad P53-0(365.605mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.659mm,15.367mm)(364.659mm,17.018mm) on Top Overlay And Pad P53-0(365.605mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (373.931mm,11.303mm)(373.931mm,12.319mm) on Top Overlay And Pad P53-0(372.985mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (373.931mm,15.367mm)(373.931mm,17.018mm) on Top Overlay And Pad P53-0(372.985mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (364.659mm,11.303mm)(367.199mm,11.303mm) on Top Overlay And Pad P53-4(367.795mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (371.391mm,11.303mm)(373.931mm,11.303mm) on Top Overlay And Pad P53-1(370.795mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (351.247mm,11.303mm)(351.247mm,12.319mm) on Top Overlay And Pad P54-0(352.193mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (351.247mm,15.367mm)(351.247mm,17.018mm) on Top Overlay And Pad P54-0(352.193mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (360.519mm,11.303mm)(360.519mm,12.319mm) on Top Overlay And Pad P54-0(359.573mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (360.519mm,15.367mm)(360.519mm,17.018mm) on Top Overlay And Pad P54-0(359.573mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (351.247mm,11.303mm)(353.787mm,11.303mm) on Top Overlay And Pad P54-4(354.383mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (357.979mm,11.303mm)(360.519mm,11.303mm) on Top Overlay And Pad P54-1(357.383mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (378.07mm,11.303mm)(378.07mm,12.319mm) on Top Overlay And Pad P55-0(379.016mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (378.07mm,15.367mm)(378.07mm,17.018mm) on Top Overlay And Pad P55-0(379.016mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (387.342mm,11.303mm)(387.342mm,12.319mm) on Top Overlay And Pad P55-0(386.396mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (387.342mm,15.367mm)(387.342mm,17.018mm) on Top Overlay And Pad P55-0(386.396mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (378.07mm,11.303mm)(380.61mm,11.303mm) on Top Overlay And Pad P55-4(381.207mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (384.802mm,11.303mm)(387.342mm,11.303mm) on Top Overlay And Pad P55-1(384.206mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (391.482mm,11.303mm)(391.482mm,12.319mm) on Top Overlay And Pad P56-0(392.428mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (391.482mm,15.367mm)(391.482mm,17.018mm) on Top Overlay And Pad P56-0(392.428mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (400.754mm,11.303mm)(400.754mm,12.319mm) on Top Overlay And Pad P56-0(399.808mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (400.754mm,15.367mm)(400.754mm,17.018mm) on Top Overlay And Pad P56-0(399.808mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (391.482mm,11.303mm)(394.022mm,11.303mm) on Top Overlay And Pad P56-4(394.618mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (398.214mm,11.303mm)(400.754mm,11.303mm) on Top Overlay And Pad P56-1(397.618mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.894mm,11.303mm)(404.894mm,12.319mm) on Top Overlay And Pad P57-0(405.84mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.894mm,15.367mm)(404.894mm,17.018mm) on Top Overlay And Pad P57-0(405.84mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.166mm,11.303mm)(414.166mm,12.319mm) on Top Overlay And Pad P57-0(413.22mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.166mm,15.367mm)(414.166mm,17.018mm) on Top Overlay And Pad P57-0(413.22mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (404.894mm,11.303mm)(407.434mm,11.303mm) on Top Overlay And Pad P57-4(408.03mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (411.626mm,11.303mm)(414.166mm,11.303mm) on Top Overlay And Pad P57-1(411.03mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (418.305mm,11.303mm)(418.305mm,12.319mm) on Top Overlay And Pad P58-0(419.251mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (418.305mm,15.367mm)(418.305mm,17.018mm) on Top Overlay And Pad P58-0(419.251mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (427.578mm,11.303mm)(427.578mm,12.319mm) on Top Overlay And Pad P58-0(426.632mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (427.578mm,15.367mm)(427.578mm,17.018mm) on Top Overlay And Pad P58-0(426.632mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (418.305mm,11.303mm)(420.845mm,11.303mm) on Top Overlay And Pad P58-4(421.442mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (425.038mm,11.303mm)(427.578mm,11.303mm) on Top Overlay And Pad P58-1(424.442mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (431.717mm,11.303mm)(431.717mm,12.319mm) on Top Overlay And Pad P59-0(432.663mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (431.717mm,15.367mm)(431.717mm,17.018mm) on Top Overlay And Pad P59-0(432.663mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (440.989mm,11.303mm)(440.989mm,12.319mm) on Top Overlay And Pad P59-0(440.043mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (440.989mm,15.367mm)(440.989mm,17.018mm) on Top Overlay And Pad P59-0(440.043mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (431.717mm,11.303mm)(434.257mm,11.303mm) on Top Overlay And Pad P59-4(434.853mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (438.449mm,11.303mm)(440.989mm,11.303mm) on Top Overlay And Pad P59-1(437.853mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.129mm,11.303mm)(445.129mm,12.319mm) on Top Overlay And Pad P60-0(446.075mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.129mm,15.367mm)(445.129mm,17.018mm) on Top Overlay And Pad P60-0(446.075mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.401mm,11.303mm)(454.401mm,12.319mm) on Top Overlay And Pad P60-0(453.455mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.401mm,15.367mm)(454.401mm,17.018mm) on Top Overlay And Pad P60-0(453.455mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (445.129mm,11.303mm)(447.669mm,11.303mm) on Top Overlay And Pad P60-4(448.265mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (451.861mm,11.303mm)(454.401mm,11.303mm) on Top Overlay And Pad P60-1(451.265mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.068mm,7.004mm)(367.068mm,8.139mm) on Top Overlay And Pad R137-2(367.858mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.648mm,7.004mm)(368.648mm,8.139mm) on Top Overlay And Pad R137-2(367.858mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.068mm,8.139mm)(368.648mm,8.139mm) on Top Overlay And Pad R137-2(367.858mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.068mm,5.069mm)(367.068mm,6.204mm) on Top Overlay And Pad R137-1(367.858mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (368.648mm,5.069mm)(368.648mm,6.204mm) on Top Overlay And Pad R137-1(367.858mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.068mm,5.069mm)(368.648mm,5.069mm) on Top Overlay And Pad R137-1(367.858mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.655mm,7.004mm)(353.655mm,8.139mm) on Top Overlay And Pad R138-2(354.445mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.235mm,7.004mm)(355.235mm,8.139mm) on Top Overlay And Pad R138-2(354.445mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.655mm,8.139mm)(355.235mm,8.139mm) on Top Overlay And Pad R138-2(354.445mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.655mm,5.069mm)(353.655mm,6.204mm) on Top Overlay And Pad R138-1(354.445mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.235mm,5.069mm)(355.235mm,6.204mm) on Top Overlay And Pad R138-1(354.445mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.655mm,5.069mm)(355.235mm,5.069mm) on Top Overlay And Pad R138-1(354.445mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.06mm,6.877mm)(382.06mm,8.012mm) on Top Overlay And Pad R139-2(381.27mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (380.48mm,8.012mm)(382.06mm,8.012mm) on Top Overlay And Pad R139-2(381.27mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (380.48mm,6.877mm)(380.48mm,8.012mm) on Top Overlay And Pad R139-2(381.27mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (382.06mm,4.942mm)(382.06mm,6.077mm) on Top Overlay And Pad R139-1(381.27mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (380.48mm,4.942mm)(380.48mm,6.077mm) on Top Overlay And Pad R139-1(381.27mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (380.48mm,4.942mm)(382.06mm,4.942mm) on Top Overlay And Pad R139-1(381.27mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (393.892mm,6.877mm)(393.892mm,8.012mm) on Top Overlay And Pad R140-2(394.682mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.472mm,6.877mm)(395.472mm,8.012mm) on Top Overlay And Pad R140-2(394.682mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (393.892mm,8.012mm)(395.472mm,8.012mm) on Top Overlay And Pad R140-2(394.682mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (393.892mm,4.942mm)(393.892mm,6.077mm) on Top Overlay And Pad R140-1(394.682mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (395.472mm,4.942mm)(395.472mm,6.077mm) on Top Overlay And Pad R140-1(394.682mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (393.892mm,4.942mm)(395.472mm,4.942mm) on Top Overlay And Pad R140-1(394.682mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.305mm,6.877mm)(407.305mm,8.012mm) on Top Overlay And Pad R141-2(408.095mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.305mm,8.012mm)(408.885mm,8.012mm) on Top Overlay And Pad R141-2(408.095mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (408.885mm,6.877mm)(408.885mm,8.012mm) on Top Overlay And Pad R141-2(408.095mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.305mm,4.942mm)(407.305mm,6.077mm) on Top Overlay And Pad R141-1(408.095mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.305mm,4.942mm)(408.885mm,4.942mm) on Top Overlay And Pad R141-1(408.095mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (408.885mm,4.942mm)(408.885mm,6.077mm) on Top Overlay And Pad R141-1(408.095mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (420.717mm,6.877mm)(420.717mm,8.012mm) on Top Overlay And Pad R142-2(421.507mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.297mm,6.877mm)(422.297mm,8.012mm) on Top Overlay And Pad R142-2(421.507mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (420.717mm,8.012mm)(422.297mm,8.012mm) on Top Overlay And Pad R142-2(421.507mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (420.717mm,4.942mm)(420.717mm,6.077mm) on Top Overlay And Pad R142-1(421.507mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (422.297mm,4.942mm)(422.297mm,6.077mm) on Top Overlay And Pad R142-1(421.507mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (420.717mm,4.942mm)(422.297mm,4.942mm) on Top Overlay And Pad R142-1(421.507mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (434.129mm,6.877mm)(434.129mm,8.012mm) on Top Overlay And Pad R143-2(434.919mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (435.709mm,6.877mm)(435.709mm,8.012mm) on Top Overlay And Pad R143-2(434.919mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (434.129mm,8.012mm)(435.709mm,8.012mm) on Top Overlay And Pad R143-2(434.919mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (434.129mm,4.942mm)(434.129mm,6.077mm) on Top Overlay And Pad R143-1(434.919mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (435.709mm,4.942mm)(435.709mm,6.077mm) on Top Overlay And Pad R143-1(434.919mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (434.129mm,4.942mm)(435.709mm,4.942mm) on Top Overlay And Pad R143-1(434.919mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.122mm,6.877mm)(449.122mm,8.012mm) on Top Overlay And Pad R144-2(448.332mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.542mm,8.012mm)(449.122mm,8.012mm) on Top Overlay And Pad R144-2(448.332mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.542mm,6.877mm)(447.542mm,8.012mm) on Top Overlay And Pad R144-2(448.332mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.122mm,4.942mm)(449.122mm,6.077mm) on Top Overlay And Pad R144-1(448.332mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.542mm,4.942mm)(447.542mm,6.077mm) on Top Overlay And Pad R144-1(448.332mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.542mm,4.942mm)(449.122mm,4.942mm) on Top Overlay And Pad R144-1(448.332mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (337.835mm,11.303mm)(337.835mm,12.319mm) on Top Overlay And Pad P68-0(338.781mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (337.835mm,15.367mm)(337.835mm,17.018mm) on Top Overlay And Pad P68-0(338.781mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (347.107mm,11.303mm)(347.107mm,12.319mm) on Top Overlay And Pad P68-0(346.161mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (347.107mm,15.367mm)(347.107mm,17.018mm) on Top Overlay And Pad P68-0(346.161mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (337.835mm,11.303mm)(340.375mm,11.303mm) on Top Overlay And Pad P68-4(340.971mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (344.567mm,11.303mm)(347.107mm,11.303mm) on Top Overlay And Pad P68-1(343.971mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.424mm,11.303mm)(324.424mm,12.319mm) on Top Overlay And Pad P67-0(325.37mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.424mm,15.367mm)(324.424mm,17.018mm) on Top Overlay And Pad P67-0(325.37mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (333.696mm,11.303mm)(333.696mm,12.319mm) on Top Overlay And Pad P67-0(332.75mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (333.696mm,15.367mm)(333.696mm,17.018mm) on Top Overlay And Pad P67-0(332.75mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (324.424mm,11.303mm)(326.964mm,11.303mm) on Top Overlay And Pad P67-4(327.56mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (331.156mm,11.303mm)(333.696mm,11.303mm) on Top Overlay And Pad P67-1(330.56mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (243.954mm,11.303mm)(243.954mm,12.319mm) on Top Overlay And Pad P66-0(244.9mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (243.954mm,15.367mm)(243.954mm,17.018mm) on Top Overlay And Pad P66-0(244.9mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (253.226mm,11.303mm)(253.226mm,12.319mm) on Top Overlay And Pad P66-0(252.28mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (253.226mm,15.367mm)(253.226mm,17.018mm) on Top Overlay And Pad P66-0(252.28mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (243.954mm,11.303mm)(246.494mm,11.303mm) on Top Overlay And Pad P66-4(247.09mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (250.686mm,11.303mm)(253.226mm,11.303mm) on Top Overlay And Pad P66-1(250.09mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (257.284mm,11.303mm)(257.284mm,12.319mm) on Top Overlay And Pad P65-0(258.23mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (257.284mm,15.367mm)(257.284mm,17.018mm) on Top Overlay And Pad P65-0(258.23mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (266.556mm,11.303mm)(266.556mm,12.319mm) on Top Overlay And Pad P65-0(265.61mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (266.556mm,15.367mm)(266.556mm,17.018mm) on Top Overlay And Pad P65-0(265.61mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (257.284mm,11.303mm)(259.824mm,11.303mm) on Top Overlay And Pad P65-4(260.42mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (264.016mm,11.303mm)(266.556mm,11.303mm) on Top Overlay And Pad P65-1(263.42mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (270.777mm,11.303mm)(270.777mm,12.319mm) on Top Overlay And Pad P64-0(271.723mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (270.777mm,15.367mm)(270.777mm,17.018mm) on Top Overlay And Pad P64-0(271.723mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (280.049mm,11.303mm)(280.049mm,12.319mm) on Top Overlay And Pad P64-0(279.103mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (280.049mm,15.367mm)(280.049mm,17.018mm) on Top Overlay And Pad P64-0(279.103mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (270.777mm,11.303mm)(273.317mm,11.303mm) on Top Overlay And Pad P64-4(273.913mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (277.509mm,11.303mm)(280.049mm,11.303mm) on Top Overlay And Pad P64-1(276.913mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.189mm,11.303mm)(284.189mm,12.319mm) on Top Overlay And Pad P63-0(285.135mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.189mm,15.367mm)(284.189mm,17.018mm) on Top Overlay And Pad P63-0(285.135mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (293.461mm,11.303mm)(293.461mm,12.319mm) on Top Overlay And Pad P63-0(292.515mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (293.461mm,15.367mm)(293.461mm,17.018mm) on Top Overlay And Pad P63-0(292.515mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (284.189mm,11.303mm)(286.729mm,11.303mm) on Top Overlay And Pad P63-4(287.325mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (290.921mm,11.303mm)(293.461mm,11.303mm) on Top Overlay And Pad P63-1(290.325mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (311.012mm,11.303mm)(311.012mm,12.319mm) on Top Overlay And Pad P62-0(311.958mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (311.012mm,15.367mm)(311.012mm,17.018mm) on Top Overlay And Pad P62-0(311.958mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (320.284mm,11.303mm)(320.284mm,12.319mm) on Top Overlay And Pad P62-0(319.338mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (320.284mm,15.367mm)(320.284mm,17.018mm) on Top Overlay And Pad P62-0(319.338mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (311.012mm,11.303mm)(313.552mm,11.303mm) on Top Overlay And Pad P62-4(314.148mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (317.744mm,11.303mm)(320.284mm,11.303mm) on Top Overlay And Pad P62-1(317.148mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (297.6mm,11.303mm)(297.6mm,12.319mm) on Top Overlay And Pad P61-0(298.546mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (297.6mm,15.367mm)(297.6mm,17.018mm) on Top Overlay And Pad P61-0(298.546mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (306.872mm,11.303mm)(306.872mm,12.319mm) on Top Overlay And Pad P61-0(305.926mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (306.872mm,15.367mm)(306.872mm,17.018mm) on Top Overlay And Pad P61-0(305.926mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (297.6mm,11.303mm)(300.14mm,11.303mm) on Top Overlay And Pad P61-4(300.736mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (304.332mm,11.303mm)(306.872mm,11.303mm) on Top Overlay And Pad P61-1(303.736mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (340.243mm,6.877mm)(340.243mm,8.012mm) on Top Overlay And Pad R152-2(341.033mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (340.243mm,8.012mm)(341.823mm,8.012mm) on Top Overlay And Pad R152-2(341.033mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.823mm,6.877mm)(341.823mm,8.012mm) on Top Overlay And Pad R152-2(341.033mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (340.243mm,4.942mm)(340.243mm,6.077mm) on Top Overlay And Pad R152-1(341.033mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (340.243mm,4.942mm)(341.823mm,4.942mm) on Top Overlay And Pad R152-1(341.033mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.823mm,4.942mm)(341.823mm,6.077mm) on Top Overlay And Pad R152-1(341.033mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.83mm,6.877mm)(326.83mm,8.012mm) on Top Overlay And Pad R151-2(327.62mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.41mm,6.877mm)(328.41mm,8.012mm) on Top Overlay And Pad R151-2(327.62mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.83mm,8.012mm)(328.41mm,8.012mm) on Top Overlay And Pad R151-2(327.62mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.83mm,4.942mm)(326.83mm,6.077mm) on Top Overlay And Pad R151-1(327.62mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (328.41mm,4.942mm)(328.41mm,6.077mm) on Top Overlay And Pad R151-1(327.62mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.83mm,4.942mm)(328.41mm,4.942mm) on Top Overlay And Pad R151-1(327.62mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.936mm,6.877mm)(247.936mm,8.012mm) on Top Overlay And Pad R150-2(247.146mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (246.356mm,6.877mm)(246.356mm,8.012mm) on Top Overlay And Pad R150-2(247.146mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (246.356mm,8.012mm)(247.936mm,8.012mm) on Top Overlay And Pad R150-2(247.146mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.936mm,4.942mm)(247.936mm,6.077mm) on Top Overlay And Pad R150-1(247.146mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (246.356mm,4.942mm)(246.356mm,6.077mm) on Top Overlay And Pad R150-1(247.146mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (246.356mm,4.942mm)(247.936mm,4.942mm) on Top Overlay And Pad R150-1(247.146mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.56mm,6.877mm)(259.56mm,8.012mm) on Top Overlay And Pad R149-2(260.35mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.14mm,6.877mm)(261.14mm,8.012mm) on Top Overlay And Pad R149-2(260.35mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.56mm,8.012mm)(261.14mm,8.012mm) on Top Overlay And Pad R149-2(260.35mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.56mm,4.942mm)(259.56mm,6.077mm) on Top Overlay And Pad R149-1(260.35mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.14mm,4.942mm)(261.14mm,6.077mm) on Top Overlay And Pad R149-1(260.35mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.56mm,4.942mm)(261.14mm,4.942mm) on Top Overlay And Pad R149-1(260.35mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.181mm,6.877mm)(273.181mm,8.012mm) on Top Overlay And Pad R148-2(273.971mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.181mm,8.012mm)(274.761mm,8.012mm) on Top Overlay And Pad R148-2(273.971mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.761mm,6.877mm)(274.761mm,8.012mm) on Top Overlay And Pad R148-2(273.971mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.181mm,4.942mm)(273.181mm,6.077mm) on Top Overlay And Pad R148-1(273.971mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.181mm,4.942mm)(274.761mm,4.942mm) on Top Overlay And Pad R148-1(273.971mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.761mm,4.942mm)(274.761mm,6.077mm) on Top Overlay And Pad R148-1(273.971mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (286.593mm,7.004mm)(286.593mm,8.139mm) on Top Overlay And Pad R147-2(287.383mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.173mm,7.004mm)(288.173mm,8.139mm) on Top Overlay And Pad R147-2(287.383mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (286.593mm,8.139mm)(288.173mm,8.139mm) on Top Overlay And Pad R147-2(287.383mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (286.593mm,5.069mm)(286.593mm,6.204mm) on Top Overlay And Pad R147-1(287.383mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (288.173mm,5.069mm)(288.173mm,6.204mm) on Top Overlay And Pad R147-1(287.383mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (286.593mm,5.069mm)(288.173mm,5.069mm) on Top Overlay And Pad R147-1(287.383mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.998mm,6.877mm)(314.998mm,8.012mm) on Top Overlay And Pad R146-2(314.208mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (313.418mm,8.012mm)(314.998mm,8.012mm) on Top Overlay And Pad R146-2(314.208mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (313.418mm,6.877mm)(313.418mm,8.012mm) on Top Overlay And Pad R146-2(314.208mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.998mm,4.942mm)(314.998mm,6.077mm) on Top Overlay And Pad R146-1(314.208mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (313.418mm,4.942mm)(313.418mm,6.077mm) on Top Overlay And Pad R146-1(314.208mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (313.418mm,4.942mm)(314.998mm,4.942mm) on Top Overlay And Pad R146-1(314.208mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (300.006mm,6.877mm)(300.006mm,8.012mm) on Top Overlay And Pad R145-2(300.796mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.586mm,6.877mm)(301.586mm,8.012mm) on Top Overlay And Pad R145-2(300.796mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (300.006mm,8.012mm)(301.586mm,8.012mm) on Top Overlay And Pad R145-2(300.796mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (300.006mm,4.942mm)(300.006mm,6.077mm) on Top Overlay And Pad R145-1(300.796mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.586mm,4.942mm)(301.586mm,6.077mm) on Top Overlay And Pad R145-1(300.796mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (300.006mm,4.942mm)(301.586mm,4.942mm) on Top Overlay And Pad R145-1(300.796mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (217.13mm,11.303mm)(217.13mm,12.319mm) on Top Overlay And Pad P69-0(218.076mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (217.13mm,15.367mm)(217.13mm,17.018mm) on Top Overlay And Pad P69-0(218.076mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (226.402mm,11.303mm)(226.402mm,12.319mm) on Top Overlay And Pad P69-0(225.456mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (226.402mm,15.367mm)(226.402mm,17.018mm) on Top Overlay And Pad P69-0(225.456mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (217.13mm,11.303mm)(219.67mm,11.303mm) on Top Overlay And Pad P69-4(220.266mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (223.862mm,11.303mm)(226.402mm,11.303mm) on Top Overlay And Pad P69-1(223.266mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (230.542mm,11.303mm)(230.542mm,12.319mm) on Top Overlay And Pad P70-0(231.488mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (230.542mm,15.367mm)(230.542mm,17.018mm) on Top Overlay And Pad P70-0(231.488mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (239.814mm,11.303mm)(239.814mm,12.319mm) on Top Overlay And Pad P70-0(238.868mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (239.814mm,15.367mm)(239.814mm,17.018mm) on Top Overlay And Pad P70-0(238.868mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (230.542mm,11.303mm)(233.082mm,11.303mm) on Top Overlay And Pad P70-4(233.678mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (237.274mm,11.303mm)(239.814mm,11.303mm) on Top Overlay And Pad P70-1(236.678mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (203.719mm,11.303mm)(203.719mm,12.319mm) on Top Overlay And Pad P71-0(204.665mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (203.719mm,15.367mm)(203.719mm,17.018mm) on Top Overlay And Pad P71-0(204.665mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (212.991mm,11.303mm)(212.991mm,12.319mm) on Top Overlay And Pad P71-0(212.045mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (212.991mm,15.367mm)(212.991mm,17.018mm) on Top Overlay And Pad P71-0(212.045mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (203.719mm,11.303mm)(206.259mm,11.303mm) on Top Overlay And Pad P71-4(206.855mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (210.451mm,11.303mm)(212.991mm,11.303mm) on Top Overlay And Pad P71-1(209.855mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (190.307mm,11.303mm)(190.307mm,12.319mm) on Top Overlay And Pad P72-0(191.253mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (190.307mm,15.367mm)(190.307mm,17.018mm) on Top Overlay And Pad P72-0(191.253mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (199.579mm,11.303mm)(199.579mm,12.319mm) on Top Overlay And Pad P72-0(198.633mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (199.579mm,15.367mm)(199.579mm,17.018mm) on Top Overlay And Pad P72-0(198.633mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (190.307mm,11.303mm)(192.847mm,11.303mm) on Top Overlay And Pad P72-4(193.443mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (197.039mm,11.303mm)(199.579mm,11.303mm) on Top Overlay And Pad P72-1(196.443mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (176.895mm,11.303mm)(176.895mm,12.319mm) on Top Overlay And Pad P73-0(177.841mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (176.895mm,15.367mm)(176.895mm,17.018mm) on Top Overlay And Pad P73-0(177.841mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (186.167mm,11.303mm)(186.167mm,12.319mm) on Top Overlay And Pad P73-0(185.221mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (186.167mm,15.367mm)(186.167mm,17.018mm) on Top Overlay And Pad P73-0(185.221mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (176.895mm,11.303mm)(179.435mm,11.303mm) on Top Overlay And Pad P73-4(180.031mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (183.627mm,11.303mm)(186.167mm,11.303mm) on Top Overlay And Pad P73-1(183.031mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (163.484mm,11.303mm)(163.484mm,12.319mm) on Top Overlay And Pad P74-0(164.43mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (163.484mm,15.367mm)(163.484mm,17.018mm) on Top Overlay And Pad P74-0(164.43mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (172.756mm,11.303mm)(172.756mm,12.319mm) on Top Overlay And Pad P74-0(171.81mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (172.756mm,15.367mm)(172.756mm,17.018mm) on Top Overlay And Pad P74-0(171.81mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (163.484mm,11.303mm)(166.024mm,11.303mm) on Top Overlay And Pad P74-4(166.62mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (170.216mm,11.303mm)(172.756mm,11.303mm) on Top Overlay And Pad P74-1(169.62mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (150.072mm,11.303mm)(150.072mm,12.319mm) on Top Overlay And Pad P75-0(151.018mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (150.072mm,15.367mm)(150.072mm,17.018mm) on Top Overlay And Pad P75-0(151.018mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (159.344mm,11.303mm)(159.344mm,12.319mm) on Top Overlay And Pad P75-0(158.398mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (159.344mm,15.367mm)(159.344mm,17.018mm) on Top Overlay And Pad P75-0(158.398mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (150.072mm,11.303mm)(152.612mm,11.303mm) on Top Overlay And Pad P75-4(153.208mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (156.804mm,11.303mm)(159.344mm,11.303mm) on Top Overlay And Pad P75-1(156.208mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (136.66mm,11.303mm)(136.66mm,12.319mm) on Top Overlay And Pad P76-0(137.606mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (136.66mm,15.367mm)(136.66mm,17.018mm) on Top Overlay And Pad P76-0(137.606mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.932mm,11.303mm)(145.932mm,12.319mm) on Top Overlay And Pad P76-0(144.986mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.932mm,15.367mm)(145.932mm,17.018mm) on Top Overlay And Pad P76-0(144.986mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (136.66mm,11.303mm)(139.2mm,11.303mm) on Top Overlay And Pad P76-4(139.796mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (143.392mm,11.303mm)(145.932mm,11.303mm) on Top Overlay And Pad P76-1(142.796mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.532mm,6.877mm)(219.532mm,8.012mm) on Top Overlay And Pad R153-2(220.322mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.112mm,6.877mm)(221.112mm,8.012mm) on Top Overlay And Pad R153-2(220.322mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.532mm,8.012mm)(221.112mm,8.012mm) on Top Overlay And Pad R153-2(220.322mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.532mm,4.942mm)(219.532mm,6.077mm) on Top Overlay And Pad R153-1(220.322mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.112mm,4.942mm)(221.112mm,6.077mm) on Top Overlay And Pad R153-1(220.322mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.532mm,4.942mm)(221.112mm,4.942mm) on Top Overlay And Pad R153-1(220.322mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (232.944mm,6.877mm)(232.944mm,8.012mm) on Top Overlay And Pad R154-2(233.734mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.524mm,6.877mm)(234.524mm,8.012mm) on Top Overlay And Pad R154-2(233.734mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (232.944mm,8.012mm)(234.524mm,8.012mm) on Top Overlay And Pad R154-2(233.734mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (232.944mm,4.942mm)(232.944mm,6.077mm) on Top Overlay And Pad R154-1(233.734mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (234.524mm,4.942mm)(234.524mm,6.077mm) on Top Overlay And Pad R154-1(233.734mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (232.944mm,4.942mm)(234.524mm,4.942mm) on Top Overlay And Pad R154-1(233.734mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (206.119mm,6.877mm)(206.119mm,8.012mm) on Top Overlay And Pad R155-2(206.909mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.699mm,6.877mm)(207.699mm,8.012mm) on Top Overlay And Pad R155-2(206.909mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (206.119mm,8.012mm)(207.699mm,8.012mm) on Top Overlay And Pad R155-2(206.909mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (206.119mm,4.942mm)(206.119mm,6.077mm) on Top Overlay And Pad R155-1(206.909mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.699mm,4.942mm)(207.699mm,6.077mm) on Top Overlay And Pad R155-1(206.909mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (206.119mm,4.942mm)(207.699mm,4.942mm) on Top Overlay And Pad R155-1(206.909mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.707mm,6.877mm)(192.707mm,8.012mm) on Top Overlay And Pad R156-2(193.497mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.287mm,6.877mm)(194.287mm,8.012mm) on Top Overlay And Pad R156-2(193.497mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.707mm,8.012mm)(194.287mm,8.012mm) on Top Overlay And Pad R156-2(193.497mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.707mm,4.942mm)(192.707mm,6.077mm) on Top Overlay And Pad R156-1(193.497mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.287mm,4.942mm)(194.287mm,6.077mm) on Top Overlay And Pad R156-1(193.497mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.707mm,4.942mm)(194.287mm,4.942mm) on Top Overlay And Pad R156-1(193.497mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.875mm,6.877mm)(180.875mm,8.012mm) on Top Overlay And Pad R157-2(180.084mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.294mm,8.012mm)(180.875mm,8.012mm) on Top Overlay And Pad R157-2(180.084mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.294mm,6.877mm)(179.294mm,8.012mm) on Top Overlay And Pad R157-2(180.084mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.875mm,4.942mm)(180.875mm,6.077mm) on Top Overlay And Pad R157-1(180.084mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.294mm,4.942mm)(179.294mm,6.077mm) on Top Overlay And Pad R157-1(180.084mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.294mm,4.942mm)(180.875mm,4.942mm) on Top Overlay And Pad R157-1(180.084mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (165.882mm,6.877mm)(165.882mm,8.012mm) on Top Overlay And Pad R158-2(166.672mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.462mm,6.877mm)(167.462mm,8.012mm) on Top Overlay And Pad R158-2(166.672mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (165.882mm,8.012mm)(167.462mm,8.012mm) on Top Overlay And Pad R158-2(166.672mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (165.882mm,4.942mm)(165.882mm,6.077mm) on Top Overlay And Pad R158-1(166.672mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.462mm,4.942mm)(167.462mm,6.077mm) on Top Overlay And Pad R158-1(166.672mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (165.882mm,4.942mm)(167.462mm,4.942mm) on Top Overlay And Pad R158-1(166.672mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.47mm,6.877mm)(152.47mm,8.012mm) on Top Overlay And Pad R159-2(153.26mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.05mm,6.877mm)(154.05mm,8.012mm) on Top Overlay And Pad R159-2(153.26mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.47mm,8.012mm)(154.05mm,8.012mm) on Top Overlay And Pad R159-2(153.26mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.47mm,4.942mm)(152.47mm,6.077mm) on Top Overlay And Pad R159-1(153.26mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.05mm,4.942mm)(154.05mm,6.077mm) on Top Overlay And Pad R159-1(153.26mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.47mm,4.942mm)(154.05mm,4.942mm) on Top Overlay And Pad R159-1(153.26mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.057mm,6.877mm)(139.057mm,8.012mm) on Top Overlay And Pad R160-2(139.847mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.057mm,8.012mm)(140.637mm,8.012mm) on Top Overlay And Pad R160-2(139.847mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.637mm,6.877mm)(140.637mm,8.012mm) on Top Overlay And Pad R160-2(139.847mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.057mm,4.942mm)(139.057mm,6.077mm) on Top Overlay And Pad R160-1(139.847mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.057mm,4.942mm)(140.637mm,4.942mm) on Top Overlay And Pad R160-1(139.847mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.637mm,4.942mm)(140.637mm,6.077mm) on Top Overlay And Pad R160-1(139.847mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (56.19mm,11.303mm)(56.19mm,12.319mm) on Top Overlay And Pad P84-0(57.136mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (56.19mm,15.367mm)(56.19mm,17.018mm) on Top Overlay And Pad P84-0(57.136mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.462mm,11.303mm)(65.462mm,12.319mm) on Top Overlay And Pad P84-0(64.516mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.462mm,15.367mm)(65.462mm,17.018mm) on Top Overlay And Pad P84-0(64.516mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (56.19mm,11.303mm)(58.73mm,11.303mm) on Top Overlay And Pad P84-4(59.326mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (62.922mm,11.303mm)(65.462mm,11.303mm) on Top Overlay And Pad P84-1(62.326mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (42.779mm,11.303mm)(42.779mm,12.319mm) on Top Overlay And Pad P83-0(43.725mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (42.779mm,15.367mm)(42.779mm,17.018mm) on Top Overlay And Pad P83-0(43.725mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (52.051mm,11.303mm)(52.051mm,12.319mm) on Top Overlay And Pad P83-0(51.105mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (52.051mm,15.367mm)(52.051mm,17.018mm) on Top Overlay And Pad P83-0(51.105mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (42.779mm,11.303mm)(45.319mm,11.303mm) on Top Overlay And Pad P83-4(45.915mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (49.511mm,11.303mm)(52.051mm,11.303mm) on Top Overlay And Pad P83-1(48.915mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (29.367mm,11.303mm)(29.367mm,12.319mm) on Top Overlay And Pad P82-0(30.313mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (29.367mm,15.367mm)(29.367mm,17.018mm) on Top Overlay And Pad P82-0(30.313mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (38.639mm,11.303mm)(38.639mm,12.319mm) on Top Overlay And Pad P82-0(37.693mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (38.639mm,15.367mm)(38.639mm,17.018mm) on Top Overlay And Pad P82-0(37.693mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (29.367mm,11.303mm)(31.907mm,11.303mm) on Top Overlay And Pad P82-4(32.503mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (36.099mm,11.303mm)(38.639mm,11.303mm) on Top Overlay And Pad P82-1(35.503mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (69.602mm,11.303mm)(69.602mm,12.319mm) on Top Overlay And Pad P81-0(70.548mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (69.602mm,15.367mm)(69.602mm,17.018mm) on Top Overlay And Pad P81-0(70.548mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (78.874mm,11.303mm)(78.874mm,12.319mm) on Top Overlay And Pad P81-0(77.928mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (78.874mm,15.367mm)(78.874mm,17.018mm) on Top Overlay And Pad P81-0(77.928mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (69.602mm,11.303mm)(72.142mm,11.303mm) on Top Overlay And Pad P81-4(72.738mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (76.334mm,11.303mm)(78.874mm,11.303mm) on Top Overlay And Pad P81-1(75.738mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (83.014mm,11.303mm)(83.014mm,12.319mm) on Top Overlay And Pad P80-0(83.96mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (83.014mm,15.367mm)(83.014mm,17.018mm) on Top Overlay And Pad P80-0(83.96mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (92.286mm,11.303mm)(92.286mm,12.319mm) on Top Overlay And Pad P80-0(91.34mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (92.286mm,15.367mm)(92.286mm,17.018mm) on Top Overlay And Pad P80-0(91.34mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (83.014mm,11.303mm)(85.554mm,11.303mm) on Top Overlay And Pad P80-4(86.15mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (89.746mm,11.303mm)(92.286mm,11.303mm) on Top Overlay And Pad P80-1(89.15mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (96.425mm,11.303mm)(96.425mm,12.319mm) on Top Overlay And Pad P79-0(97.371mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (96.425mm,15.367mm)(96.425mm,17.018mm) on Top Overlay And Pad P79-0(97.371mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.697mm,11.303mm)(105.697mm,12.319mm) on Top Overlay And Pad P79-0(104.751mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.697mm,15.367mm)(105.697mm,17.018mm) on Top Overlay And Pad P79-0(104.751mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (96.425mm,11.303mm)(98.965mm,11.303mm) on Top Overlay And Pad P79-4(99.561mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (103.157mm,11.303mm)(105.697mm,11.303mm) on Top Overlay And Pad P79-1(102.561mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.837mm,11.303mm)(109.837mm,12.319mm) on Top Overlay And Pad P78-0(110.783mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.837mm,15.367mm)(109.837mm,17.018mm) on Top Overlay And Pad P78-0(110.783mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (119.109mm,11.303mm)(119.109mm,12.319mm) on Top Overlay And Pad P78-0(118.163mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (119.109mm,15.367mm)(119.109mm,17.018mm) on Top Overlay And Pad P78-0(118.163mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (109.837mm,11.303mm)(112.377mm,11.303mm) on Top Overlay And Pad P78-4(112.973mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (116.569mm,11.303mm)(119.109mm,11.303mm) on Top Overlay And Pad P78-1(115.973mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (123.249mm,11.303mm)(123.249mm,12.319mm) on Top Overlay And Pad P77-0(124.195mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (123.249mm,15.367mm)(123.249mm,17.018mm) on Top Overlay And Pad P77-0(124.195mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (132.521mm,11.303mm)(132.521mm,12.319mm) on Top Overlay And Pad P77-0(131.575mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (132.521mm,15.367mm)(132.521mm,17.018mm) on Top Overlay And Pad P77-0(131.575mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (123.249mm,11.303mm)(125.789mm,11.303mm) on Top Overlay And Pad P77-4(126.385mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (129.981mm,11.303mm)(132.521mm,11.303mm) on Top Overlay And Pad P77-1(129.385mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.583mm,7.385mm)(58.583mm,8.52mm) on Top Overlay And Pad R168-2(59.373mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.163mm,7.385mm)(60.163mm,8.52mm) on Top Overlay And Pad R168-2(59.373mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.583mm,8.52mm)(60.163mm,8.52mm) on Top Overlay And Pad R168-2(59.373mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.583mm,5.45mm)(58.583mm,6.585mm) on Top Overlay And Pad R168-1(59.373mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.163mm,5.45mm)(60.163mm,6.585mm) on Top Overlay And Pad R168-1(59.373mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.583mm,5.45mm)(60.163mm,5.45mm) on Top Overlay And Pad R168-1(59.373mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.751mm,7.639mm)(46.751mm,8.774mm) on Top Overlay And Pad R167-2(45.961mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.171mm,8.774mm)(46.751mm,8.774mm) on Top Overlay And Pad R167-2(45.961mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.171mm,7.639mm)(45.171mm,8.774mm) on Top Overlay And Pad R167-2(45.961mm,8.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.751mm,5.704mm)(46.751mm,6.839mm) on Top Overlay And Pad R167-1(45.961mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.171mm,5.704mm)(46.751mm,5.704mm) on Top Overlay And Pad R167-1(45.961mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.171mm,5.704mm)(45.171mm,6.839mm) on Top Overlay And Pad R167-1(45.961mm,6.469mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,7.512mm)(31.759mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.339mm,7.512mm)(33.339mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,8.647mm)(33.339mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,5.577mm)(31.759mm,6.712mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.339mm,5.577mm)(33.339mm,6.712mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,5.577mm)(33.339mm,5.577mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.996mm,7.385mm)(71.996mm,8.52mm) on Top Overlay And Pad R165-2(72.786mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.996mm,8.52mm)(73.576mm,8.52mm) on Top Overlay And Pad R165-2(72.786mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.576mm,7.385mm)(73.576mm,8.52mm) on Top Overlay And Pad R165-2(72.786mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.996mm,5.45mm)(71.996mm,6.585mm) on Top Overlay And Pad R165-1(72.786mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.996mm,5.45mm)(73.576mm,5.45mm) on Top Overlay And Pad R165-1(72.786mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.576mm,5.45mm)(73.576mm,6.585mm) on Top Overlay And Pad R165-1(72.786mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.408mm,7.258mm)(85.408mm,8.393mm) on Top Overlay And Pad R164-2(86.198mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.988mm,7.258mm)(86.988mm,8.393mm) on Top Overlay And Pad R164-2(86.198mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.408mm,8.393mm)(86.988mm,8.393mm) on Top Overlay And Pad R164-2(86.198mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.408mm,5.323mm)(85.408mm,6.458mm) on Top Overlay And Pad R164-1(86.198mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.988mm,5.323mm)(86.988mm,6.458mm) on Top Overlay And Pad R164-1(86.198mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.408mm,5.323mm)(86.988mm,5.323mm) on Top Overlay And Pad R164-1(86.198mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.693mm,7.385mm)(98.693mm,8.52mm) on Top Overlay And Pad R163-2(99.483mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.273mm,7.385mm)(100.273mm,8.52mm) on Top Overlay And Pad R163-2(99.483mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.693mm,8.52mm)(100.273mm,8.52mm) on Top Overlay And Pad R163-2(99.483mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.693mm,5.45mm)(98.693mm,6.585mm) on Top Overlay And Pad R163-1(99.483mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.273mm,5.45mm)(100.273mm,6.585mm) on Top Overlay And Pad R163-1(99.483mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.693mm,5.45mm)(100.273mm,5.45mm) on Top Overlay And Pad R163-1(99.483mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.645mm,7.131mm)(125.645mm,8.266mm) on Top Overlay And Pad R161-2(126.435mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.225mm,7.131mm)(127.225mm,8.266mm) on Top Overlay And Pad R161-2(126.435mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.645mm,8.266mm)(127.225mm,8.266mm) on Top Overlay And Pad R161-2(126.435mm,7.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.645mm,5.196mm)(125.645mm,6.331mm) on Top Overlay And Pad R161-1(126.435mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.225mm,5.196mm)(127.225mm,6.331mm) on Top Overlay And Pad R161-1(126.435mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.645mm,5.196mm)(127.225mm,5.196mm) on Top Overlay And Pad R161-1(126.435mm,5.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Text "B5" (237.019mm,34.036mm) on Top Overlay And Pad Free-12(234.442mm,41.148mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.019mm]
Rule Violations :1758

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 1814
Time Elapsed        : 00:00:12