// Seed: 1539521792
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_3;
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    input  tri   id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output wand id_7
    , id_15,
    input tri1 id_8,
    input wire id_9,
    input tri id_10,
    output tri id_11,
    input supply0 id_12,
    output wand id_13
);
  logic [1 : 1] id_16, id_17;
  module_0 modCall_1 ();
endmodule
