// part1_gate.v â€” Gated RS latch (gate instances)
module sr_latch(input Clk, input R, input S, output Q);
  wire R_g, S_g, Qa, Qb /* synthesis keep */;
  and (R_g, R, Clk);
  and (S_g, S, Clk);
  nor (Qa, R_g, Qb);
  nor (Qb, S_g, Qa);
  assign Q = Qa;
endmodule