<CWD>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting</CWD>
<ENVVAR>
	<env name="SPYGLASS_SPYAUTH_FILE">
		<value>/tmp/spyAuthFileList15969091756502589</value>
	</env>
	<env name="LD_LIBRARY_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/policy_data/spyglass/design_read:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/Audits:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/adv_lowpower:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/area:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/auto-verify:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/clock:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/constraints:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/cubic_netlist:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/dft:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/dft_dsm:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/erc:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/latch:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lint:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lowpower:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/mbist-dft:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/miscellaneous:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/morelint:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/openmore:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/power_est:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/prof:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/rtl2netlist:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/sec:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/simulation:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/spyglass:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2002:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2005:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starcad-21:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/timing:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/txv:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/rme:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/rme/Parser:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/rme/Parser/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-perl/lib/5.8.3:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-perl/lib/site_perl/5.8.3:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new/Linux4:/lib64/tls:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/python/Linux4/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/lib/Linux4::/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-qt/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-nlview/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-boost/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-thirdparty/Linux4:/depot/gcc-4.8.3-patch/lib64:/usr/lib64:/usr/X11R6/lib64:/usr/local/lib64:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-vcst/vcs-mx/linux64/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/oa/Linux4:::/depot/gcc-4.8.3-patch/lib64:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-boost/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-nlview/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-qt/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-thirdparty/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-vcst/vcs-mx/linux64/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/oa/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/python/Linux4/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/aws:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/dbWriter:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/qt:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/vcs-mx/linux64/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/share/dbWriter/lib/linux64:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/share/vcst/linux64:/usr/X11R6/lib64:/usr/lib64:/usr/local/lib64::/usr/lib:/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/zebulib</value>
	</env>
	<env name="VCS_TARGET_ARCH">
		<value>linux64</value>
	</env>
	<env name="LC_ALL">
		<value/>
	</env>
	<env name="LS_COLORS">
		<value>rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:</value>
	</env>
	<env name="HOSTTYPE">
		<value>x86_64-linux</value>
	</env>
	<env name="SYNOPSYS_MEM_ENABLE_SBRK">
		<value>1</value>
	</env>
	<env name="MGLS_LICENSE_FILE">
		<value>1717@172.16.17.6:1717@172.16.17.5</value>
	</env>
	<env name="SSH_CONNECTION">
		<value>10.81.234.17 56495 172.16.17.7 22</value>
	</env>
	<env name="SGS_REGR_READ_SGDC_FILE">
		<value>1</value>
	</env>
	<env name="ADRT_DEBUG">
		<value>1</value>
	</env>
	<env name="__PW_DIR__">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0</value>
	</env>
	<env name="VERDI_SHELLDB">
		<value>1</value>
	</env>
	<env name="MODULES_RUN_QUARANTINE">
		<value>LD_LIBRARY_PATH LD_PRELOAD</value>
	</env>
	<env name="CMD_FILE_PATH">
		<value>/tmp/cmdfile_1596909</value>
	</env>
	<env name="LANG">
		<value/>
	</env>
	<env name="HISTCONTROL">
		<value>ignoredups</value>
	</env>
	<env name="MG_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06</value>
	</env>
	<env name="DISPLAY">
		<value>localhost:30.0</value>
	</env>
	<env name="NO_DUMP_LOGDIR">
		<value/>
	</env>
	<env name="HOSTNAME">
		<value>mavenserver-RH3</value>
	</env>
	<env name="MONETSEEQ_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06</value>
	</env>
	<env name="VCS_STACK_EXEC">
		<value>true</value>
	</env>
	<env name="OLDPWD">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/synth</value>
	</env>
	<env name="SVI_ARCH">
		<value>linux64</value>
	</env>
	<env name="SCH_DISABLE_TEST_NAME_DUMP">
		<value>1</value>
	</env>
	<env name="NOVAS_USER_ANNOTATION">
		<value>1</value>
	</env>
	<env name="LEDA_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/soc</value>
	</env>
	<env name="SPG_CMD_PARSE_TO_GET_SCREEN_OUT_SETTING">
		<value>no</value>
	</env>
	<env name="MAKE_TERMOUT">
		<value>/dev/pts/19</value>
	</env>
	<env name="SPYGLASS_PLATFORM">
		<value>Linux4</value>
	</env>
	<env name="SNPSLMD_LICENSE_FILE">
		<value>27020@mavenserver-rh1:27021@mavenserver-RH2</value>
	</env>
	<env name="FLEXLM_BORROWFILE">
		<value>/home1/BRN49/RuthvikBJ/.mavenserver-RH3-borrow.txt</value>
	</env>
	<env name="SNPS_VCST_LIB_PATH_INTERNAL_">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib</value>
	</env>
	<env name="SPYGLASS_IPC_SERVER_APP_PID">
		<value>1597530</value>
	</env>
	<env name="VENDOR">
		<value>unknown</value>
	</env>
	<env name="MACHTYPE">
		<value>x86_64</value>
	</env>
	<env name="SPYGLASS_ENABLE_SYS_IPC_SERVER">
		<value>yes</value>
	</env>
	<env name="SYNOPSYS_SIM_SETUP">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/.internal/design/synopsys_sim.setup</value>
	</env>
	<env name="MFLAGS">
		<value/>
	</env>
	<env name="SAVE_CATALOG">
		<value>PATH</value>
	</env>
	<env name="S_COLORS">
		<value>auto</value>
	</env>
	<env name="which_declare">
		<value>declare -f</value>
	</env>
	<env name="OSTYPE">
		<value>linux</value>
	</env>
	<env name="SGS_REGR_DISABLE_CG">
		<value>1</value>
	</env>
	<env name="MAX_FILE_WITHOUT_LRU">
		<value>1</value>
	</env>
	<env name="SKIP_PLATFORM_CHECK">
		<value>1</value>
	</env>
	<env name="MODULES_CMD">
		<value>/usr/share/Modules/libexec/modulecmd.tcl</value>
	</env>
	<env name="SPYGLASS_DW_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/dw_support</value>
	</env>
	<env name="VERDI_SOCKET_CONN_TIMEOUT">
		<value>2</value>
	</env>
	<env name="USER">
		<value>RuthvikBJ</value>
	</env>
	<env name="ENV">
		<value/>
	</env>
	<env name="MASTER_STACKSIZE_LIMIT">
		<value>104857600</value>
	</env>
	<env name="VCS_EXEC_DONE">
		<value>1</value>
	</env>
	<env name="SPYGLASS_TCL_SHELL">
		<value>ok</value>
	</env>
	<env name="GROUP">
		<value>RuthvikBJ</value>
	</env>
	<env name="PWD">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting</value>
	</env>
	<env name="SSH_ASKPASS">
		<value>/usr/libexec/openssh/gnome-ssh-askpass</value>
	</env>
	<env name="HOME">
		<value>/home1/BRN49/RuthvikBJ</value>
	</env>
	<env name="LINT_VCUM">
		<value>1</value>
	</env>
	<env name="SG_UPDATE_RUN_SUMMARY_FOR_CONSOLE_FILE">
		<value>/tmp/updateRunSummary159589430082025025308889997.txt</value>
	</env>
	<env name="SPYGLASS_CHECKER_PID_FILE_VAR">
		<value>/tmp/.SPYGLASS_CHECKER_PID_FILE@@1596909589</value>
	</env>
	<env name="SNPS_VCST_INTERNAL_SHARE_LIC">
		<value>1</value>
	</env>
	<env name="HOST">
		<value>mavenserver-RH3</value>
	</env>
	<env name="SSH_CLIENT">
		<value>10.81.234.17 56495 22</value>
	</env>
	<env name="VCS_PATHMAP_PRELOAD_DONE">
		<value>1</value>
	</env>
	<env name="TCL_LIBRARY">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/lib/tcl</value>
	</env>
	<env name="VERDI_PRELOAD_NIMBUS_FONT">
		<value>1</value>
	</env>
	<env name="BASH_ENV">
		<value/>
	</env>
	<env name="XDG_DATA_DIRS">
		<value>/home1/BRN49/RuthvikBJ/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop</value>
	</env>
	<env name="SHLIB_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/oa/Linux4:::/depot/gcc-4.8.3-patch/lib64:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/tkgui-new/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-boost/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-nlview/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-qt/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/lib/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-thirdparty/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-vcst/vcs-mx/linux64/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/oa/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/python/Linux4/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/aws:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/dbWriter:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/linux64/vcst/lib/qt:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/vcs-mx/linux64/lib:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/share/dbWriter/lib/linux64:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/share/vcst/linux64:/usr/X11R6/lib64:/usr/lib64:/usr/local/lib64::/usr/lib:/lib</value>
	</env>
	<env name="VDCOV_INVOKE_TIME_OUT">
		<value>30000</value>
	</env>
	<env name="IFS">
		<value> 	
</value>
	</env>
	<env name="SGS_RUNNING_CONSOLE">
		<value/>
	</env>
	<env name="SPG_RUNNING_SPYGLASS_IN_BATCH_CONSOLE">
		<value>1</value>
	</env>
	<env name="VC_SG_ELITE">
		<value>1</value>
	</env>
	<env name="SPYGLASS_USE_SNPSMEM">
		<value>yes</value>
	</env>
	<env name="SNPS_LINT_INTERNAL_SETUP_WIZARD">
		<value>1</value>
	</env>
	<env name="TMPDIR">
		<value/>
	</env>
	<env name="GL_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06</value>
	</env>
	<env name="VERDI_KDB_REBUILD_INFO">
		<value>1</value>
	</env>
	<env name="SNPS_VCS_INTERNAL_MONET_SHARED_LIBRARY_FLOW">
		<value>1</value>
	</env>
	<env name="VERDI_SYM_SKIP_ALL_WARN">
		<value>1</value>
	</env>
	<env name="LOADEDMODULES">
		<value/>
	</env>
	<env name="SNPS_VCST_INTERNAL_SDC_FILES">
		<value>1</value>
	</env>
	<env name="SPG_RANDOM">
		<value>1596665</value>
	</env>
	<env name="NOVAS_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi</value>
	</env>
	<env name="SSH_TTY">
		<value>/dev/pts/19</value>
	</env>
	<env name="SPG_RANDOM_BC">
		<value>1595894</value>
	</env>
	<env name="SG_SPYGLASS_DW_PATH">
		<value>1</value>
	</env>
	<env name="SNPS_VCS_INTERNAL_MONET_VERDI_SHOW_MIN">
		<value>1</value>
	</env>
	<env name="SNPS_VC_LINT_LANGCHK_BIN">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/soc/linux64/bin</value>
	</env>
	<env name="VC_STATIC_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06</value>
	</env>
	<env name="MAIL">
		<value>/var/spool/mail/RuthvikBJ</value>
	</env>
	<env name="SNPS_LP_INTERNAL_READ_DB_ATTRIBUTES">
		<value>all</value>
	</env>
	<env name="LICENSE_QUEUE">
		<value>30</value>
	</env>
	<env name="SHELL">
		<value>/bin/bash</value>
	</env>
	<env name="TERM">
		<value>xterm</value>
	</env>
	<env name="CDPATH">
		<value/>
	</env>
	<env name="SCH_ADD_CLKOBJ_TO_RELATION">
		<value>1</value>
	</env>
	<env name="SPYGLASS_TMPDIR">
		<value>/tmp</value>
	</env>
	<env name="FSDB_ENV_SKIP_COPYRIGHT">
		<value>1</value>
	</env>
	<env name="SNPS_VCS_INTERNAL_MONET_ACT_TREE">
		<value>1</value>
	</env>
	<env name="NoNe  SuCh">
		<value/>
	</env>
	<env name="NPIL1_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/share/NPI/L1/TCL</value>
	</env>
	<env name="MAKELEVEL">
		<value>1</value>
	</env>
	<env name="VCS_ENABLE_ASLR_SUPPORT">
		<value>1</value>
	</env>
	<env name="SNPS_VCF_SESSION_NAME">
		<value/>
	</env>
	<env name="VERDI_SHOW_MIN">
		<value>1</value>
	</env>
	<env name="VERDI_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi</value>
	</env>
	<env name="SHLVL">
		<value>9</value>
	</env>
	<env name="MAKE_TERMERR">
		<value>/dev/pts/19</value>
	</env>
	<env name="SPYGLASS_LD_PRELOAD">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libreplacemalloc.so</value>
	</env>
	<env name="MANPATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/power_est/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/morelint/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lowpower/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lint/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/latch/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/erc/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/dft/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/constraints/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/clock/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/auto-verify/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/help_doc/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/power_est/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/morelint/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lowpower/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/lint/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/latch/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/erc/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/dft/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/constraints/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/clock/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/auto-verify/sgtcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/multi-tcl/man:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/auxi/help_doc/man:::/opt/thinlinc/share/man</value>
	</env>
	<env name="SPYGLASS_IPC_SERVER_APP_INFO">
		<value>/tmp/.SPYGLASS_IPC_SERVER_APP_INFO@@589</value>
	</env>
	<env name="MODULEPATH">
		<value>/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles</value>
	</env>
	<env name="SPG_INTRNL_INVCN">
		<value>1</value>
	</env>
	<env name="VERDI_SEARCH_ENGINES_DIR">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/auxx/monet/onesearch/vcst</value>
	</env>
	<env name="LOGNAME">
		<value>RuthvikBJ</value>
	</env>
	<env name="SNPS_DISABLE_SIMON_MEM_POOL">
		<value>1</value>
	</env>
	<env name="VERDI_SOCKET_ERROR_IN_LOG">
		<value>1</value>
	</env>
	<env name="VDCOV_INVOKE_TIMER">
		<value>2000</value>
	</env>
	<env name="MODULEPATH_modshare">
		<value>/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2</value>
	</env>
	<env name="HECTOR_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/hector</value>
	</env>
	<env name="PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/scripts:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/bin/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/scripts:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/bin/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/bin:/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/bin:/home/cad/eda/Mentor_Graphics/Questasim/questasim/bin:/home1/BRN49/RuthvikBJ/.local/bin:/home1/BRN49/RuthvikBJ/bin:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/opt/dell/srvadmin/bin:/opt/thinlinc/bin:/opt/thinlinc/sbin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/bin</value>
	</env>
	<env name="VCS_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/vcs-mx</value>
	</env>
	<env name="MODULESHOME">
		<value>/usr/share/Modules</value>
	</env>
	<env name="SPYGLASS_LICENSE_QUEUING_INTERVAL">
		<value>24000 10</value>
	</env>
	<env name="SAVE_PATH">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/scripts:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/../dotty/bin/Linux4:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin::/usr/local/bin:/usr/bin:/bin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/bin:/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/bin:/home/cad/eda/Mentor_Graphics/Questasim/questasim/bin:/home1/BRN49/RuthvikBJ/.local/bin:/home1/BRN49/RuthvikBJ/bin:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/opt/dell/srvadmin/bin:/opt/thinlinc/bin:/opt/thinlinc/sbin:/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/verdi/bin</value>
	</env>
	<env name="FSDB_ENV_DISABLE_OLD_FSDB_VER_MSG">
		<value>on</value>
	</env>
	<env name="HISTSIZE">
		<value>1000</value>
	</env>
	<env name="MAKEFLAGS">
		<value/>
	</env>
	<env name="LD_PRELOAD">
		<value/>
	</env>
	<env name="SYS_PROG_NAME">
		<value/>
	</env>
	<env name="SNPS_VCST_INTERNAL_USE_BUNDLE">
		<value>1</value>
	</env>
	<env name="SPYGLASS_HOME">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME</value>
	</env>
	<env name="LESSOPEN">
		<value>||/usr/bin/lesspipe.sh %s</value>
	</env>
	<env name="BASH_FUNC_which%%">
		<value>() {  ( alias;
 eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@
}</value>
	</env>
	<env name="BASH_FUNC_module%%">
		<value>() {  _module_raw &quot;$@&quot; 2&gt;&amp;1
}</value>
	</env>
	<env name="BASH_FUNC__module_raw%%">
		<value>() {  unset _mlshdbg;
 if [ &quot;${MODULES_SILENT_SHELL_DEBUG:-0}&quot; = &apos;1&apos; ]; then
 case &quot;$-&quot; in 
 *v*x*)
 set +vx;
 _mlshdbg=&apos;vx&apos;
 ;;
 *v*)
 set +v;
 _mlshdbg=&apos;v&apos;
 ;;
 *x*)
 set +x;
 _mlshdbg=&apos;x&apos;
 ;;
 *)
 _mlshdbg=&apos;&apos;
 ;;
 esac;
 fi;
 unset _mlre _mlIFS;
 if [ -n &quot;${IFS+x}&quot; ]; then
 _mlIFS=$IFS;
 fi;
 IFS=&apos; &apos;;
 for _mlv in ${MODULES_RUN_QUARANTINE:-};
 do
 if [ &quot;${_mlv}&quot; = &quot;${_mlv##*[!A-Za-z0-9_]}&quot; -a &quot;${_mlv}&quot; = &quot;${_mlv#[0-9]}&quot; ]; then
 if [ -n &quot;`eval &apos;echo ${&apos;$_mlv&apos;+x}&apos;`&quot; ]; then
 _mlre=&quot;${_mlre:-}${_mlv}_modquar=&apos;`eval &apos;echo ${&apos;$_mlv&apos;}&apos;`&apos; &quot;;
 fi;
 _mlrv=&quot;MODULES_RUNENV_${_mlv}&quot;;
 _mlre=&quot;${_mlre:-}${_mlv}=&apos;`eval &apos;echo ${&apos;$_mlrv&apos;:-}&apos;`&apos; &quot;;
 fi;
 done;
 if [ -n &quot;${_mlre:-}&quot; ]; then
 eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash &apos;&quot;$@&quot;&apos;`;
 else
 eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash &quot;$@&quot;`;
 fi;
 _mlstatus=$?;
 if [ -n &quot;${_mlIFS+x}&quot; ]; then
 IFS=$_mlIFS;
 else
 unset IFS;
 fi;
 unset _mlre _mlv _mlrv _mlIFS;
 if [ -n &quot;${_mlshdbg:-}&quot; ]; then
 set -$_mlshdbg;
 fi;
 unset _mlshdbg;
 return $_mlstatus
}</value>
	</env>
	<env name="BASH_FUNC_switchml%%">
		<value>() {  typeset swfound=1;
 if [ &quot;${MODULES_USE_COMPAT_VERSION:-0}&quot; = &apos;1&apos; ]; then
 typeset swname=&apos;main&apos;;
 if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then
 typeset swfound=0;
 unset MODULES_USE_COMPAT_VERSION;
 fi;
 else
 typeset swname=&apos;compatibility&apos;;
 if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then
 typeset swfound=0;
 MODULES_USE_COMPAT_VERSION=1;
 export MODULES_USE_COMPAT_VERSION;
 fi;
 fi;
 if [ $swfound -eq 0 ]; then
 echo &quot;Switching to Modules $swname version&quot;;
 source /usr/share/Modules/init/bash;
 else
 echo &quot;Cannot switch to Modules $swname version, command not found&quot;;
 return 1;
 fi
}</value>
	</env>
	<env name="BASH_FUNC_ml%%">
		<value>() {  module ml &quot;$@&quot;
}</value>
	</env>
	<env name="_">
		<value>/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj/check.Linux4</value>
	</env>
	<env name="CONCORDE_HOME">
		<value>DUMMY_CONCORDE_HOME</value>
	</env>
	<env name="METHODOLOGY_HOME">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass</value>
	</env>
</ENVVAR>
<ENVFILE>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0//.sg.env</ENVFILE>
<SPG_VERSION>SpyGlass_vT-2022.06</SPG_VERSION>
<MACHINE name="mavenserver-RH3" version="#1 SMP Tue Aug 12 13:09:16 EDT 2025"/>
<Options>
	<Opt name="--template_info">
		<value>VC_GOAL0</value>
	</Opt>
	<Opt name="-disable_html_report">
		<value>html</value>
		<value>datasheet</value>
		<value>dashboard</value>
	</Opt>
	<Opt name="+incdir">
		<value>./</value>
	</Opt>
	<Opt name="-lib">
		<value>dware=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dware/lib</value>
		<value>gtech=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/gtech/lib</value>
		<value>dw01=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw01/lib</value>
		<value>dw02=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw02/lib</value>
		<value>dw03=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw03/lib</value>
		<value>dw04=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw04/lib</value>
		<value>dw05=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw05/lib</value>
		<value>dw06=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw06/lib</value>
		<value>WORK=&gt;/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/WORK</value>
		<value>SYNOPSYS=&gt;/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/vhdl_libs/Linux4/SYNOPSYS</value>
	</Opt>
	<Opt name="-m">
		<value>SpyGlass::Compatibility::v2_7_3</value>
		<value>SpyGlass::Compatibility::v2_7_3</value>
		<value>SpyGlass::Compatibility::v2_7_3</value>
	</Opt>
	<Opt name="-policy">
		<value>lint</value>
		<value>morelint</value>
		<value>simulation</value>
		<value>starc2005</value>
	</Opt>
	<Opt name="-rules">
		<value>STARC05-2.10.1.4b</value>
		<value>STARC05-2.10.1.4a</value>
		<value>STARC05-2.3.1.2c</value>
		<value>STARC05-2.1.3.1</value>
		<value>STARC05-2.1.6.5</value>
		<value>STARC05-2.11.3.1</value>
		<value>STARC05-2.3.3.1</value>
		<value>STARC05-2.10.3.2a</value>
		<value>STARC05-2.10.2.3</value>
		<value>STARC05-2.3.1.6</value>
		<value>STARC05-2.3.1.5b</value>
		<value>STARC05-2.2.3.3</value>
		<value>STARC05-2.1.5.3</value>
		<value>STARC05-2.1.4.5</value>
		<value>sim_race02</value>
		<value>NoXInCase-ML</value>
		<value>ParamWidthMismatch-ML</value>
		<value>NoAssignX-ML</value>
		<value>PragmaComments-ML</value>
		<value>ReportPortInfo-ML</value>
		<value>W528</value>
		<value>W505</value>
		<value>W467</value>
		<value>W424</value>
		<value>W421</value>
		<value>W398</value>
		<value>W293</value>
		<value>W287b</value>
		<value>W287a</value>
		<value>W240</value>
		<value>W71</value>
		<value>W110a</value>
		<value>mixedsenselist</value>
		<value>W416</value>
		<value>W292</value>
		<value>W156</value>
		<value>W123</value>
		<value>W122</value>
		<value>W116</value>
		<value>W422</value>
		<value>W502</value>
		<value>W499</value>
		<value>W486</value>
		<value>W481b</value>
		<value>W481a</value>
		<value>W480</value>
		<value>W426</value>
		<value>W415a</value>
		<value>W362</value>
		<value>W352</value>
		<value>W337</value>
		<value>W317</value>
		<value>W289</value>
		<value>W263</value>
		<value>W224</value>
		<value>W218</value>
		<value>W216</value>
		<value>W215</value>
		<value>W66</value>
		<value>W19</value>
		<value>W496b</value>
		<value>W496a</value>
		<value>W110</value>
		<value>bothedges</value>
		<value>badimplicitSM4</value>
		<value>badimplicitSM2</value>
		<value>badimplicitSM1</value>
		<value>W442f</value>
		<value>W442c</value>
		<value>W442b</value>
		<value>W442a</value>
		<value>W339a</value>
	</Opt>
	<Opt name="-template">
		<value>VC_GOAL0</value>
	</Opt>
	<Opt name="-top">
		<value>msrv32_top</value>
	</Opt>
	<Opt name="+vlogarg">
		<value>+suppress+36</value>
	</Opt>
	<Opt name="--stime">
		<value>02:53:09 AM on Aug 30 2025</value>
	</Opt>
	<Opt name="-blackboxdir">
		<value>inout</value>
	</Opt>
	<Opt name="-debuglevel">
		<value>0</value>
	</Opt>
	<Opt name="-existing_vir_dump_path">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/.internal/design/</value>
	</Opt>
	<Opt name="-gateslibtype">
		<value>0</value>
	</Opt>
	<Opt name="-ignore_pgpin">
		<value>true</value>
	</Opt>
	<Opt name="-language_mode">
		<value>mixed</value>
	</Opt>
	<Opt name="-logfile">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass.log</value>
	</Opt>
	<Opt name="-mthresh">
		<value>4096</value>
	</Opt>
	<Opt name="-projectwdir">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0</value>
	</Opt>
	<Opt name="-sortmethod">
		<value>du</value>
	</Opt>
	<Opt name="-suppress_verilog_rules">
		<value>W505,W467,W424,W293,W422,W481b,W481a,W426,W289,W218,W216,W215,W66,bothedges,badimplicitSM4,badimplicitSM2,badimplicitSM1,W442f,W442c,W442b,W442a</value>
	</Opt>
	<Opt name="-templatedir">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass</value>
	</Opt>
	<Opt name="-vdbfile">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass.vdb</value>
	</Opt>
	<Opt name="-wdir">
		<value>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0</value>
	</Opt>
	<Opt name="-work">
		<value>WORK</value>
	</Opt>
	<Opt name="-64bit">
		<value>yes</value>
	</Opt>
	<Opt name="--end_of_user_arg">
		<value>yes</value>
	</Opt>
	<Opt name="-allow_celldefine_as_top">
		<value>yes</value>
	</Opt>
	<Opt name="-allow_module_override">
		<value>yes</value>
	</Opt>
	<Opt name="-allow_non_lrm">
		<value>yes</value>
	</Opt>
	<Opt name="-batch">
		<value>yes</value>
	</Opt>
	<Opt name="-check_celldefine">
		<value>yes</value>
	</Opt>
	<Opt name="-enable_detailed_hierarchy">
		<value>yes</value>
	</Opt>
	<Opt name="-enable_generate_label_naming">
		<value>yes</value>
	</Opt>
	<Opt name="-enableSV">
		<value>yes</value>
	</Opt>
	<Opt name="-hdllibdu">
		<value>yes</value>
	</Opt>
	<Opt name="-inferblackbox">
		<value>yes</value>
	</Opt>
	<Opt name="-nl">
		<value>yes</value>
	</Opt>
	<Opt name="-noreport">
		<value>yes</value>
	</Opt>
	<Opt name="-prefer_tech_lib">
		<value>yes</value>
	</Opt>
	<Opt name="-run_pre_synth_rules_only">
		<value>yes</value>
	</Opt>
	<Opt name="-use_vcs_compile">
		<value>yes</value>
	</Opt>
	<Opt name="-mixed">
		<value>yes</value>
	</Opt>
</Options>
<TOP_MODULE>msrv32_top</TOP_MODULE>
<GOAL_NAME>VC_GOAL0</GOAL_NAME>
<FILES/>
<SPG_LOG>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass.log</SPG_LOG>
<CMD_STRING> -batch -project /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0.prj -goal VC_GOAL0 -64bit</CMD_STRING>
<BlackBox/>
<PEAK_MEMORY>1150980</PEAK_MEMORY>
<Parameters>
	<Param name="-W416_vhdl_only">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-allow_clk_in_condition">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-allow_clock_on_output_port">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-attach_violation_tag">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-checkOperatorOverload">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-check_clock_group_violations">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_concat_max_width">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_enum_decl">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_gate_primitives">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_genvar">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_implicit_senselist">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_initialization_assignment">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_inst_connections">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_parameter">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_sequential">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_shifted_only">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_sign_extend">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-check_xassign_casedefault">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-checkblocking">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-checkfullbus">
		<DefaultValue>no</DefaultValue>
		<Value>W240,W528</Value>
	</Param>
	<Param name="-checkfullrecord">
		<DefaultValue>no</DefaultValue>
		<Value>W123,W240,W528</Value>
	</Param>
	<Param name="-checkfullstruct">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-checknonblocking">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-considerInoutAsOutput">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-debug_proc">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-disable_signal_usage_report">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-do_not_run_W71">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-dump_array_bits">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-evaluate_for_loops">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-filter_mark_open">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-force_genclk_for_txv">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-handle_large_bus">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-handle_shift_op">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-handle_static_caselabels">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignoreModuleInstance">
		<DefaultValue>no</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-ignoreSeqProcess">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_auto_function_return">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_bitwiseor_assignment">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_concat_expr">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_explicit_ports">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_forloop_indexes">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_fullcase_default">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_hier_scope_var">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_if_case_statement">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_integer">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_integer_constant_labels">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_interface_locals">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_mult_and_div">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_multi_assign_in_forloop">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_multi_assign_in_genforblock">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_nonBlockCondition">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_nonstatic_counter">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_param_case_condition">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_parameter">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_reinitialization">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_wildcard_operators">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-ignore_within_range_labels">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-library_gen_clock_naming">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-netlist_clock_polarity">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-nocheck_always_init">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-not_used_signal">
		<DefaultValue>nil</DefaultValue>
		<Value>nil</Value>
	</Param>
	<Param name="-populate_comboelements_for_minmax_in_fromto">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-post_clock_group_population">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-pragma_list_ml">
		<DefaultValue>synopsys</DefaultValue>
		<Value>synopsys</Value>
	</Param>
	<Param name="-preserve_path">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-pt">
		<DefaultValue>yes</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_all_connections">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_all_messages">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_blackbox_inst">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_hierarchy">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_only_bitwise">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_single_violation">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_static_assign">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_struct_name_only">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-report_violation_type">
		<DefaultValue>both</DefaultValue>
		<Value>both</Value>
	</Param>
	<Param name="-reportconstassign">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-reportsimilarassgn">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-show_all_sdc_violations">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-show_sdc_progress">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-sign_extend_func_names">
		<DefaultValue>EXTEND,resize</DefaultValue>
		<Value>EXTEND,resize</Value>
	</Param>
	<Param name="-simplesense">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-suppress_sdc_violation_in_abstract">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-tc_cache_empty_collections">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-tc_disable_caching">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-tc_disable_ignored_command_dump">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-tc_enable_sdc_393">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-tc_ignored_commands">
		<DefaultValue>unspecified</DefaultValue>
		<Value>unspecified</Value>
	</Param>
	<Param name="-tc_stop_parsing_ignored_commands">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-traverse_function">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-truncate_through">
		<DefaultValue>yes</DefaultValue>
		<Value>yes</Value>
	</Param>
	<Param name="-use_carry_bit">
		<DefaultValue>W164a,W164b</DefaultValue>
		<Value>W164a,W164b</Value>
	</Param>
	<Param name="-use_natural_width">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
	<Param name="-write_sdc">
		<DefaultValue>no</DefaultValue>
		<Value>no</Value>
	</Param>
</Parameters>
<RULES>
	<Rule name="STARC05-2.1.6.5">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.11.3.1">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.3.3.1">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.11.3.1">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.10.3.2a">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.10.2.3">
		<Time>0</Time>
		<Memory>-8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.3.3.1">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.3.1.6">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.3.1.5b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.2.3.3">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.1.5.3">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.1.4.5">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.10.1.4b">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.10.1.4a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.3.1.2c">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="STARC05-2.1.3.1">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="sim_race02">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="NoXInCase-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Postreqs_Usage_ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Prereqs_CheckTimeUnitandPrecision-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="ParamWidthMismatch-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="NoAssignX-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="PragmaComments-ML">
		<Time>0</Time>
		<Memory>16</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="PragmaComments-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Prereqs_ReportPortInfo-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Prereqs_ReportPortInfo-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="ReportPortInfo-ML">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>1</Count>
	</Rule>
	<Rule name="Prereqs_ConstantInput-ML">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="preReq_vhdlPragmaComment">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Prereqs_RTLSchematic">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="Prereqs_Usage">
		<Time>0</Time>
		<Memory>-472</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="PrereqLEXRCA">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W528">
		<RULE_PARAM name="-checkfullbus" value="W240,W528"/>
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<Time>0</Time>
		<Memory>608</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W528">
		<RULE_PARAM name="-checkfullbus" value="W240,W528"/>
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<Time>0</Time>
		<Memory>24</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W505">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W505">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W467">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W467">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W424">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W424">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W421">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W421">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W398">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W398">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W293">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W293">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W287b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W287b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W287a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W287a">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W240">
		<RULE_PARAM name="-checkfullbus" value="W240,W528"/>
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W240">
		<RULE_PARAM name="-checkfullbus" value="W240,W528"/>
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W71">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W71">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="preReq_functional_lint">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W110a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="mixedsenselist">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W416">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W292">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W156">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W123">
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<RULE_PARAM name="-ignoreModuleInstance" value="yes"/>
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W122">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W116">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W422">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W502">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W499">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W486">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W481b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W481a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W480">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W426">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W422">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W415a">
		<Time>0</Time>
		<Memory>48</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W362">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W352">
		<Time>0</Time>
		<Memory>-8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W416">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W337">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W317">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W289">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W263">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W224">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W218">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W216">
		<Time>0</Time>
		<Memory>-8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W215">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W156">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W123">
		<RULE_PARAM name="-checkfullrecord" value="W123,W240,W528"/>
		<RULE_PARAM name="-ignoreModuleInstance" value="yes"/>
		<Time>0</Time>
		<Memory>488</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W116">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W66">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W19">
		<Time>0</Time>
		<Memory>16</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W496b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W496a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W122">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W110">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="bothedges">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="badimplicitSM4">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="badimplicitSM2">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="badimplicitSM1">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="mixedsenselist">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W442f">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W442c">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W442b">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W442a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="W339a">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="PrereqRCAUsage">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>0</Count>
	</Rule>
	<Rule name="CMD_incdir03">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>1</Count>
	</Rule>
	<Rule name="ElabSummary">
		<Time>0</Time>
		<Memory>8</Memory>
		<Count>1</Count>
	</Rule>
	<Rule name="VCSRunSummary">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>1</Count>
	</Rule>
	<Rule name="DetectTopDesignUnits">
		<Time>0</Time>
		<Memory>0</Memory>
		<Count>1</Count>
	</Rule>
</RULES>
<RUN_MODE/>
<VIOL_SUMMARY>
	<FATAL>0</FATAL>
	<ERROR>0</ERROR>
	<WARNING>1</WARNING>
	<INFO>4</INFO>
</VIOL_SUMMARY>
<PERFLOG>
	<PERF name="SG.PERL.Init">
		<CPU_TIME>1</CPU_TIME>
		<CLOCK_TIME>1</CLOCK_TIME>
		<MEMORY>71872</MEMORY>
	</PERF>
	<PERF name="SG.COPYRULES">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>17528</MEMORY>
	</PERF>
	<PERF name="W71">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W216">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.ELAB">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>67160</MEMORY>
	</PERF>
	<PERF name="SG.VIR2VE">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="ReportRuleNotRun">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.HDLPARSE">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>65624</MEMORY>
	</PERF>
	<PERF name="SG.SGOM">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>2368</MEMORY>
	</PERF>
	<PERF name="W528.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>2000</MEMORY>
	</PERF>
	<PERF name="W528.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-1368</MEMORY>
	</PERF>
	<PERF name="SG.VIRLOAD">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>1224</MEMORY>
	</PERF>
	<PERF name="SG.SETVCSLIB">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>832</MEMORY>
	</PERF>
	<PERF name="SG.LEXICAL(Read)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>672</MEMORY>
	</PERF>
	<PERF name="SG.LEXICAL(Delete)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-536</MEMORY>
	</PERF>
	<PERF name="W123">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>488</MEMORY>
	</PERF>
	<PERF name="Prereqs_Usage">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-472</MEMORY>
	</PERF>
	<PERF name="ReportPortInfo-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>96</MEMORY>
	</PERF>
	<PERF name="ReportPortInfo-ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-96</MEMORY>
	</PERF>
	<PERF name="sdc_init_rule">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>80</MEMORY>
	</PERF>
	<PERF name="SG.WAIVE(StopModules)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-56</MEMORY>
	</PERF>
	<PERF name="W415a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>48</MEMORY>
	</PERF>
	<PERF name="SGDC_memorywritepin04.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>40</MEMORY>
	</PERF>
	<PERF name="GenerateConfMap.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="SGDC_require_path03.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="SGDC_require_value03.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="SGDC_set_case_analysis_LC.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port03.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="STX_VH_437.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="sdc_init_rule.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="W122.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="W123.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="W502.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="SGDC_sdcschema02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>32</MEMORY>
	</PERF>
	<PERF name="W122.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="W123.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="W502.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-32</MEMORY>
	</PERF>
	<PERF name="SGDC_waive26">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>24</MEMORY>
	</PERF>
	<PERF name="InfoAnalyzeBBox.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="InfoSglibVersionSummary.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="HdlLibDuCheck_01.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="PragmaComments-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="STARC05-2.2.3.3.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="SG.SDEDATA(span)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="W19">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="STARC05-2.2.3.3">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-16</MEMORY>
	</PERF>
	<PERF name="SG.MESSAGETAG">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>16</MEMORY>
	</PERF>
	<PERF name="SGDC_reset02.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain05.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain07.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_powerdomainoutputs02.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_power_data01.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port06.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port14.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="W215.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="W289.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.3.1.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4b.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="ElabSummary">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SG.SDEDATA(files)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SGDC_require_path03.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain07.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="SGDC_powerdomainoutputs02.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port15.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="W263">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="W287a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="W467">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="sim_race02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.3.2a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="ReportPortInfo-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="W216.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="W352.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.2.3.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>-8</MEMORY>
	</PERF>
	<PERF name="SG.SDEDATA(childElab)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="SG.ATTRDUMP">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>8</MEMORY>
	</PERF>
	<PERF name="Prereqs_RTLSchematic.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="DetectTopDesignUnits.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="WarnAnalyzeBBox.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ErrorAnalyzeBBox.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="FatalAnalyzeBBox.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="AnalyzeBBox.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SortVhdlFiles.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ElabSummary.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="FatalSglibVersionSummary.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_reset03.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain06.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_supply01.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_fifo01.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_ungroup01.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="_abstractPortSGDC.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port04.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port05.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port07.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port08.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port10.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port11.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port12.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port13.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port15.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port18.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port21.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="HdlLibDuCheck_02.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="HdlLibDuCheck_03.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrereqRCAUsage.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W110.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W496a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W496b.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W19.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W66.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W116.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W156.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W216.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W218.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W224.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W263.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W317.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W337.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W416.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W352.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W362.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W415a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W422.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W426.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W480.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W481a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W481b.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W486.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W499.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W71.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W240.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W287a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W287b.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W293.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W398.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W421.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W424.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W467.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W505.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrereqLEXRCA.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_ConstantInput-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="NoAssignX-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ParamWidthMismatch-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="NoXInCase-ML.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="sim_race02.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="RtlDesignInfo.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.4.5.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.5.3.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.1.5b.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.3.1.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.2.3.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.3.2a.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.11.3.1.Init">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.WAIVEREAD">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.CONSTRREAD">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrecompileLibCheck01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrecompileLibCheck02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrecompileLibCheck03">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PrecompileLibCheck04">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="AbstractInterface">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_assume_path01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_clock05">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_clock09">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_force_ta05">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_require_path03">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_require_value03">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain05">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain06">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain07">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_powerdomainoutputs02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_supply01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive03">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive04">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive05">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive06">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive07">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive08">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive09">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive10">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive11">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive12">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive13">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive21">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive22">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive30">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive32">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive33">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive36">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive38">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_fifo01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_libgroup01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_libgroup02">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_libgroup04">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_power_data01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_ungroup01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port06">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port14">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port15">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port18">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="CMD_ignorelibs01">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W442a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W442b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W442c">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W442f">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="mixedsenselist">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="badimplicitSM1">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="badimplicitSM2">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="badimplicitSM4">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="bothedges">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W421">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PragmaComments-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.1.2c">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.6.5">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.INCRPCVALIDATE">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ReportStopSummary">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ReportIgnoreSummary">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="VCSRunSummary">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.HDLPARSEINPUT">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.RTLSEMCHECK">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.HDL_SET_DU_ATTR">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="DumpDesignFilesForVCS">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ReportCheckDataSummary">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.BBEng">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SDEDATA(files_inactive)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SDEDATA(greybox)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.CACHEWAIVERS">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.AUTO_MIG_WAIVERS">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive37">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.HIERWAIVERS">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="DetectTopDesignUnits">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SGDCCHECK">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_testmode03">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.POST_PROCESS_CONSTR">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.DECOMPILE_SGDC">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_require_value03.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain05.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_voltagedomain06.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_supply01.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_fifo01.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_power_data01.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_ungroup01.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port06.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port14.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_abstract_port18.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ReportObsoletePragmas">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="HdlLibDuCheck">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="RtlDesignInfo">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W339a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="CheckCelldefine">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive23">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive27">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive29">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W317">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W422">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W426">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W480">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W481a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W481b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W287b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_CheckTimeUnitandPrecision-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.1.5b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.3.1">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W110">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W122">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W496a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W496b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W66">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W116">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W156">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W215">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W218">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W224">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W289">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W337">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W416">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W352">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W362">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W486">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W499">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W502">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W240">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W293">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W398">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W424">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W505">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W528">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_ReportPortInfo-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="NoAssignX-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ParamWidthMismatch-ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Postreqs_Usage_ML">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.3.1">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4a">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4b">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.4.5">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.5.3">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.3.1.6">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.2.3">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.11.3.1">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W19.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W123.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W499.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W240.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W467.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W528.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="NoAssignX-ML.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.11.3.1.DUExit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.LEXICAL(FilterForDesign)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive24">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive25">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive31">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SGDC_waive35">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="checkCMD_mthresh">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SDECLEANUP">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="AnalyzeBBox">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="DetectTopDesignUnits.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="AnalyzeBBox.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="ElabSummary.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="sdc_init_rule.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W110.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W496a.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W66.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W116.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W156.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W215.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W289.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W337.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W362.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W415a.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W486.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W499.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W240.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W287a.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="W398.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_Usage.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_ConstantInput-ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="PragmaComments-ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Prereqs_CheckTimeUnitandPrecision-ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="Postreqs_Usage_ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="NoXInCase-ML.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="sim_race02.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.1.3.1.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4a.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.1.4b.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="STARC05-2.10.3.2a.Exit">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.MM.MERGE">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SMDB.DUID(restore)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.SMDB.DUID(update)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
	<PERF name="SG.DeferredWrite(PendingWriters)">
		<CPU_TIME>0</CPU_TIME>
		<CLOCK_TIME>0</CLOCK_TIME>
		<MEMORY>0</MEMORY>
	</PERF>
</PERFLOG>
<SPG_PERFLOG>/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0//spyglass.perflog</SPG_PERFLOG>
<Exit_code>0</Exit_code>
<Total_time>4</Total_time>
