LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY mux_4x1_TB IS
END mux_4x1_TB;

ARCHITECTURE behavior OF mux_4x1_TB IS   
  
    COMPONENT Mux_4X1
    PORT(
         i0 : IN  std_logic;
         i1 : IN  std_logic;
         i2 : IN  std_logic;
         i3 : IN  std_logic;
         s : IN  std_logic_vector(1 downto 0);
         Y : OUT  std_logic
        );
    END COMPONENT;
    
    -- Inputs
    signal i0 : std_logic := '0';
    signal i1 : std_logic := '0';
    signal i2 : std_logic := '0';
    signal i3 : std_logic := '0';
    signal s : std_logic_vector(1 downto 0) := (others => '0');
    
    -- Outputs
    signal Y : std_logic; 

BEGIN 
    -- Instantiate the 4x1 Mux component
    uut: Mux_4X1 PORT MAP (
          i0 => i0,
          i1 => i1,
          i2 => i2,
          i3 => i3,
          s => s,
          Y => Y
        );

   -- Stimulus process
   stim_proc: process
   begin
        i0 <= '1'; i1 <= '0'; i2 <= '0'; i3 <= '1'; s <= "00"; wait for 100 ns;
        s <= "01"; wait for 100 ns;
        s <= "10"; wait for 100 ns;
        s <= "11"; wait for 100 ns;
        wait;
   end process;

END;
