LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

LIBRARY lpm;
USE lpm.lpm_components.ALL;

ENTITY singleCycleProc IS
	PORT (
		GReset, GClock 					: IN STD_LOGIC;
		ValueSelect 					: IN STD_LOGIC_VECTOR(2 downto 0);
		MuxOut 						: OUT STD_LOGIC_VECTOR(7 downto 0);
		InstructionOut 					: OUT STD_LOGIC_VECTOR(31 downto 0);
		BranchOut, ZeroOut, MemWriteOut, RegWriteOut 	: OUT STD_LOGIC);
END singleCycleProc;

ARCHITECTURE rtl OF singleCycleProc IS

COMPONENT eightBitAdder
	PORT (
		i_x		: IN STD_LOGIC_VECTOR(7 downto 0);
		i_y		: IN STD_LOGIC_VECTOR(7 downto 0);
		i_cin		: IN STD_LOGIC;
		o_cout		: OUT STD_LOGIC;
		o_s		: OUT STD_LOGIC_VECTOR(7 downto 0));
END COMPONENT;

COMPONENT eightBit8x3MUX
	PORT (
		i_sel						: IN 	STD_LOGIC_VECTOR(2 downto 0);
		i_A0, i_A1, i_A2, i_A3, i_A4, i_A5, i_A6, i_A7  : IN 	STD_LOGIC_VECTOR(7 downto 0);
		o_q						: OUT	STD_LOGIC_VECTOR(7 downto 0));
END COMPONENT;

COMPONENT lpm_ram_dq
	GENERIC (
            LPM_WIDTH: POSITIVE;
            LPM_TYPE : STRING := L_RAM_DQ;
            LPM_WIDTHAD: POSITIVE;
            LPM_NUMWORDS: STRING := "UNUSED";
            LPM_FILE: STRING := "UNUSED";
            LPM_INDATA: STRING := "REGISTERED";
            LPM_ADDRESS_CONTROL : STRING := "REGISTERED";
            LPM_OUTDATA: STRING := "REGISTERED");
   	PORT    (
            data     : IN STD_LOGIC_VECTOR(LPM_WIDTH-1 DOWNTO 0);
            we       : IN STD_LOGIC := '1';
            inclock  : IN STD_LOGIC := '1';
            outclock : IN STD_LOGIC := '1';
            address  : IN STD_LOGIC_VECTOR(LPM_WIDTHAD-1 DOWNTO 0);
            q        : OUT STD_LOGIC_VECTOR (LPM_WIDTH-1 DOWNTO 0));
END COMPONENT;
	

SIGNAL int_PC : STD_LOGIC_VECTOR(7 downto 0);
SIGNAL int_readData1, int_readData2 : STD_LOGIC_VECTOR(7 downto 0);
SIGNAL int_writeData : STD_LOGIC_VECTOR(7 downto 0);
SIGNAL int_regDst, int_jump, int_memRead, int_memToReg, int_aluSrc : STD_LOGIC;
SIGNAL int_aluOp : STD_LOGIC_VECTOR(2 downto 0);

SIGNAL int_aluRes : STD_LOGIC_VECTOR(7 downto 0);
SIGNAL int_muxOther : STD_LOGIC_VECTOR(7 downto 0);

BEGIN

int_muxOther <= '0' & int_regDst & int_jump & int_memRead & int_memToReg & int_aluOp(1) & int_aluOp(0) & int_aluSrc;

ioMUX: eightBit8x3MUX
	PORT MAP (	i_sel => ValueSelect,
			i_A0 => int_PC,
			i_A1 => int_aluRes,
			i_A2 => int_readData1,
			i_A3 => int_readData2,
			i_A4 => int_writeData,
			i_A5 => int_muxOther,
			i_A6 => int_muxOther,
			i_A7 => int_muxOther);

END rtl;