Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8517ef3342c41c8b7ad564fd593f341 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot speaker_control_tb_behav xil_defaultlib.speaker_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.speaker_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot speaker_control_tb_behav
