<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.806</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7750742</Best-caseLatency>
            <Average-caseLatency>7750742</Average-caseLatency>
            <Worst-caseLatency>7750742</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.810 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.810 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.810 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>7750678</DataflowPipelineThroughput>
            <Interval-min>7750678</Interval-min>
            <Interval-max>7750678</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/ResidualBlock.cpp:240</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>426</BRAM_18K>
            <DSP>30</DSP>
            <FF>6849</FF>
            <LUT>7498</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v103_address0</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_ce0</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_d0</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_q0</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_we0</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_address1</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_ce1</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_d1</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_q1</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v103_we1</name>
            <Object>v103</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_address0</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_ce0</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_d0</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_q0</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_we0</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_address1</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_ce1</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_d1</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_q1</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v104_we1</name>
            <Object>v104</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_address0</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_ce0</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_d0</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_q0</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_we0</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_address1</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_ce1</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_d1</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_q1</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v105_we1</name>
            <Object>v105</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_address0</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_ce0</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_d0</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_q0</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_we0</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_address1</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_ce1</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_d1</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_q1</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v106_we1</name>
            <Object>v106</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node6_U0</InstName>
                    <ModuleName>node6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>92</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_node6_Pipeline_loop27_loop28_loop29_fu_34</InstName>
                            <ModuleName>node6_Pipeline_loop27_loop28_loop29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln210_1_fu_118_p2 add_ln210_fu_133_p2 add_ln211_fu_248_p2 mul_5ns_7ns_11_1_1_U1 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2 add_ln212_fu_195_p2 add_ln211_1_fu_201_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_node6_Pipeline_loop30_loop31_loop32_fu_40</InstName>
                            <ModuleName>node6_Pipeline_loop30_loop31_loop32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln218_1_fu_180_p2 add_ln218_fu_195_p2 add_ln219_fu_241_p2 empty_fu_330_p2 empty_11_fu_340_p2 empty_12_fu_354_p2 empty_13_fu_364_p2 sub_ln223_fu_423_p2 add_ln223_fu_433_p2 mul_5ns_7ns_11_1_1_U6 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7 add_ln220_fu_279_p2 add_ln219_1_fu_285_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v94_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node5_U0</InstName>
                    <ModuleName>node5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <BindInstances>v76_U v77_U add_ln169_1_fu_315_p2 add_ln169_fu_762_p2 add_ln170_fu_836_p2 add_ln171_fu_551_p2 add_ln172_fu_571_p2 add_ln173_fu_612_p2 empty_fu_795_p2 empty_15_fu_857_p2 empty_17_fu_804_p2 empty_18_fu_911_p2 mul_5ns_7ns_11_1_1_U16 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17 empty_24_fu_817_p2 mac_muladd_12s_6ns_7s_16_4_1_U18 mac_muladd_12s_6ns_7s_16_4_1_U18 add_ln182_fu_942_p2 fmul_32ns_32ns_32_4_max_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U14 add_ln174_fu_733_p2 add_ln173_1_fu_435_p2 add_ln172_1_fu_449_p2 add_ln171_1_fu_463_p2 add_ln170_1_fu_477_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <BindInstances>add_ln142_fu_96_p2 fmul_32ns_32ns_32_4_max_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U27</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>113</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_node3_Pipeline_loop12_loop13_loop14_fu_26</InstName>
                            <ModuleName>node3_Pipeline_loop12_loop13_loop14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>26</ID>
                            <BindInstances>add_ln111_1_fu_118_p2 add_ln111_fu_133_p2 add_ln112_fu_248_p2 mul_5ns_7ns_11_1_1_U33 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34 add_ln113_fu_195_p2 add_ln112_1_fu_201_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_node3_Pipeline_loop15_loop16_loop17_fu_32</InstName>
                            <ModuleName>node3_Pipeline_loop15_loop16_loop17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <BindInstances>add_ln119_1_fu_155_p2 add_ln119_fu_167_p2 add_ln120_fu_279_p2 empty_fu_298_p2 empty_30_fu_313_p2 mul_5ns_7ns_11_1_1_U36 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37 add_ln121_fu_229_p2 add_ln120_1_fu_235_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v47_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>119</ID>
                    <BindInstances>v29_U v30_U add_ln70_1_fu_316_p2 add_ln70_fu_769_p2 add_ln71_fu_843_p2 add_ln72_fu_552_p2 add_ln73_fu_572_p2 add_ln74_fu_613_p2 empty_fu_802_p2 empty_32_fu_864_p2 mul_5ns_7ns_11_1_1_U45 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46 ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46 empty_39_fu_814_p2 empty_40_fu_824_p2 mac_muladd_12s_6ns_7s_16_4_1_U47 empty_42_fu_925_p2 mac_muladd_12s_6ns_7s_16_4_1_U47 add_ln83_fu_949_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U43 add_ln75_fu_740_p2 add_ln74_1_fu_436_p2 add_ln73_1_fu_450_p2 add_ln72_1_fu_464_p2 add_ln71_1_fu_478_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                    <BindInstances>add_ln41_1_fu_193_p2 add_ln41_fu_288_p2 add_ln42_fu_308_p2 sub_ln46_fu_351_p2 add_ln46_fu_361_p2 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U52 add_ln43_fu_252_p2 add_ln42_1_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>135</ID>
                    <BindInstances>add_ln21_1_fu_139_p2 add_ln21_fu_230_p2 add_ln22_fu_250_p2 sub_ln26_fu_293_p2 add_ln26_fu_303_p2 add_ln23_fu_189_p2 add_ln22_1_fu_195_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v112_U v111_U v110_U v109_U v108_U v107_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node6_Pipeline_loop27_loop28_loop29</Name>
            <Loops>
                <loop27_loop28_loop29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53829</Best-caseLatency>
                    <Average-caseLatency>53829</Average-caseLatency>
                    <Worst-caseLatency>53829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53829</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop27_loop28_loop29>
                        <Name>loop27_loop28_loop29</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53827</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop27_loop28_loop29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:212</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop27_loop28_loop29>
                            <Name>loop27_loop28_loop29</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:210</SourceLocation>
                        </loop27_loop28_loop29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>201</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_118_p2" SOURCE="src/ResidualBlock.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_133_p2" SOURCE="src/ResidualBlock.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_248_p2" SOURCE="src/ResidualBlock.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1" SOURCE="src/ResidualBlock.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop27_loop28_loop29" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2" SOURCE="src/ResidualBlock.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_195_p2" SOURCE="src/ResidualBlock.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop27_loop28_loop29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_1_fu_201_p2" SOURCE="src/ResidualBlock.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln211_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node6_Pipeline_loop30_loop31_loop32</Name>
            <Loops>
                <loop30_loop31_loop32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53832</Best-caseLatency>
                    <Average-caseLatency>53832</Average-caseLatency>
                    <Worst-caseLatency>53832</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53832</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop30_loop31_loop32>
                        <Name>loop30_loop31_loop32</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53830</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop30_loop31_loop32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop30_loop31_loop32>
                            <Name>loop30_loop31_loop32</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:219</SourceLocation>
                        </loop30_loop31_loop32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>313</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>519</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_1_fu_180_p2" SOURCE="src/ResidualBlock.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_195_p2" SOURCE="src/ResidualBlock.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_241_p2" SOURCE="src/ResidualBlock.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_330_p2" SOURCE="src/ResidualBlock.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="sub" PRAGMA="" RTLNAME="empty_11_fu_340_p2" SOURCE="src/ResidualBlock.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_354_p2" SOURCE="src/ResidualBlock.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="sub" PRAGMA="" RTLNAME="empty_13_fu_364_p2" SOURCE="src/ResidualBlock.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_fu_423_p2" SOURCE="src/ResidualBlock.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_433_p2" SOURCE="src/ResidualBlock.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U6" SOURCE="src/ResidualBlock.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln226_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7" SOURCE="src/ResidualBlock.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_279_p2" SOURCE="src/ResidualBlock.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop30_loop31_loop32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_285_p2" SOURCE="src/ResidualBlock.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>107664</Best-caseLatency>
                    <Average-caseLatency>107664</Average-caseLatency>
                    <Worst-caseLatency>107664</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>107664</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:209</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>105</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>521</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>974</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v94_U" SOURCE="src/ResidualBlock.cpp:209" STORAGESIZE="32 53824 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node5</Name>
            <Loops>
                <loop21_loop22_loop23_loop24_loop25_loop26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7750677</Best-caseLatency>
                    <Average-caseLatency>7750677</Average-caseLatency>
                    <Worst-caseLatency>7750677</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.810 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.810 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.810 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7750677</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop21_loop22_loop23_loop24_loop25_loop26>
                        <Name>loop21_loop22_loop23_loop24_loop25_loop26</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7750656</TripCount>
                        <Latency>7750675</Latency>
                        <AbsoluteTimeLatency>25.810 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop21_loop22_loop23_loop24_loop25_loop26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:174</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop21_loop22_loop23_loop24_loop25_loop26>
                            <Name>loop21_loop22_loop23_loop24_loop25_loop26</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:173</SourceLocation>
                        </loop21_loop22_loop23_loop24_loop25_loop26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>105</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1703</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1687</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v76_U" SOURCE="src/ResidualBlock.cpp:167" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v76"/>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v77_U" SOURCE="src/ResidualBlock.cpp:168" STORAGESIZE="32 53824 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_315_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_762_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_836_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_551_p2" SOURCE="src/ResidualBlock.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_571_p2" SOURCE="src/ResidualBlock.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_612_p2" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_795_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_857_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_804_p2" SOURCE="src/ResidualBlock.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_18_fu_911_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U16" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U17" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_817_p2" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_7s_16_4_1_U18" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_7s_16_4_1_U18" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_942_p2" SOURCE="src/ResidualBlock.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="src/ResidualBlock.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="v88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="src/ResidualBlock.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="v89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_733_p2" SOURCE="src/ResidualBlock.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_435_p2" SOURCE="src/ResidualBlock.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_449_p2" SOURCE="src/ResidualBlock.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_463_p2" SOURCE="src/ResidualBlock.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop21_loop22_loop23_loop24_loop25_loop26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_1_fu_477_p2" SOURCE="src/ResidualBlock.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4</Name>
            <Loops>
                <loop18_loop19_loop20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50192</Best-caseLatency>
                    <Average-caseLatency>50192</Average-caseLatency>
                    <Worst-caseLatency>50192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop18_loop19_loop20>
                        <Name>loop18_loop19_loop20</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50190</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop18_loop19_loop20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop18_loop19_loop20>
                            <Name>loop18_loop19_loop20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:142</SourceLocation>
                        </loop18_loop19_loop20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>669</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>474</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_96_p2" SOURCE="src/ResidualBlock.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U28" SOURCE="src/ResidualBlock.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="v68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop18_loop19_loop20" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/ResidualBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="v69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3_Pipeline_loop12_loop13_loop14</Name>
            <Loops>
                <loop12_loop13_loop14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53829</Best-caseLatency>
                    <Average-caseLatency>53829</Average-caseLatency>
                    <Worst-caseLatency>53829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53829</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop12_loop13_loop14>
                        <Name>loop12_loop13_loop14</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53827</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop12_loop13_loop14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop12_loop13_loop14>
                            <Name>loop12_loop13_loop14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:111</SourceLocation>
                        </loop12_loop13_loop14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>201</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_118_p2" SOURCE="src/ResidualBlock.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_133_p2" SOURCE="src/ResidualBlock.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_248_p2" SOURCE="src/ResidualBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U33" SOURCE="src/ResidualBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34" SOURCE="src/ResidualBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34" SOURCE="src/ResidualBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U34" SOURCE="src/ResidualBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_195_p2" SOURCE="src/ResidualBlock.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_201_p2" SOURCE="src/ResidualBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3_Pipeline_loop15_loop16_loop17</Name>
            <Loops>
                <loop15_loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53832</Best-caseLatency>
                    <Average-caseLatency>53832</Average-caseLatency>
                    <Worst-caseLatency>53832</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.179 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.179 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53832</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop15_loop16_loop17>
                        <Name>loop15_loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>53824</TripCount>
                        <Latency>53830</Latency>
                        <AbsoluteTimeLatency>0.179 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop15_loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop15_loop16_loop17>
                            <Name>loop15_loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:120</SourceLocation>
                        </loop15_loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_155_p2" SOURCE="src/ResidualBlock.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_167_p2" SOURCE="src/ResidualBlock.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_279_p2" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_298_p2" SOURCE="src/ResidualBlock.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="sub" PRAGMA="" RTLNAME="empty_30_fu_313_p2" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U36" SOURCE="src/ResidualBlock.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37" SOURCE="src/ResidualBlock.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37" SOURCE="src/ResidualBlock.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37" SOURCE="src/ResidualBlock.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_229_p2" SOURCE="src/ResidualBlock.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_235_p2" SOURCE="src/ResidualBlock.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>107664</Best-caseLatency>
                    <Average-caseLatency>107664</Average-caseLatency>
                    <Worst-caseLatency>107664</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>107664</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:110</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>105</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>444</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>863</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v47_U" SOURCE="src/ResidualBlock.cpp:110" STORAGESIZE="32 53824 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop6_loop7_loop8_loop9_loop10_loop11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7750677</Best-caseLatency>
                    <Average-caseLatency>7750677</Average-caseLatency>
                    <Worst-caseLatency>7750677</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.810 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.810 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.810 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7750677</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8_loop9_loop10_loop11>
                        <Name>loop6_loop7_loop8_loop9_loop10_loop11</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7750656</TripCount>
                        <Latency>7750675</Latency>
                        <AbsoluteTimeLatency>25.810 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8_loop9_loop10_loop11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8_loop9_loop10_loop11>
                            <Name>loop6_loop7_loop8_loop9_loop10_loop11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:74</SourceLocation>
                        </loop6_loop7_loop8_loop9_loop10_loop11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>105</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1697</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1665</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v29_U" SOURCE="src/ResidualBlock.cpp:68" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v29"/>
                <BindNode BINDTYPE="storage" BRAM="105" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v30_U" SOURCE="src/ResidualBlock.cpp:69" STORAGESIZE="32 53824 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_316_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_769_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_843_p2" SOURCE="src/ResidualBlock.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_552_p2" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_572_p2" SOURCE="src/ResidualBlock.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_613_p2" SOURCE="src/ResidualBlock.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_802_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_864_p2" SOURCE="src/ResidualBlock.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U45" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U46" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_814_p2" SOURCE="src/ResidualBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_824_p2" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_7s_16_4_1_U47" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_925_p2" SOURCE="src/ResidualBlock.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_7s_16_4_1_U47" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_949_p2" SOURCE="src/ResidualBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="src/ResidualBlock.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="v41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="src/ResidualBlock.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="v42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_740_p2" SOURCE="src/ResidualBlock.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_436_p2" SOURCE="src/ResidualBlock.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_450_p2" SOURCE="src/ResidualBlock.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_464_p2" SOURCE="src/ResidualBlock.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10_loop11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_478_p2" SOURCE="src/ResidualBlock.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop3_loop4_loop5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50199</Best-caseLatency>
                    <Average-caseLatency>50199</Average-caseLatency>
                    <Worst-caseLatency>50199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop3_loop4_loop5>
                        <Name>loop3_loop4_loop5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50197</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop3_loop4_loop5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop3_loop4_loop5>
                            <Name>loop3_loop4_loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:41</SourceLocation>
                        </loop3_loop4_loop5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1136</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_193_p2" SOURCE="src/ResidualBlock.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_288_p2" SOURCE="src/ResidualBlock.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_308_p2" SOURCE="src/ResidualBlock.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_351_p2" SOURCE="src/ResidualBlock.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_361_p2" SOURCE="src/ResidualBlock.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="src/ResidualBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="v20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop3_loop4_loop5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="src/ResidualBlock.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="v21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop3_loop4_loop5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="src/ResidualBlock.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_252_p2" SOURCE="src/ResidualBlock.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_258_p2" SOURCE="src/ResidualBlock.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50179</Best-caseLatency>
                    <Average-caseLatency>50179</Average-caseLatency>
                    <Worst-caseLatency>50179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50177</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/ResidualBlock.cpp:21</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>369</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_139_p2" SOURCE="src/ResidualBlock.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_230_p2" SOURCE="src/ResidualBlock.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_250_p2" SOURCE="src/ResidualBlock.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln26_fu_293_p2" SOURCE="src/ResidualBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_303_p2" SOURCE="src/ResidualBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_189_p2" SOURCE="src/ResidualBlock.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_195_p2" SOURCE="src/ResidualBlock.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7750742</Best-caseLatency>
                    <Average-caseLatency>7750742</Average-caseLatency>
                    <Worst-caseLatency>7750742</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.810 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.810 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.810 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>7750678</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>7750678</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/ResidualBlock.cpp:240</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>426</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>30</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6849</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7498</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v112_U" SOURCE="src/ResidualBlock.cpp:251" STORAGESIZE="32 53824 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v112"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v111_U" SOURCE="src/ResidualBlock.cpp:249" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v110_U" SOURCE="src/ResidualBlock.cpp:247" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v110"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v109_U" SOURCE="src/ResidualBlock.cpp:245" STORAGESIZE="32 53824 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v108_U" SOURCE="src/ResidualBlock.cpp:243" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v108"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v107_U" SOURCE="src/ResidualBlock.cpp:241" STORAGESIZE="32 50176 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v107"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v112_U</Name>
            <ParentInst/>
            <StaticDepth>53824</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v111_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v110_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v109_U</Name>
            <ParentInst/>
            <StaticDepth>53824</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v108_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v107_U</Name>
            <ParentInst/>
            <StaticDepth>50176</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="v103" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v103_address0" name="v103_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v103_ce0" name="v103_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v103_d0" name="v103_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v103_q0" name="v103_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v103_we0" name="v103_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v103_address1" name="v103_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v103_ce1" name="v103_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v103_d1" name="v103_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v103_q1" name="v103_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v103_we1" name="v103_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v104" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v104_address0" name="v104_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v104_ce0" name="v104_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v104_d0" name="v104_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v104_q0" name="v104_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v104_we0" name="v104_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v104_address1" name="v104_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v104_ce1" name="v104_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v104_d1" name="v104_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v104_q1" name="v104_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v104_we1" name="v104_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v105" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v105_address0" name="v105_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v105_ce0" name="v105_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v105_d0" name="v105_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v105_q0" name="v105_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v105_we0" name="v105_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v105_address1" name="v105_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v105_ce1" name="v105_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v105_d1" name="v105_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v105_q1" name="v105_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v105_we1" name="v105_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v106" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v106_address0" name="v106_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v106_ce0" name="v106_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v106_d0" name="v106_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v106_q0" name="v106_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v106_we0" name="v106_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v106_address1" name="v106_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v106_ce1" name="v106_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v106_d1" name="v106_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v106_q1" name="v106_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v106_we1" name="v106_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v103_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v103_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v103_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v103_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v103_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v103_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v103_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v103_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v103_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v103_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v103_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v103_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v103_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v103"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v104_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v104_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v104_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v104_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v104_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v104_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v104_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v104_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v104"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v105_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v105_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v105_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v105_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v105_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v105_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v105_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v105_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v105"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v106_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v106_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v106_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v106_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v106_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v106_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v106_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v106_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v106"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v103_address0">out, 16</column>
                    <column name="v103_address1">out, 16</column>
                    <column name="v103_d0">out, 32</column>
                    <column name="v103_d1">out, 32</column>
                    <column name="v103_q0">in, 32</column>
                    <column name="v103_q1">in, 32</column>
                    <column name="v104_address0">out, 12</column>
                    <column name="v104_address1">out, 12</column>
                    <column name="v104_d0">out, 32</column>
                    <column name="v104_d1">out, 32</column>
                    <column name="v104_q0">in, 32</column>
                    <column name="v104_q1">in, 32</column>
                    <column name="v105_address0">out, 12</column>
                    <column name="v105_address1">out, 12</column>
                    <column name="v105_d0">out, 32</column>
                    <column name="v105_d1">out, 32</column>
                    <column name="v105_q0">in, 32</column>
                    <column name="v105_q1">in, 32</column>
                    <column name="v106_address0">out, 16</column>
                    <column name="v106_address1">out, 16</column>
                    <column name="v106_d0">out, 32</column>
                    <column name="v106_d1">out, 32</column>
                    <column name="v106_q0">in, 32</column>
                    <column name="v106_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v103">in, float*</column>
                    <column name="v104">in, float*</column>
                    <column name="v105">in, float*</column>
                    <column name="v106">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v103">v103_address0, port, offset</column>
                    <column name="v103">v103_ce0, port, </column>
                    <column name="v103">v103_d0, port, </column>
                    <column name="v103">v103_q0, port, </column>
                    <column name="v103">v103_we0, port, </column>
                    <column name="v103">v103_address1, port, offset</column>
                    <column name="v103">v103_ce1, port, </column>
                    <column name="v103">v103_d1, port, </column>
                    <column name="v103">v103_q1, port, </column>
                    <column name="v103">v103_we1, port, </column>
                    <column name="v104">v104_address0, port, offset</column>
                    <column name="v104">v104_ce0, port, </column>
                    <column name="v104">v104_d0, port, </column>
                    <column name="v104">v104_q0, port, </column>
                    <column name="v104">v104_we0, port, </column>
                    <column name="v104">v104_address1, port, offset</column>
                    <column name="v104">v104_ce1, port, </column>
                    <column name="v104">v104_d1, port, </column>
                    <column name="v104">v104_q1, port, </column>
                    <column name="v104">v104_we1, port, </column>
                    <column name="v105">v105_address0, port, offset</column>
                    <column name="v105">v105_ce0, port, </column>
                    <column name="v105">v105_d0, port, </column>
                    <column name="v105">v105_q0, port, </column>
                    <column name="v105">v105_we0, port, </column>
                    <column name="v105">v105_address1, port, offset</column>
                    <column name="v105">v105_ce1, port, </column>
                    <column name="v105">v105_d1, port, </column>
                    <column name="v105">v105_q1, port, </column>
                    <column name="v105">v105_we1, port, </column>
                    <column name="v106">v106_address0, port, offset</column>
                    <column name="v106">v106_ce0, port, </column>
                    <column name="v106">v106_d0, port, </column>
                    <column name="v106">v106_q0, port, </column>
                    <column name="v106">v106_we0, port, </column>
                    <column name="v106">v106_address1, port, offset</column>
                    <column name="v106">v106_ce1, port, </column>
                    <column name="v106">v106_d1, port, </column>
                    <column name="v106">v106_q1, port, </column>
                    <column name="v106">v106_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:44" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:76" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:114" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:122" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:145" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:175" status="valid" parentFunction="node5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:213" status="valid" parentFunction="node6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/ResidualBlock.cpp:221" status="valid" parentFunction="node6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="src/ResidualBlock.cpp:240" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:242" status="valid" parentFunction="forward" variable="v107" isDirective="0" options="variable=v107 depth=50176"/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:244" status="valid" parentFunction="forward" variable="v108" isDirective="0" options="variable=v108 depth=50176"/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:246" status="valid" parentFunction="forward" variable="v109" isDirective="0" options="variable=v109 depth=53824"/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:248" status="valid" parentFunction="forward" variable="v110" isDirective="0" options="variable=v110 depth=50176"/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:250" status="valid" parentFunction="forward" variable="v111" isDirective="0" options="variable=v111 depth=50176"/>
        <Pragma type="stream" location="src/ResidualBlock.cpp:252" status="valid" parentFunction="forward" variable="v112" isDirective="0" options="variable=v112 depth=53824"/>
    </PragmaReport>
</profile>

