{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526923955796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526923955802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 22:02:35 2018 " "Processing started: Mon May 21 22:02:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526923955802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923955802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923955802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526923956476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_tt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_tt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_tt " "Found entity 1: mux8_tt" {  } { { "mux8_tt.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8_tt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32bit " "Found entity 1: ripple_carry_adder_32bit" {  } { { "ripple_carry_adder_32bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32 " "Found entity 1: ripple_carry_adder_32" {  } { { "ripple_carry_adder_32.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r8 " "Found entity 1: r8" {  } { { "r8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r7 " "Found entity 1: r7" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r6 " "Found entity 1: r6" {  } { { "r6.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred_thirty_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred_thirty_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred_thirty_two " "Found entity 1: r5_hundred_thirty_two" {  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_thirty_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred_sixty_four.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred_sixty_four.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred_sixty_four " "Found entity 1: r5_hundred_sixty_four" {  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_sixty_four.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5_hundred.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5_hundred.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5_hundred " "Found entity 1: r5_hundred" {  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r5 " "Found entity 1: r5" {  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r4 " "Found entity 1: r4" {  } { { "r4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r3_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r3_16bit " "Found entity 1: r3_16bit" {  } { { "r3_16bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r3_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r3_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r3_8bit " "Found entity 1: r3_8bit" {  } { { "r3_8bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r3_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r3 " "Found entity 1: r3" {  } { { "r3.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r2_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r2_16bit " "Found entity 1: r2_16bit" {  } { { "r2_16bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r2_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r2_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r2_8bit " "Found entity 1: r2_8bit" {  } { { "r2_8bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r2_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r2 " "Found entity 1: r2" {  } { { "r2.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r1_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r1_16bit " "Found entity 1: r1_16bit" {  } { { "r1_16bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r1_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r1_8bit " "Found entity 1: r1_8bit" {  } { { "r1_8bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(21) " "Verilog HDL information at memory.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/memory.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526923971061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copy_control_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copy_control_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copy_control_v1 " "Found entity 1: copy_control_v1" {  } { { "copy_control_v1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/copy_control_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_2 " "Found entity 1: barrel_shift_level_2" {  } { { "barrel_shift_level_2.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/barrel_shift_level_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file micro_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 micro_control " "Found entity 1: micro_control" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "cr.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/cr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_five.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_five.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_five-SYN " "Found design unit 1: decoder_five-SYN" {  } { { "Decoder_Five.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/Decoder_Five.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Five " "Found entity 1: Decoder_Five" {  } { { "Decoder_Five.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/Decoder_Five.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_one-SYN " "Found design unit 1: constant_one-SYN" {  } { { "constant_one.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/constant_one.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971534 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_one " "Found entity 1: constant_one" {  } { { "constant_one.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/constant_one.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_bit " "Found entity 1: ripple_carry_adder_bit" {  } { { "ripple_carry_adder_bit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cr_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cr_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr_test-SYN " "Found design unit 1: cr_test-SYN" {  } { { "cr_test.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/cr_test.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971539 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr_test " "Found entity 1: cr_test" {  } { { "cr_test.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/cr_test.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapping-SYN " "Found design unit 1: mapping-SYN" {  } { { "mapping.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapping " "Found entity 1: mapping" {  } { { "mapping.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iadd-SYN " "Found design unit 1: iadd-SYN" {  } { { "iadd.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iadd.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971543 ""} { "Info" "ISGN_ENTITY_NAME" "1 iadd " "Found entity 1: iadd" {  } { { "iadd.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iadd.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapping_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_instruction " "Found entity 1: mapping_instruction" {  } { { "mapping_instruction.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isub-SYN " "Found design unit 1: isub-SYN" {  } { { "isub.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/isub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971545 ""} { "Info" "ISGN_ENTITY_NAME" "1 isub " "Found entity 1: isub" {  } { { "isub.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/isub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nop-SYN " "Found design unit 1: nop-SYN" {  } { { "nop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/nop.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971548 ""} { "Info" "ISGN_ENTITY_NAME" "1 nop " "Found entity 1: nop" {  } { { "nop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/nop.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bipush.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bipush.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bipush-SYN " "Found design unit 1: bipush-SYN" {  } { { "bipush.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971549 ""} { "Info" "ISGN_ENTITY_NAME" "1 bipush " "Found entity 1: bipush" {  } { { "bipush.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifeq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifeq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifeq-SYN " "Found design unit 1: ifeq-SYN" {  } { { "ifeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ifeq.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifeq " "Found entity 1: ifeq" {  } { { "ifeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ifeq.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file goto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 goto-SYN " "Found design unit 1: goto-SYN" {  } { { "goto.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/goto.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971552 ""} { "Info" "ISGN_ENTITY_NAME" "1 goto " "Found entity 1: goto" {  } { { "goto.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/goto.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iflt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iflt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iflt-SYN " "Found design unit 1: iflt-SYN" {  } { { "iflt.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iflt.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971555 ""} { "Info" "ISGN_ENTITY_NAME" "1 iflt " "Found entity 1: iflt" {  } { { "iflt.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iflt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_icmpeq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_icmpeq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_icmpeq-SYN " "Found design unit 1: if_icmpeq-SYN" {  } { { "if_icmpeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/if_icmpeq.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971556 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_icmpeq " "Found entity 1: if_icmpeq" {  } { { "if_icmpeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/if_icmpeq.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iload-SYN " "Found design unit 1: iload-SYN" {  } { { "iload.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971558 ""} { "Info" "ISGN_ENTITY_NAME" "1 iload " "Found entity 1: iload" {  } { { "iload.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "istore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file istore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 istore-SYN " "Found design unit 1: istore-SYN" {  } { { "istore.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971559 ""} { "Info" "ISGN_ENTITY_NAME" "1 istore " "Found entity 1: istore" {  } { { "istore.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-SYN " "Found design unit 1: inc-SYN" {  } { { "inc.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971561 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "inc.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dup-SYN " "Found design unit 1: dup-SYN" {  } { { "dup.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/dup.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971562 ""} { "Info" "ISGN_ENTITY_NAME" "1 dup " "Found entity 1: dup" {  } { { "dup.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/dup.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iand-SYN " "Found design unit 1: iand-SYN" {  } { { "iand.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iand.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971564 ""} { "Info" "ISGN_ENTITY_NAME" "1 iand " "Found entity 1: iand" {  } { { "iand.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iand.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ior-SYN " "Found design unit 1: ior-SYN" {  } { { "ior.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ior.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ior " "Found entity 1: ior" {  } { { "ior.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ior.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pop-SYN " "Found design unit 1: pop-SYN" {  } { { "pop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/pop.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971567 ""} { "Info" "ISGN_ENTITY_NAME" "1 pop " "Found entity 1: pop" {  } { { "pop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/pop.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swap-SYN " "Found design unit 1: swap-SYN" {  } { { "swap.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/swap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971570 ""} { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "swap.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/swap.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wide-SYN " "Found design unit 1: wide-SYN" {  } { { "wide.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/wide.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971572 ""} { "Info" "ISGN_ENTITY_NAME" "1 wide " "Found entity 1: wide" {  } { { "wide.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/wide.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ireturn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ireturn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ireturn-SYN " "Found design unit 1: ireturn-SYN" {  } { { "ireturn.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ireturn.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971573 ""} { "Info" "ISGN_ENTITY_NAME" "1 ireturn " "Found entity 1: ireturn" {  } { { "ireturn.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ireturn.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invoke.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invoke.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invoke-SYN " "Found design unit 1: invoke-SYN" {  } { { "invoke.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/invoke.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971574 ""} { "Info" "ISGN_ENTITY_NAME" "1 invoke " "Found entity 1: invoke" {  } { { "invoke.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/invoke.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldc_w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldc_w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldc_w-SYN " "Found design unit 1: ldc_w-SYN" {  } { { "ldc_w.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ldc_w.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971576 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldc_w " "Found entity 1: ldc_w" {  } { { "ldc_w.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ldc_w.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file to_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 to_bus " "Found entity 1: to_bus" {  } { { "to_bus.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/to_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapp_dec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapp_dec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapp_dec " "Found entity 1: mapp_dec" {  } { { "mapp_dec.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapp_dec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iload_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iload_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iload_two-SYN " "Found design unit 1: iload_two-SYN" {  } { { "iload_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload_two.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971580 ""} { "Info" "ISGN_ENTITY_NAME" "1 iload_two " "Found entity 1: iload_two" {  } { { "iload_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload_two.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "istore_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file istore_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 istore_two-SYN " "Found design unit 1: istore_two-SYN" {  } { { "istore_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore_two.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971582 ""} { "Info" "ISGN_ENTITY_NAME" "1 istore_two " "Found entity 1: istore_two" {  } { { "istore_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore_two.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bipush_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bipush_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bipush_two-SYN " "Found design unit 1: bipush_two-SYN" {  } { { "bipush_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush_two.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971583 ""} { "Info" "ISGN_ENTITY_NAME" "1 bipush_two " "Found entity 1: bipush_two" {  } { { "bipush_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush_two.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_instr_two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapping_instr_two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_instr_two " "Found entity 1: mapping_instr_two" {  } { { "mapping_instr_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instr_two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_two-SYN " "Found design unit 1: inc_two-SYN" {  } { { "inc_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc_two.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971587 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_two " "Found entity 1: inc_two" {  } { { "inc_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc_two.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526923971746 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "memory inst55555 " "Block or symbol \"memory\" of instance \"inst55555\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 568 384 632 776 "inst55555" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526923971749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "data_path inst2 " "Block or symbol \"data_path\" of instance \"inst2\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 112 800 1192 592 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526923971749 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 504 704 736 536 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_control micro_control:inst555 " "Elaborating entity \"micro_control\" for hierarchy \"micro_control:inst555\"" {  } { { "CPU.bdf" "inst555" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 24 208 504 600 "inst555" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971751 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst32 " "Block or symbol \"AND2\" of instance \"inst32\" overlaps another block or symbol" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1440 -112 -48 1488 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1526923971753 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "F " "Found inconsistent dimensions for element \"F\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 80 1248 1289 96 "f\[0\]" "" } { 96 1248 1289 112 "f\[1\]" "" } { 112 1248 1289 128 "f\[2\]" "" } { 128 1248 1289 144 "f\[3\]" "" } { 144 1248 1289 160 "f\[4\]" "" } { 160 1248 1289 176 "f\[5\]" "" } { 176 1248 1289 192 "f\[6\]" "" } { 192 1248 1289 208 "f\[7\]" "" } { 208 1248 1289 224 "f\[8\]" "" } { 224 1248 1289 240 "f\[9\]" "" } { 240 1248 1297 256 "f\[10\]" "" } { 256 1248 1297 272 "f\[11\]" "" } { 272 1248 1297 288 "f\[12\]" "" } { 288 1248 1297 304 "f\[13\]" "" } { 304 1248 1297 320 "f\[14\]" "" } { 320 1248 1297 336 "f\[15\]" "" } { 336 1248 1297 352 "f\[16\]" "" } { 352 1248 1297 368 "f\[17\]" "" } { 368 1248 1297 384 "f\[18\]" "" } { 384 1248 1297 400 "f\[19\]" "" } { 400 1248 1297 416 "f\[20\]" "" } { 416 1248 1297 432 "f\[21\]" "" } { 432 1248 1297 448 "f\[22\]" "" } { 448 1248 1297 464 "f\[23\]" "" } { 464 1248 1297 480 "f\[24\]" "" } { 480 1248 1297 496 "f\[25\]" "" } { 496 1248 1297 512 "f\[26\]" "" } { 512 1248 1297 528 "f\[27\]" "" } { 528 1248 1297 544 "f\[28\]" "" } { 544 1248 1297 560 "f\[29\]" "" } { 560 1248 1297 576 "f\[30\]" "" } { 576 1248 1297 592 "f\[31\]" "" } { 688 1664 1728 704 "f\[1\]" "" } { 704 1672 1728 720 "f\[3\]" "" } { 1288 1248 1307 1304 "f\[5\]" "" } { 1840 984 1032 1856 "f\[5\]" "" } { 1832 1376 1424 1848 "f\[5\]" "" } { 1856 984 1032 1872 "f\[1\]" "" } { 1024 1272 1313 1040 "f\[2\]" "" } { 1080 976 1032 1096 "f\[4\]" "" } { 1064 984 1033 1080 "f\[15\]" "" } { 1032 1344 1393 1048 "f\[15\]" "" } { 1832 1208 1249 1848 "f\[6\]" "" } { 704 360 401 720 "f\[2\]" "" } { 720 360 401 736 "f\[5\]" "" } { 736 368 409 752 "f\[6\]" "" } { 1304 1272 1313 1320 "f\[6\]" "" } { 1168 1728 1774 1184 "f\[4\]" "" } { 1184 1712 1760 1200 "f\[9\]" "" } { 1864 1208 1249 1880 "f\[9\]" "" } { 1848 1400 1441 1864 "f\[9\]" "" } { 1864 1400 1449 1880 "f\[10\]" "" } { 1872 1008 1057 1888 "f\[10\]" "" } { 736 1704 1753 752 "f\[10\]" "" } { 1880 1208 1249 1896 "f\[8\]" "" } { 1320 1272 1313 1336 "f\[8\]" "" } { 752 368 409 768 "f\[8\]" "" } { 1888 1008 1049 1904 "f\[8\]" "" } { 1128 1008 1049 1144 "f\[7\]" "" } { 1880 1400 1449 1896 "f\[14\]" "" } { 1896 1208 1257 1912 "f\[14\]" "" } { 1904 1008 1057 1920 "f\[14\]" "" } { 1200 1736 1785 1216 "f\[14\]" "" } { 1920 1008 1057 1936 "f\[11\]" "" } { 1896 1400 1449 1912 "f\[11\]" "" } { 1952 1008 1057 1968 "f\[12\]" "" } { 2832 1264 1320 2848 "f\[12\]" "" } { 1968 1008 1057 1984 "f\[19\]" "" } { 2664 1136 1185 2680 "f\[11\]" "" } { 2680 1144 1185 2696 "f\[7\]" "" } { 2696 1136 1185 2712 "f\[19\]" "" } { 1216 1736 1785 1232 "f\[17\]" "" } { 3080 1400 1488 3096 "f\[18\]" "" } { 1928 1208 1257 1944 "f\[18\]" "" } { 1080 1288 1329 1096 "f\[3\]" "" } { 768 1704 1753 784 "f\[13\]" "" } { 2000 1008 1057 2016 "f\[13\]" "" } { 1944 1208 1257 1960 "f\[13\]" "" } { 3112 1416 1488 3128 "f\[20\]" "" } { 1960 1208 1257 1976 "f\[20\]" "" } { 720 1672 1728 736 "f\[24\]" "" } { 832 1704 1755 848 "f\[24\]" "" } { 1936 1008 1057 1952 "f\[28\]" "" } { 1912 1208 1257 1928 "f\[28\]" "" } { 752 1704 1753 768 "f\[28\]" "" } { 2184 1440 1504 2200 "f\[9\]" "" } { 2008 904 953 2024 "f\[20\]" "" } { 1976 1208 1257 1992 "f\[23\]" "" } { 2712 1152 1201 2728 "f\[23\]" "" } { 2192 1504 1680 2208 "F" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971753 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "f " "Converted elements in bus name \"f\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[0\] f0 " "Converted element name(s) from \"f\[0\]\" to \"f0\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 80 1248 1289 96 "f\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[1\] f1 " "Converted element name(s) from \"f\[1\]\" to \"f1\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 96 1248 1289 112 "f\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[2\] f2 " "Converted element name(s) from \"f\[2\]\" to \"f2\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 112 1248 1289 128 "f\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[3\] f3 " "Converted element name(s) from \"f\[3\]\" to \"f3\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 128 1248 1289 144 "f\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[4\] f4 " "Converted element name(s) from \"f\[4\]\" to \"f4\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 144 1248 1289 160 "f\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[5\] f5 " "Converted element name(s) from \"f\[5\]\" to \"f5\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 160 1248 1289 176 "f\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[6\] f6 " "Converted element name(s) from \"f\[6\]\" to \"f6\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 176 1248 1289 192 "f\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[7\] f7 " "Converted element name(s) from \"f\[7\]\" to \"f7\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 192 1248 1289 208 "f\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[8\] f8 " "Converted element name(s) from \"f\[8\]\" to \"f8\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 208 1248 1289 224 "f\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[9\] f9 " "Converted element name(s) from \"f\[9\]\" to \"f9\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 224 1248 1289 240 "f\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[10\] f10 " "Converted element name(s) from \"f\[10\]\" to \"f10\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 240 1248 1297 256 "f\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[11\] f11 " "Converted element name(s) from \"f\[11\]\" to \"f11\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 256 1248 1297 272 "f\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[12\] f12 " "Converted element name(s) from \"f\[12\]\" to \"f12\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 272 1248 1297 288 "f\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[13\] f13 " "Converted element name(s) from \"f\[13\]\" to \"f13\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 288 1248 1297 304 "f\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[14\] f14 " "Converted element name(s) from \"f\[14\]\" to \"f14\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 304 1248 1297 320 "f\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[15\] f15 " "Converted element name(s) from \"f\[15\]\" to \"f15\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 320 1248 1297 336 "f\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[16\] f16 " "Converted element name(s) from \"f\[16\]\" to \"f16\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 336 1248 1297 352 "f\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[17\] f17 " "Converted element name(s) from \"f\[17\]\" to \"f17\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 352 1248 1297 368 "f\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[18\] f18 " "Converted element name(s) from \"f\[18\]\" to \"f18\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 368 1248 1297 384 "f\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[19\] f19 " "Converted element name(s) from \"f\[19\]\" to \"f19\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 384 1248 1297 400 "f\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[20\] f20 " "Converted element name(s) from \"f\[20\]\" to \"f20\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 400 1248 1297 416 "f\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[21\] f21 " "Converted element name(s) from \"f\[21\]\" to \"f21\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 416 1248 1297 432 "f\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[22\] f22 " "Converted element name(s) from \"f\[22\]\" to \"f22\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 432 1248 1297 448 "f\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[23\] f23 " "Converted element name(s) from \"f\[23\]\" to \"f23\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 448 1248 1297 464 "f\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[24\] f24 " "Converted element name(s) from \"f\[24\]\" to \"f24\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 464 1248 1297 480 "f\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[25\] f25 " "Converted element name(s) from \"f\[25\]\" to \"f25\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 480 1248 1297 496 "f\[25\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[26\] f26 " "Converted element name(s) from \"f\[26\]\" to \"f26\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 496 1248 1297 512 "f\[26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[27\] f27 " "Converted element name(s) from \"f\[27\]\" to \"f27\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 512 1248 1297 528 "f\[27\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[28\] f28 " "Converted element name(s) from \"f\[28\]\" to \"f28\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 528 1248 1297 544 "f\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[29\] f29 " "Converted element name(s) from \"f\[29\]\" to \"f29\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 544 1248 1297 560 "f\[29\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[30\] f30 " "Converted element name(s) from \"f\[30\]\" to \"f30\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 560 1248 1297 576 "f\[30\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[31\] f31 " "Converted element name(s) from \"f\[31\]\" to \"f31\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 576 1248 1297 592 "f\[31\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[1\] f1 " "Converted element name(s) from \"f\[1\]\" to \"f1\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 688 1664 1728 704 "f\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[3\] f3 " "Converted element name(s) from \"f\[3\]\" to \"f3\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 704 1672 1728 720 "f\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[5\] f5 " "Converted element name(s) from \"f\[5\]\" to \"f5\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1288 1248 1307 1304 "f\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[5\] f5 " "Converted element name(s) from \"f\[5\]\" to \"f5\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1840 984 1032 1856 "f\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[5\] f5 " "Converted element name(s) from \"f\[5\]\" to \"f5\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1832 1376 1424 1848 "f\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[1\] f1 " "Converted element name(s) from \"f\[1\]\" to \"f1\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1856 984 1032 1872 "f\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[2\] f2 " "Converted element name(s) from \"f\[2\]\" to \"f2\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1024 1272 1313 1040 "f\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[4\] f4 " "Converted element name(s) from \"f\[4\]\" to \"f4\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1080 976 1032 1096 "f\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[15\] f15 " "Converted element name(s) from \"f\[15\]\" to \"f15\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1064 984 1033 1080 "f\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[15\] f15 " "Converted element name(s) from \"f\[15\]\" to \"f15\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1032 1344 1393 1048 "f\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[6\] f6 " "Converted element name(s) from \"f\[6\]\" to \"f6\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1832 1208 1249 1848 "f\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[2\] f2 " "Converted element name(s) from \"f\[2\]\" to \"f2\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 704 360 401 720 "f\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[5\] f5 " "Converted element name(s) from \"f\[5\]\" to \"f5\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 720 360 401 736 "f\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[6\] f6 " "Converted element name(s) from \"f\[6\]\" to \"f6\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 736 368 409 752 "f\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[6\] f6 " "Converted element name(s) from \"f\[6\]\" to \"f6\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1304 1272 1313 1320 "f\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[4\] f4 " "Converted element name(s) from \"f\[4\]\" to \"f4\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1168 1728 1774 1184 "f\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[9\] f9 " "Converted element name(s) from \"f\[9\]\" to \"f9\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1184 1712 1760 1200 "f\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[9\] f9 " "Converted element name(s) from \"f\[9\]\" to \"f9\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1864 1208 1249 1880 "f\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[9\] f9 " "Converted element name(s) from \"f\[9\]\" to \"f9\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1848 1400 1441 1864 "f\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[10\] f10 " "Converted element name(s) from \"f\[10\]\" to \"f10\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1864 1400 1449 1880 "f\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[10\] f10 " "Converted element name(s) from \"f\[10\]\" to \"f10\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1872 1008 1057 1888 "f\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[10\] f10 " "Converted element name(s) from \"f\[10\]\" to \"f10\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 736 1704 1753 752 "f\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[8\] f8 " "Converted element name(s) from \"f\[8\]\" to \"f8\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1880 1208 1249 1896 "f\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[8\] f8 " "Converted element name(s) from \"f\[8\]\" to \"f8\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1320 1272 1313 1336 "f\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[8\] f8 " "Converted element name(s) from \"f\[8\]\" to \"f8\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 752 368 409 768 "f\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[8\] f8 " "Converted element name(s) from \"f\[8\]\" to \"f8\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1888 1008 1049 1904 "f\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[7\] f7 " "Converted element name(s) from \"f\[7\]\" to \"f7\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1128 1008 1049 1144 "f\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[14\] f14 " "Converted element name(s) from \"f\[14\]\" to \"f14\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1880 1400 1449 1896 "f\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[14\] f14 " "Converted element name(s) from \"f\[14\]\" to \"f14\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1896 1208 1257 1912 "f\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[14\] f14 " "Converted element name(s) from \"f\[14\]\" to \"f14\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1904 1008 1057 1920 "f\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[14\] f14 " "Converted element name(s) from \"f\[14\]\" to \"f14\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1200 1736 1785 1216 "f\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[11\] f11 " "Converted element name(s) from \"f\[11\]\" to \"f11\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1920 1008 1057 1936 "f\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[11\] f11 " "Converted element name(s) from \"f\[11\]\" to \"f11\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1896 1400 1449 1912 "f\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[12\] f12 " "Converted element name(s) from \"f\[12\]\" to \"f12\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1952 1008 1057 1968 "f\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[12\] f12 " "Converted element name(s) from \"f\[12\]\" to \"f12\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2832 1264 1320 2848 "f\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[19\] f19 " "Converted element name(s) from \"f\[19\]\" to \"f19\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1968 1008 1057 1984 "f\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[11\] f11 " "Converted element name(s) from \"f\[11\]\" to \"f11\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2664 1136 1185 2680 "f\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[7\] f7 " "Converted element name(s) from \"f\[7\]\" to \"f7\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2680 1144 1185 2696 "f\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[19\] f19 " "Converted element name(s) from \"f\[19\]\" to \"f19\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2696 1136 1185 2712 "f\[19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[17\] f17 " "Converted element name(s) from \"f\[17\]\" to \"f17\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1216 1736 1785 1232 "f\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[18\] f18 " "Converted element name(s) from \"f\[18\]\" to \"f18\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 3080 1400 1488 3096 "f\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[18\] f18 " "Converted element name(s) from \"f\[18\]\" to \"f18\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1928 1208 1257 1944 "f\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[3\] f3 " "Converted element name(s) from \"f\[3\]\" to \"f3\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1080 1288 1329 1096 "f\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[13\] f13 " "Converted element name(s) from \"f\[13\]\" to \"f13\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 768 1704 1753 784 "f\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[13\] f13 " "Converted element name(s) from \"f\[13\]\" to \"f13\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2000 1008 1057 2016 "f\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[13\] f13 " "Converted element name(s) from \"f\[13\]\" to \"f13\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1944 1208 1257 1960 "f\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[20\] f20 " "Converted element name(s) from \"f\[20\]\" to \"f20\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 3112 1416 1488 3128 "f\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[20\] f20 " "Converted element name(s) from \"f\[20\]\" to \"f20\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1960 1208 1257 1976 "f\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[24\] f24 " "Converted element name(s) from \"f\[24\]\" to \"f24\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 720 1672 1728 736 "f\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[24\] f24 " "Converted element name(s) from \"f\[24\]\" to \"f24\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 832 1704 1755 848 "f\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[28\] f28 " "Converted element name(s) from \"f\[28\]\" to \"f28\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1936 1008 1057 1952 "f\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[28\] f28 " "Converted element name(s) from \"f\[28\]\" to \"f28\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1912 1208 1257 1928 "f\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[28\] f28 " "Converted element name(s) from \"f\[28\]\" to \"f28\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 752 1704 1753 768 "f\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[9\] f9 " "Converted element name(s) from \"f\[9\]\" to \"f9\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2184 1440 1504 2200 "f\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[20\] f20 " "Converted element name(s) from \"f\[20\]\" to \"f20\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2008 904 953 2024 "f\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[23\] f23 " "Converted element name(s) from \"f\[23\]\" to \"f23\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1976 1208 1257 1992 "f\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "f\[23\] f23 " "Converted element name(s) from \"f\[23\]\" to \"f23\"" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 2712 1152 1201 2728 "f\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971754 ""}  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 80 1248 1289 96 "f\[0\]" "" } { 96 1248 1289 112 "f\[1\]" "" } { 112 1248 1289 128 "f\[2\]" "" } { 128 1248 1289 144 "f\[3\]" "" } { 144 1248 1289 160 "f\[4\]" "" } { 160 1248 1289 176 "f\[5\]" "" } { 176 1248 1289 192 "f\[6\]" "" } { 192 1248 1289 208 "f\[7\]" "" } { 208 1248 1289 224 "f\[8\]" "" } { 224 1248 1289 240 "f\[9\]" "" } { 240 1248 1297 256 "f\[10\]" "" } { 256 1248 1297 272 "f\[11\]" "" } { 272 1248 1297 288 "f\[12\]" "" } { 288 1248 1297 304 "f\[13\]" "" } { 304 1248 1297 320 "f\[14\]" "" } { 320 1248 1297 336 "f\[15\]" "" } { 336 1248 1297 352 "f\[16\]" "" } { 352 1248 1297 368 "f\[17\]" "" } { 368 1248 1297 384 "f\[18\]" "" } { 384 1248 1297 400 "f\[19\]" "" } { 400 1248 1297 416 "f\[20\]" "" } { 416 1248 1297 432 "f\[21\]" "" } { 432 1248 1297 448 "f\[22\]" "" } { 448 1248 1297 464 "f\[23\]" "" } { 464 1248 1297 480 "f\[24\]" "" } { 480 1248 1297 496 "f\[25\]" "" } { 496 1248 1297 512 "f\[26\]" "" } { 512 1248 1297 528 "f\[27\]" "" } { 528 1248 1297 544 "f\[28\]" "" } { 544 1248 1297 560 "f\[29\]" "" } { 560 1248 1297 576 "f\[30\]" "" } { 576 1248 1297 592 "f\[31\]" "" } { 688 1664 1728 704 "f\[1\]" "" } { 704 1672 1728 720 "f\[3\]" "" } { 1288 1248 1307 1304 "f\[5\]" "" } { 1840 984 1032 1856 "f\[5\]" "" } { 1832 1376 1424 1848 "f\[5\]" "" } { 1856 984 1032 1872 "f\[1\]" "" } { 1024 1272 1313 1040 "f\[2\]" "" } { 1080 976 1032 1096 "f\[4\]" "" } { 1064 984 1033 1080 "f\[15\]" "" } { 1032 1344 1393 1048 "f\[15\]" "" } { 1832 1208 1249 1848 "f\[6\]" "" } { 704 360 401 720 "f\[2\]" "" } { 720 360 401 736 "f\[5\]" "" } { 736 368 409 752 "f\[6\]" "" } { 1304 1272 1313 1320 "f\[6\]" "" } { 1168 1728 1774 1184 "f\[4\]" "" } { 1184 1712 1760 1200 "f\[9\]" "" } { 1864 1208 1249 1880 "f\[9\]" "" } { 1848 1400 1441 1864 "f\[9\]" "" } { 1864 1400 1449 1880 "f\[10\]" "" } { 1872 1008 1057 1888 "f\[10\]" "" } { 736 1704 1753 752 "f\[10\]" "" } { 1880 1208 1249 1896 "f\[8\]" "" } { 1320 1272 1313 1336 "f\[8\]" "" } { 752 368 409 768 "f\[8\]" "" } { 1888 1008 1049 1904 "f\[8\]" "" } { 1128 1008 1049 1144 "f\[7\]" "" } { 1880 1400 1449 1896 "f\[14\]" "" } { 1896 1208 1257 1912 "f\[14\]" "" } { 1904 1008 1057 1920 "f\[14\]" "" } { 1200 1736 1785 1216 "f\[14\]" "" } { 1920 1008 1057 1936 "f\[11\]" "" } { 1896 1400 1449 1912 "f\[11\]" "" } { 1952 1008 1057 1968 "f\[12\]" "" } { 2832 1264 1320 2848 "f\[12\]" "" } { 1968 1008 1057 1984 "f\[19\]" "" } { 2664 1136 1185 2680 "f\[11\]" "" } { 2680 1144 1185 2696 "f\[7\]" "" } { 2696 1136 1185 2712 "f\[19\]" "" } { 1216 1736 1785 1232 "f\[17\]" "" } { 3080 1400 1488 3096 "f\[18\]" "" } { 1928 1208 1257 1944 "f\[18\]" "" } { 1080 1288 1329 1096 "f\[3\]" "" } { 768 1704 1753 784 "f\[13\]" "" } { 2000 1008 1057 2016 "f\[13\]" "" } { 1944 1208 1257 1960 "f\[13\]" "" } { 3112 1416 1488 3128 "f\[20\]" "" } { 1960 1208 1257 1976 "f\[20\]" "" } { 720 1672 1728 736 "f\[24\]" "" } { 832 1704 1755 848 "f\[24\]" "" } { 1936 1008 1057 1952 "f\[28\]" "" } { 1912 1208 1257 1928 "f\[28\]" "" } { 752 1704 1753 768 "f\[28\]" "" } { 2184 1440 1504 2200 "f\[9\]" "" } { 2008 904 953 2024 "f\[20\]" "" } { 1976 1208 1257 1992 "f\[23\]" "" } { 2712 1152 1201 2728 "f\[23\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1526923971754 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst32 " "Primitive \"AND2\" of instance \"inst32\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1440 -112 -48 1488 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst39 " "Primitive \"DFF\" of instance \"inst39\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1384 120 184 1464 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst40 " "Primitive \"DFF\" of instance \"inst40\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1384 264 328 1464 "inst40" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst42 " "Primitive \"OR2\" of instance \"inst42\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1408 0 64 1456 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst43 " "Primitive \"NOT\" of instance \"inst43\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1440 -216 -168 1472 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst47 " "Primitive \"DFF\" of instance \"inst47\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1488 392 456 1568 "inst47" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst48 " "Primitive \"DFF\" of instance \"inst48\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1440 544 608 1520 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst50 " "Primitive \"DFF\" of instance \"inst50\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1416 696 760 1496 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst51 " "Primitive \"OR4\" of instance \"inst51\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1288 632 696 1368 "inst51" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst52 " "Primitive \"OR2\" of instance \"inst52\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1320 736 800 1368 "inst52" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst61 " "Primitive \"AND2\" of instance \"inst61\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1560 120 184 1608 "inst61" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst62 " "Primitive \"OR2\" of instance \"inst62\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1528 232 296 1576 "inst62" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst63 " "Primitive \"AND2\" of instance \"inst63\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1504 120 184 1552 "inst63" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst64 " "Primitive \"NOT\" of instance \"inst64\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1560 48 96 1592 "inst64" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst65 " "Primitive \"AND2\" of instance \"inst65\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1640 600 664 1688 "inst65" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst66 " "Primitive \"OR2\" of instance \"inst66\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1608 712 776 1656 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst67 " "Primitive \"AND2\" of instance \"inst67\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1584 600 664 1632 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst68 " "Primitive \"NOT\" of instance \"inst68\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1640 528 576 1672 "inst68" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst69 " "Primitive \"AND2\" of instance \"inst69\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1432 928 992 1480 "inst69" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst70 " "Primitive \"OR2\" of instance \"inst70\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1400 1040 1104 1448 "inst70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1376 928 992 1424 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst72 " "Primitive \"NOT\" of instance \"inst72\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1432 856 904 1464 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst73 " "Primitive \"TFF\" of instance \"inst73\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1752 504 568 1832 "inst73" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst74 " "Primitive \"NOT\" of instance \"inst74\" not used" {  } { { "micro_control.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1840 488 536 1872 "inst74" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923971759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Five micro_control:inst555\|Decoder_Five:inst4 " "Elaborating entity \"Decoder_Five\" for hierarchy \"micro_control:inst555\|Decoder_Five:inst4\"" {  } { { "micro_control.bdf" "inst4" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 64 1120 1248 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decoder_Five.vhd" "LPM_DECODE_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/Decoder_Five.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decoder_Five.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/Decoder_Five.vhd" 199 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971805 ""}  } { { "Decoder_Five.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/Decoder_Five.vhd" 199 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923971805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ngf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ngf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ngf " "Found entity 1: decode_ngf" {  } { { "db/decode_ngf.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/decode_ngf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923971864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923971864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ngf micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component\|decode_ngf:auto_generated " "Elaborating entity \"decode_ngf\" for hierarchy \"micro_control:inst555\|Decoder_Five:inst4\|lpm_decode:LPM_DECODE_component\|decode_ngf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom micro_control:inst555\|rom:inst255 " "Elaborating entity \"rom\" for hierarchy \"micro_control:inst555\|rom:inst255\"" {  } { { "micro_control.bdf" "inst255" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 72 816 1008 152 "inst255" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971869 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array\[300..256\] 0 rom.v(5) " "Net \"array\[300..256\]\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526923971907 "|CPU|micro_control:inst555|rom:inst255"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array\[239..236\] 0 rom.v(5) " "Net \"array\[239..236\]\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526923971907 "|CPU|micro_control:inst555|rom:inst255"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array\[220..219\] 0 rom.v(5) " "Net \"array\[220..219\]\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526923971907 "|CPU|micro_control:inst555|rom:inst255"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array\[140..135\] 0 rom.v(5) " "Net \"array\[140..135\]\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526923971907 "|CPU|micro_control:inst555|rom:inst255"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array\[129..124\] 0 rom.v(5) " "Net \"array\[129..124\]\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526923971907 "|CPU|micro_control:inst555|rom:inst255"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr micro_control:inst555\|cr:inst " "Elaborating entity \"cr\" for hierarchy \"micro_control:inst555\|cr:inst\"" {  } { { "micro_control.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 72 472 656 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF micro_control:inst555\|cr:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"micro_control:inst555\|cr:inst\|LPM_FF:inst\"" {  } { { "cr.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/cr.bdf" { { 208 584 760 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|cr:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"micro_control:inst555\|cr:inst\|LPM_FF:inst\"" {  } { { "cr.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/cr.bdf" { { 208 584 760 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|cr:inst\|LPM_FF:inst " "Instantiated megafunction \"micro_control:inst555\|cr:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971932 ""}  } { { "cr.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/cr.bdf" { { 208 584 760 352 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923971932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 micro_control:inst555\|mux8:inst3 " "Elaborating entity \"mux8\" for hierarchy \"micro_control:inst555\|mux8:inst3\"" {  } { { "micro_control.bdf" "inst3" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 96 48 336 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX micro_control:inst555\|mux8:inst3\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\"" {  } { { "mux8.bdf" "inst6" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mux8:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\"" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mux8:inst3\|BUSMUX:inst6 " "Instantiated megafunction \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923971954 ""}  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923971954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 micro_control:inst555\|mux8:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923971991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h0d " "Found entity 1: mux_h0d" {  } { { "db/mux_h0d.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/mux_h0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923972042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923972042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h0d micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_h0d:auto_generated " "Elaborating entity \"mux_h0d\" for hierarchy \"micro_control:inst555\|mux8:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_h0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping_instruction micro_control:inst555\|mapping_instruction:inst10 " "Elaborating entity \"mapping_instruction\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\"" {  } { { "micro_control.bdf" "inst10" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 416 -80 200 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapp_dec micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst " "Elaborating entity \"mapp_dec\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\"" {  } { { "mapping_instruction.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 120 104 440 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_bus micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|to_bus:inst20 " "Elaborating entity \"to_bus\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|to_bus:inst20\"" {  } { { "mapp_dec.bdf" "inst20" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapp_dec.bdf" { { 1048 496 672 1144 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst " "Elaborating entity \"mapping\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\"" {  } { { "mapp_dec.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapp_dec.bdf" { { 160 -416 -288 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "mapping.vhd" "LPM_DECODE_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "mapping.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping.vhd" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 256 " "Parameter \"lpm_decodes\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972100 ""}  } { { "mapping.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping.vhd" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_iif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_iif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_iif " "Found entity 1: decode_iif" {  } { { "db/decode_iif.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/decode_iif.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923972162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923972162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_iif micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component\|decode_iif:auto_generated " "Elaborating entity \"decode_iif\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|mapp_dec:inst\|mapping:inst\|lpm_decode:LPM_DECODE_component\|decode_iif:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iadd micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3 " "Elaborating entity \"iadd\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\"" {  } { { "mapping_instruction.bdf" "inst3" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 184 632 744 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iadd.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iadd.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iadd.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iadd.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|iadd:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972210 ""}  } { { "iadd.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iadd.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ior micro_control:inst555\|mapping_instruction:inst10\|ior:inst10 " "Elaborating entity \"ior\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\"" {  } { { "mapping_instruction.bdf" "inst10" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 792 656 768 840 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ior.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ior.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ior.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ior.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|ior:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 31 " "Parameter \"lpm_cvalue\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972225 ""}  } { { "ior.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ior.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap micro_control:inst555\|mapping_instruction:inst10\|swap:inst12 " "Elaborating entity \"swap\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\"" {  } { { "mapping_instruction.bdf" "inst12" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 1000 656 768 1048 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "swap.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/swap.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "swap.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/swap.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|swap:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 141 " "Parameter \"lpm_cvalue\" = \"141\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972239 ""}  } { { "swap.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/swap.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wide micro_control:inst555\|mapping_instruction:inst10\|wide:inst11 " "Elaborating entity \"wide\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\"" {  } { { "mapping_instruction.bdf" "inst11" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 896 656 768 944 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "wide.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/wide.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "wide.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/wide.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|wide:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 152 " "Parameter \"lpm_cvalue\" = \"152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972255 ""}  } { { "wide.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/wide.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goto micro_control:inst555\|mapping_instruction:inst10\|goto:inst18 " "Elaborating entity \"goto\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\"" {  } { { "mapping_instruction.bdf" "inst18" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 1112 656 768 1160 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "goto.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/goto.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "goto.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/goto.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|goto:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 40 " "Parameter \"lpm_cvalue\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972270 ""}  } { { "goto.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/goto.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dup micro_control:inst555\|mapping_instruction:inst10\|dup:inst17 " "Elaborating entity \"dup\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\"" {  } { { "mapping_instruction.bdf" "inst17" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -408 632 744 -360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dup.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/dup.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dup.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/dup.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|dup:inst17\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 70 " "Parameter \"lpm_cvalue\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972283 ""}  } { { "dup.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/dup.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ireturn micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23 " "Elaborating entity \"ireturn\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\"" {  } { { "mapping_instruction.bdf" "inst23" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 1192 648 760 1240 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ireturn.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ireturn.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ireturn.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ireturn.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|ireturn:inst23\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 221 " "Parameter \"lpm_cvalue\" = \"221\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972300 ""}  } { { "ireturn.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ireturn.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iload micro_control:inst555\|mapping_instruction:inst10\|iload:inst19 " "Elaborating entity \"iload\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\"" {  } { { "mapping_instruction.bdf" "inst19" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -608 632 744 -560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iload.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iload.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|iload:inst19\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 86 " "Parameter \"lpm_cvalue\" = \"86\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972318 ""}  } { { "iload.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc micro_control:inst555\|mapping_instruction:inst10\|inc:inst20 " "Elaborating entity \"inc\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\"" {  } { { "mapping_instruction.bdf" "inst20" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -712 624 736 -664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "inc.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "inc.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|inc:inst20\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 165 " "Parameter \"lpm_cvalue\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972335 ""}  } { { "inc.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "istore micro_control:inst555\|mapping_instruction:inst10\|istore:inst24 " "Elaborating entity \"istore\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\"" {  } { { "mapping_instruction.bdf" "inst24" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -504 160 272 -456 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "istore.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "istore.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|istore:inst24\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 108 " "Parameter \"lpm_cvalue\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972352 ""}  } { { "istore.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invoke micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21 " "Elaborating entity \"invoke\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\"" {  } { { "mapping_instruction.bdf" "inst21" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -704 168 280 -656 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "invoke.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/invoke.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "invoke.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/invoke.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|invoke:inst21\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 181 " "Parameter \"lpm_cvalue\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972367 ""}  } { { "invoke.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/invoke.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldc_w micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27 " "Elaborating entity \"ldc_w\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\"" {  } { { "mapping_instruction.bdf" "inst27" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -392 152 264 -344 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ldc_w.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ldc_w.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ldc_w.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ldc_w.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|ldc_w:inst27\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 153 " "Parameter \"lpm_cvalue\" = \"153\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972382 ""}  } { { "ldc_w.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ldc_w.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iflt micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15 " "Elaborating entity \"iflt\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\"" {  } { { "mapping_instruction.bdf" "inst15" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -200 632 744 -152 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iflt.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iflt.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iflt.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iflt.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|iflt:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 51 " "Parameter \"lpm_cvalue\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972395 ""}  } { { "iflt.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iflt.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifeq micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14 " "Elaborating entity \"ifeq\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\"" {  } { { "mapping_instruction.bdf" "inst14" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -80 640 752 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ifeq.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ifeq.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ifeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ifeq.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|ifeq:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 44 " "Parameter \"lpm_cvalue\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972414 ""}  } { { "ifeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/ifeq.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_icmpeq micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16 " "Elaborating entity \"if_icmpeq\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\"" {  } { { "mapping_instruction.bdf" "inst16" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { -296 632 744 -248 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "if_icmpeq.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/if_icmpeq.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "if_icmpeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/if_icmpeq.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|if_icmpeq:inst16\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 58 " "Parameter \"lpm_cvalue\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972431 ""}  } { { "if_icmpeq.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/if_icmpeq.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pop micro_control:inst555\|mapping_instruction:inst10\|pop:inst13 " "Elaborating entity \"pop\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\"" {  } { { "mapping_instruction.bdf" "inst13" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 32 640 752 80 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "pop.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/pop.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "pop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/pop.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|pop:inst13\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 69 " "Parameter \"lpm_cvalue\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972443 ""}  } { { "pop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/pop.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bipush micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7 " "Elaborating entity \"bipush\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\"" {  } { { "mapping_instruction.bdf" "inst7" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 496 648 760 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bipush.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bipush.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|bipush:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 130 " "Parameter \"lpm_cvalue\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972458 ""}  } { { "bipush.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isub micro_control:inst555\|mapping_instruction:inst10\|isub:inst6 " "Elaborating entity \"isub\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\"" {  } { { "mapping_instruction.bdf" "inst6" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 384 648 760 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "isub.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/isub.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "isub.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/isub.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|isub:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 13 " "Parameter \"lpm_cvalue\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972478 ""}  } { { "isub.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/isub.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nop micro_control:inst555\|mapping_instruction:inst10\|nop:inst8 " "Elaborating entity \"nop\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\"" {  } { { "mapping_instruction.bdf" "inst8" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 616 656 768 664 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nop.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/nop.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/nop.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|nop:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 68 " "Parameter \"lpm_cvalue\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972515 ""}  } { { "nop.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/nop.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iand micro_control:inst555\|mapping_instruction:inst10\|iand:inst9 " "Elaborating entity \"iand\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\"" {  } { { "mapping_instruction.bdf" "inst9" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instruction.bdf" { { 696 656 768 744 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iand.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iand.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iand.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iand.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instruction:inst10\|iand:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 22 " "Parameter \"lpm_cvalue\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972542 ""}  } { { "iand.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iand.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping_instr_two micro_control:inst555\|mapping_instr_two:inst37 " "Elaborating entity \"mapping_instr_two\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\"" {  } { { "micro_control.bdf" "inst37" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 1008 -32 248 1104 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iload_two micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19 " "Elaborating entity \"iload_two\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\"" {  } { { "mapping_instr_two.bdf" "inst19" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instr_two.bdf" { { 160 1144 1256 208 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iload_two.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload_two.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "iload_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload_two.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instr_two:inst37\|iload_two:inst19\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 75 " "Parameter \"lpm_cvalue\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972710 ""}  } { { "iload_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/iload_two.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_two micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7 " "Elaborating entity \"inc_two\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\"" {  } { { "mapping_instr_two.bdf" "inst7" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instr_two.bdf" { { 56 1136 1248 104 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "inc_two.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc_two.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "inc_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc_two.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instr_two:inst37\|inc_two:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 240 " "Parameter \"lpm_cvalue\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972729 ""}  } { { "inc_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/inc_two.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "istore_two micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24 " "Elaborating entity \"istore_two\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\"" {  } { { "mapping_instr_two.bdf" "inst24" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instr_two.bdf" { { 264 672 784 312 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "istore_two.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore_two.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "istore_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore_two.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instr_two:inst37\|istore_two:inst24\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 97 " "Parameter \"lpm_cvalue\" = \"97\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972752 ""}  } { { "istore_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/istore_two.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bipush_two micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44 " "Elaborating entity \"bipush_two\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\"" {  } { { "mapping_instr_two.bdf" "inst44" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/mapping_instr_two.bdf" { { 1264 1168 1280 1312 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bipush_two.vhd" "LPM_CONSTANT_component" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush_two.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bipush_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush_two.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"micro_control:inst555\|mapping_instr_two:inst37\|bipush_two:inst44\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 119 " "Parameter \"lpm_cvalue\" = \"119\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923972861 ""}  } { { "bipush_two.vhd" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/bipush_two.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923972861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_bit micro_control:inst555\|ripple_carry_adder_bit:inst566 " "Elaborating entity \"ripple_carry_adder_bit\" for hierarchy \"micro_control:inst555\|ripple_carry_adder_bit:inst566\"" {  } { { "micro_control.bdf" "inst566" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/micro_control.bdf" { { 296 -272 -64 392 "inst566" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder micro_control:inst555\|ripple_carry_adder_bit:inst566\|full_adder:inst24 " "Elaborating entity \"full_adder\" for hierarchy \"micro_control:inst555\|ripple_carry_adder_bit:inst566\|full_adder:inst24\"" {  } { { "ripple_carry_adder_bit.bdf" "inst24" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder_bit.bdf" { { 640 1024 1160 736 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder micro_control:inst555\|ripple_carry_adder_bit:inst566\|full_adder:inst24\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"micro_control:inst555\|ripple_carry_adder_bit:inst566\|full_adder:inst24\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/full_adder.bdf" { { 352 376 472 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst55555 " "Elaborating entity \"memory\" for hierarchy \"memory:inst55555\"" {  } { { "CPU.bdf" "inst55555" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 568 384 632 776 "inst55555" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923972955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i memory.v(15) " "Verilog HDL or VHDL warning at memory.v(15): object \"i\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/memory.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526923972958 "|CPU|memory:inst55555"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory.v(62) " "Verilog HDL assignment warning at memory.v(62): truncated value with size 32 to match size of target (2)" {  } { { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/memory.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526923972982 "|CPU|memory:inst55555"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:inst2 " "Elaborating entity \"data_path\" for hierarchy \"data_path:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 112 800 1192 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973888 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CPP " "Converted elements in bus name \"CPP\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CPP\[31..0\] CPP31..0 " "Converted element name(s) from \"CPP\[31..0\]\" to \"CPP31..0\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 608 616 706 624 "CPP\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973891 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CPP\[31..0\] CPP31..0 " "Converted element name(s) from \"CPP\[31..0\]\" to \"CPP31..0\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 544 1088 1178 560 "CPP\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973891 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 608 616 706 624 "CPP\[31..0\]" "" } { 544 1088 1178 560 "CPP\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CPP1 " "Converted elements in bus name \"CPP1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CPP1\[31..0\] CPP131..0 " "Converted element name(s) from \"CPP1\[31..0\]\" to \"CPP131..0\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973891 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP131 " "Pin \"CPP131\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP130 " "Pin \"CPP130\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP129 " "Pin \"CPP129\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP128 " "Pin \"CPP128\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP127 " "Pin \"CPP127\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP126 " "Pin \"CPP126\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP125 " "Pin \"CPP125\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP124 " "Pin \"CPP124\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP123 " "Pin \"CPP123\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP122 " "Pin \"CPP122\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP121 " "Pin \"CPP121\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973891 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP120 " "Pin \"CPP120\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP119 " "Pin \"CPP119\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP118 " "Pin \"CPP118\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP117 " "Pin \"CPP117\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP116 " "Pin \"CPP116\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP115 " "Pin \"CPP115\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP114 " "Pin \"CPP114\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP113 " "Pin \"CPP113\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP112 " "Pin \"CPP112\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP111 " "Pin \"CPP111\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPP110 " "Pin \"CPP110\" is missing source" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1392 1656 1842 1408 "CPP1\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1526923973892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:inst2\|ALU:inst41 " "Elaborating entity \"ALU\" for hierarchy \"data_path:inst2\|ALU:inst41\"" {  } { { "data_path.bdf" "inst41" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 1024 360 568 1136 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1 data_path:inst2\|r1:inst36 " "Elaborating entity \"r1\" for hierarchy \"data_path:inst2\|r1:inst36\"" {  } { { "data_path.bdf" "inst36" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 728 416 624 856 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r1:inst36\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r1:inst36\|LPM_FF:inst\"" {  } { { "r1.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r1:inst36\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r1:inst36\|LPM_FF:inst\"" {  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r1:inst36\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r1:inst36\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973902 ""}  } { { "r1.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r1.bdf" { { 256 504 680 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923973902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst27 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "data_path.bdf" "inst27" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst27 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst27 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973907 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923973907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst27 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst27\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 536 1920 2032 624 "inst27" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923973988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923973988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"data_path:inst2\|BUSMUX:inst27\|lpm_mux:\$00000\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "data_path.bdf" "inst1" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst1 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923973992 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923973992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 480 1728 1840 568 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923973997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"data_path:inst2\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_tt data_path:inst2\|mux8_tt:inst20 " "Elaborating entity \"mux8_tt\" for hierarchy \"data_path:inst2\|mux8_tt:inst20\"" {  } { { "data_path.bdf" "inst20" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 416 1128 1440 608 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred_sixty_four data_path:inst2\|r5_hundred_sixty_four:inst8 " "Elaborating entity \"r5_hundred_sixty_four\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\"" {  } { { "data_path.bdf" "inst8" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 592 408 616 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "r5_hundred_sixty_four.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 164 " "Parameter \"LPM_AVALUE\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974138 ""}  } { { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred_sixty_four.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_sixty_four.bdf" { { 296 720 896 440 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_lk4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_lk4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_lk4 " "Found entity 1: lpm_constant_lk4" {  } { { "db/lpm_constant_lk4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/lpm_constant_lk4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_lk4 data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_lk4:ag " "Elaborating entity \"lpm_constant_lk4\" for hierarchy \"data_path:inst2\|r5_hundred_sixty_four:inst8\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_lk4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst24\"" {  } { { "data_path.bdf" "inst24" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 344 2152 2264 432 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst24\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 344 2152 2264 432 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst24 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974183 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 344 2152 2264 432 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 344 2152 2264 432 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1vc " "Found entity 1: mux_1vc" {  } { { "db/mux_1vc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/mux_1vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1vc data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_1vc:auto_generated " "Elaborating entity \"mux_1vc\" for hierarchy \"data_path:inst2\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_1vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r6 data_path:inst2\|r6:inst2 " "Elaborating entity \"r6\" for hierarchy \"data_path:inst2\|r6:inst2\"" {  } { { "data_path.bdf" "inst2" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 112 800 1032 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred data_path:inst2\|r6:inst2\|r5_hundred:inst " "Elaborating entity \"r5_hundred\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\"" {  } { { "r6.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r6.bdf" { { 312 1080 1288 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "r5_hundred.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 100 " "Parameter \"LPM_AVALUE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974285 ""}  } { { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred.bdf" { { 184 840 1016 328 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_aj4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_aj4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_aj4 " "Found entity 1: lpm_constant_aj4" {  } { { "db/lpm_constant_aj4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/lpm_constant_aj4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_aj4 data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_aj4:ag " "Elaborating entity \"lpm_constant_aj4\" for hierarchy \"data_path:inst2\|r6:inst2\|r5_hundred:inst\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_aj4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_32bit data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4 " "Elaborating entity \"ripple_carry_adder_32bit\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\"" {  } { { "r6.bdf" "inst4" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r6.bdf" { { 664 1152 1376 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:inst2\|r6:inst2\|ripple_carry_adder_32bit:inst4\|ripple_carry_adder:inst\"" {  } { { "ripple_carry_adder_32bit.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/ripple_carry_adder_32bit.bdf" { { 184 448 672 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5_hundred_thirty_two data_path:inst2\|r5_hundred_thirty_two:inst7 " "Elaborating entity \"r5_hundred_thirty_two\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\"" {  } { { "data_path.bdf" "inst7" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 400 400 608 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "r5_hundred_thirty_two.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 96 " "Parameter \"LPM_AVALUE\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974467 ""}  } { { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5_hundred_thirty_two.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5_hundred_thirty_two.bdf" { { 352 872 1048 496 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_6j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_6j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_6j4 " "Found entity 1: lpm_constant_6j4" {  } { { "db/lpm_constant_6j4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/lpm_constant_6j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_6j4 data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_6j4:ag " "Elaborating entity \"lpm_constant_6j4\" for hierarchy \"data_path:inst2\|r5_hundred_thirty_two:inst7\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_6j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2 data_path:inst2\|r2:inst31 " "Elaborating entity \"r2\" for hierarchy \"data_path:inst2\|r2:inst31\"" {  } { { "data_path.bdf" "inst31" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 224 408 640 384 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r7 data_path:inst2\|r7:inst25 " "Elaborating entity \"r7\" for hierarchy \"data_path:inst2\|r7:inst25\"" {  } { { "data_path.bdf" "inst25" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { -144 2208 2416 -16 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974702 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { { 720 704 736 752 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923974704 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { { 720 752 784 752 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1526923974704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r7:inst25\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r7:inst25\|LPM_FF:inst\"" {  } { { "r7.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r7:inst25\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r7:inst25\|LPM_FF:inst\"" {  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r7:inst25\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r7:inst25\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974755 ""}  } { { "r7.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r7.bdf" { { 320 848 1024 464 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst28 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst28\"" {  } { { "data_path.bdf" "inst28" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst28 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst28\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst28 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974759 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 664 1400 1512 752 "inst28" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst29 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "data_path.bdf" "inst29" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst29 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst29 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974768 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000 data_path:inst2\|BUSMUX:inst29 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\", which is child of megafunction instantiation \"data_path:inst2\|BUSMUX:inst29\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 688 1872 1984 776 "inst29" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8vc " "Found entity 1: mux_8vc" {  } { { "db/mux_8vc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/mux_8vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923974834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923974834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8vc data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\|mux_8vc:auto_generated " "Elaborating entity \"mux_8vc\" for hierarchy \"data_path:inst2\|BUSMUX:inst29\|lpm_mux:\$00000\|mux_8vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst43 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst43\"" {  } { { "data_path.bdf" "inst43" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst43 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst43\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst43 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974841 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 880 1312 1424 968 "inst43" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst32 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst32\"" {  } { { "data_path.bdf" "inst32" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst32 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst32\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst32 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923974851 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 832 1888 2000 920 "inst32" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923974851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r4 data_path:inst2\|r4:inst37 " "Elaborating entity \"r4\" for hierarchy \"data_path:inst2\|r4:inst37\"" {  } { { "data_path.bdf" "inst37" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 880 424 656 1008 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shift_level_2 data_path:inst2\|r4:inst37\|barrel_shift_level_2:inst5 " "Elaborating entity \"barrel_shift_level_2\" for hierarchy \"data_path:inst2\|r4:inst37\|barrel_shift_level_2:inst5\"" {  } { { "r4.bdf" "inst5" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r4.bdf" { { 400 536 784 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923974863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r5 data_path:inst2\|r5:inst5 " "Elaborating entity \"r5\" for hierarchy \"data_path:inst2\|r5:inst5\"" {  } { { "data_path.bdf" "inst5" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { 784 984 1192 912 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "r5.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|r5:inst5\|LPM_FF:inst " "Instantiated megafunction \"data_path:inst2\|r5:inst5\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 1 " "Parameter \"LPM_AVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923975070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923975070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923975070 ""}  } { { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923975070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\"" {  } { { "lpm_ff.tdf" "ac" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac data_path:inst2\|r5:inst5\|LPM_FF:inst " "Elaborated megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\", which is child of megafunction instantiation \"data_path:inst2\|r5:inst5\|LPM_FF:inst\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 72 4 0 } } { "r5.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/r5.bdf" { { 256 984 1160 400 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_1j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_1j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_1j4 " "Found entity 1: lpm_constant_1j4" {  } { { "db/lpm_constant_1j4.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/db/lpm_constant_1j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526923975087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526923975087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_1j4 data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_1j4:ag " "Elaborating entity \"lpm_constant_1j4\" for hierarchy \"data_path:inst2\|r5:inst5\|LPM_FF:inst\|lpm_constant:ac\|lpm_constant_1j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX data_path:inst2\|BUSMUX:inst17 " "Elaborating entity \"BUSMUX\" for hierarchy \"data_path:inst2\|BUSMUX:inst17\"" {  } { { "data_path.bdf" "inst17" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:inst2\|BUSMUX:inst17 " "Elaborated megafunction instantiation \"data_path:inst2\|BUSMUX:inst17\"" {  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526923975099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:inst2\|BUSMUX:inst17 " "Instantiated megafunction \"data_path:inst2\|BUSMUX:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526923975099 ""}  } { { "data_path.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/data_path.bdf" { { -72 1320 1432 16 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526923975099 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lpm_ff.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "memory.v" "" { Text "D:/University/Courses/Computer Architecture/HW4/Quartus/memory.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526923999641 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526923999643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[31\] GND " "Pin \"CPP\[31\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[30\] GND " "Pin \"CPP\[30\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[29\] GND " "Pin \"CPP\[29\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[28\] GND " "Pin \"CPP\[28\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[27\] GND " "Pin \"CPP\[27\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[26\] GND " "Pin \"CPP\[26\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[25\] GND " "Pin \"CPP\[25\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[24\] GND " "Pin \"CPP\[24\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[23\] GND " "Pin \"CPP\[23\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[22\] GND " "Pin \"CPP\[22\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[21\] GND " "Pin \"CPP\[21\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[20\] GND " "Pin \"CPP\[20\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[19\] GND " "Pin \"CPP\[19\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[18\] GND " "Pin \"CPP\[18\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[17\] GND " "Pin \"CPP\[17\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[16\] GND " "Pin \"CPP\[16\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[15\] GND " "Pin \"CPP\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[14\] GND " "Pin \"CPP\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[13\] GND " "Pin \"CPP\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[12\] GND " "Pin \"CPP\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[11\] GND " "Pin \"CPP\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[10\] GND " "Pin \"CPP\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[9\] GND " "Pin \"CPP\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[8\] GND " "Pin \"CPP\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[7\] GND " "Pin \"CPP\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[6\] GND " "Pin \"CPP\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[5\] GND " "Pin \"CPP\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[4\] GND " "Pin \"CPP\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[3\] GND " "Pin \"CPP\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[2\] GND " "Pin \"CPP\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[1\] GND " "Pin \"CPP\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPP\[0\] GND " "Pin \"CPP\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 376 1192 1370 392 "CPP\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|CPP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[9\] GND " "Pin \"iadd\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[8\] GND " "Pin \"iadd\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[7\] GND " "Pin \"iadd\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[6\] GND " "Pin \"iadd\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[5\] GND " "Pin \"iadd\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[4\] GND " "Pin \"iadd\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[3\] GND " "Pin \"iadd\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[1\] GND " "Pin \"iadd\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iadd\[0\] GND " "Pin \"iadd\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1376 1152 1330 1392 "iadd\[9..0\]" "" } { 520 504 594 536 "iadd\[9..0\]" "" } { 1368 1096 1186 1384 "iadd\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|iadd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAPPED_ADD\[9\] GND " "Pin \"MAPPED_ADD\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1096 1104 1332 1112 "MAPPED_ADD\[9..0\]" "" } { 1088 1024 1164 1104 "MAPPED_ADD\[9..0\]" "" } { 328 504 644 344 "MAPPED_ADD\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|MAPPED_ADD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAPPED_ADD\[8\] GND " "Pin \"MAPPED_ADD\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1096 1104 1332 1112 "MAPPED_ADD\[9..0\]" "" } { 1088 1024 1164 1104 "MAPPED_ADD\[9..0\]" "" } { 328 504 644 344 "MAPPED_ADD\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|MAPPED_ADD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_DATA\[9\] GND " "Pin \"ROM_DATA\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1008 1048 1267 1024 "ROM_DATA\[25..0\]" "" } { 1000 944 1075 1016 "ROM_DATA\[25..0\]" "" } { 168 504 635 184 "ROM_DATA\[25..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|ROM_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_DATA\[8\] GND " "Pin \"ROM_DATA\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1008 1048 1267 1024 "ROM_DATA\[25..0\]" "" } { 1000 944 1075 1016 "ROM_DATA\[25..0\]" "" } { 168 504 635 184 "ROM_DATA\[25..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|ROM_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_DATA\[7\] GND " "Pin \"ROM_DATA\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 1008 1048 1267 1024 "ROM_DATA\[25..0\]" "" } { 1000 944 1075 1016 "ROM_DATA\[25..0\]" "" } { 168 504 635 184 "ROM_DATA\[25..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526924010569 "|CPU|ROM_DATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526924010569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526924011120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Courses/Computer Architecture/HW4/Quartus/output_files/CPU.map.smsg " "Generated suppressed messages file D:/University/Courses/Computer Architecture/HW4/Quartus/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526924032133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526924033125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526924033125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "72 " "Design contains 72 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[31\] " "No output dependent on input pin \"test_one\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[30\] " "No output dependent on input pin \"test_one\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[29\] " "No output dependent on input pin \"test_one\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[28\] " "No output dependent on input pin \"test_one\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[27\] " "No output dependent on input pin \"test_one\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[26\] " "No output dependent on input pin \"test_one\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[25\] " "No output dependent on input pin \"test_one\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[24\] " "No output dependent on input pin \"test_one\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[23\] " "No output dependent on input pin \"test_one\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[22\] " "No output dependent on input pin \"test_one\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[21\] " "No output dependent on input pin \"test_one\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[20\] " "No output dependent on input pin \"test_one\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[19\] " "No output dependent on input pin \"test_one\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[18\] " "No output dependent on input pin \"test_one\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[17\] " "No output dependent on input pin \"test_one\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[16\] " "No output dependent on input pin \"test_one\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[15\] " "No output dependent on input pin \"test_one\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[14\] " "No output dependent on input pin \"test_one\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[13\] " "No output dependent on input pin \"test_one\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[12\] " "No output dependent on input pin \"test_one\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[11\] " "No output dependent on input pin \"test_one\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[10\] " "No output dependent on input pin \"test_one\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[9\] " "No output dependent on input pin \"test_one\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_one\[8\] " "No output dependent on input pin \"test_one\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 592 -136 88 608 "test_one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_one[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[31\] " "No output dependent on input pin \"test_two\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[30\] " "No output dependent on input pin \"test_two\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[29\] " "No output dependent on input pin \"test_two\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[28\] " "No output dependent on input pin \"test_two\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[27\] " "No output dependent on input pin \"test_two\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[26\] " "No output dependent on input pin \"test_two\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[25\] " "No output dependent on input pin \"test_two\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[24\] " "No output dependent on input pin \"test_two\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[23\] " "No output dependent on input pin \"test_two\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[22\] " "No output dependent on input pin \"test_two\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[21\] " "No output dependent on input pin \"test_two\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[20\] " "No output dependent on input pin \"test_two\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[19\] " "No output dependent on input pin \"test_two\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[18\] " "No output dependent on input pin \"test_two\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[17\] " "No output dependent on input pin \"test_two\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[16\] " "No output dependent on input pin \"test_two\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[15\] " "No output dependent on input pin \"test_two\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[14\] " "No output dependent on input pin \"test_two\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[13\] " "No output dependent on input pin \"test_two\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[12\] " "No output dependent on input pin \"test_two\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[11\] " "No output dependent on input pin \"test_two\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[10\] " "No output dependent on input pin \"test_two\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[9\] " "No output dependent on input pin \"test_two\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_two\[8\] " "No output dependent on input pin \"test_two\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 648 -136 88 664 "test_two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_two[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[31\] " "No output dependent on input pin \"test_three\[31\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[30\] " "No output dependent on input pin \"test_three\[30\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[29\] " "No output dependent on input pin \"test_three\[29\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[28\] " "No output dependent on input pin \"test_three\[28\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[27\] " "No output dependent on input pin \"test_three\[27\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[26\] " "No output dependent on input pin \"test_three\[26\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[25\] " "No output dependent on input pin \"test_three\[25\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[24\] " "No output dependent on input pin \"test_three\[24\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[23\] " "No output dependent on input pin \"test_three\[23\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[22\] " "No output dependent on input pin \"test_three\[22\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[21\] " "No output dependent on input pin \"test_three\[21\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[20\] " "No output dependent on input pin \"test_three\[20\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[19\] " "No output dependent on input pin \"test_three\[19\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[18\] " "No output dependent on input pin \"test_three\[18\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[17\] " "No output dependent on input pin \"test_three\[17\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[16\] " "No output dependent on input pin \"test_three\[16\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[15\] " "No output dependent on input pin \"test_three\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[14\] " "No output dependent on input pin \"test_three\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[13\] " "No output dependent on input pin \"test_three\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[12\] " "No output dependent on input pin \"test_three\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[11\] " "No output dependent on input pin \"test_three\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[10\] " "No output dependent on input pin \"test_three\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[9\] " "No output dependent on input pin \"test_three\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_three\[8\] " "No output dependent on input pin \"test_three\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW4/Quartus/CPU.bdf" { { 704 -152 88 720 "test_three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526924034065 "|CPU|test_three[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526924034065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16121 " "Implemented 16121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526924034073 ""} { "Info" "ICUT_CUT_TM_OPINS" "602 " "Implemented 602 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526924034073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15421 " "Implemented 15421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526924034073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526924034073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526924034208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 22:03:54 2018 " "Processing ended: Mon May 21 22:03:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526924034208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526924034208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526924034208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526924034208 ""}
