# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Step3/Step3.srcs/sources_1/new/Multiplexer4x1.vhd" \
"../../../../../Step4/Step4.srcs/sources_1/new/Step4.vhd" \
"../../../../Step5.srcs/sources_1/new/DoubleMux.vhd" \

# Do not sort compile order
nosort
