#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000116ea00 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_00000000011667e0 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o00000000011703d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115d740_0 .net "clk", 0 0, o00000000011703d8;  0 drivers
o0000000001170408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000115e0a0_0 .net "d", 7 0, o0000000001170408;  0 drivers
o0000000001170438 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115ea00_0 .net "en", 0 0, o0000000001170438;  0 drivers
v000000000115edc0_0 .var "q", 7 0;
o0000000001170498 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115f220_0 .net "reset", 0 0, o0000000001170498;  0 drivers
E_0000000001166860 .event posedge, v000000000115f220_0, v000000000115d740_0;
S_000000000113def0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v00000000011d0e90_0 .var "clk", 0 0;
v00000000011d05d0_0 .net "dataadr", 31 0, v00000000011c5930_0;  1 drivers
v00000000011d1110_0 .net "memwrite", 0 0, L_00000000011d02b0;  1 drivers
v00000000011d11b0_0 .var "reset", 0 0;
v00000000011d0170_0 .net "writedata", 31 0, L_00000000011d08f0;  1 drivers
E_00000000011668e0 .event negedge, v000000000115df60_0;
S_000000000113e080 .scope module, "dut" "top" 3 10, 4 2 0, S_000000000113def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v00000000011cbbf0_0 .net "clk", 0 0, v00000000011d0e90_0;  1 drivers
v00000000011cc730_0 .net "dataadr", 31 0, v00000000011c5930_0;  alias, 1 drivers
v00000000011cc870_0 .net "instr", 31 0, L_00000000011598c0;  1 drivers
v00000000011d0b70_0 .net "memwrite", 0 0, L_00000000011d02b0;  alias, 1 drivers
v00000000011d1b10_0 .net "pc", 31 0, v00000000011c7580_0;  1 drivers
v00000000011d0f30_0 .net "readdata", 31 0, L_0000000001158f20;  1 drivers
v00000000011d1070_0 .net "reset", 0 0, v00000000011d11b0_0;  1 drivers
v00000000011d0670_0 .net "writedata", 31 0, L_00000000011d08f0;  alias, 1 drivers
L_000000000122f160 .part v00000000011c7580_0, 2, 6;
S_000000000113c8d0 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_000000000113e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000001158f20 .functor BUFZ 32, L_000000000122f340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000115d6a0 .array "RAM", 0 63, 31 0;
v000000000115e1e0_0 .net *"_s0", 31 0, L_000000000122f340;  1 drivers
v000000000115ebe0_0 .net *"_s3", 29 0, L_000000000122e940;  1 drivers
v000000000115dce0_0 .net "a", 31 0, v00000000011c5930_0;  alias, 1 drivers
v000000000115df60_0 .net "clk", 0 0, v00000000011d0e90_0;  alias, 1 drivers
v000000000115ec80_0 .net "rd", 31 0, L_0000000001158f20;  alias, 1 drivers
v000000000115f360_0 .net "wd", 31 0, L_00000000011d08f0;  alias, 1 drivers
v000000000115e000_0 .net "we", 0 0, L_00000000011d02b0;  alias, 1 drivers
E_00000000011669e0 .event posedge, v000000000115df60_0;
L_000000000122f340 .array/port v000000000115d6a0, L_000000000122e940;
L_000000000122e940 .part v00000000011c5930_0, 2, 30;
S_000000000113ca60 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_000000000113e080;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000000011598c0 .functor BUFZ 32, L_000000000122f840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000115d7e0 .array "RAM", 17 0, 31 0;
v000000000115f040_0 .net *"_s0", 31 0, L_000000000122f840;  1 drivers
v000000000115ee60_0 .net "a", 5 0, L_000000000122f160;  1 drivers
v000000000115efa0_0 .net "rd", 31 0, L_00000000011598c0;  alias, 1 drivers
L_000000000122f840 .array/port v000000000115d7e0, L_000000000122f160;
S_0000000001145010 .scope module, "mips" "mips" 4 9, 7 2 0, S_000000000113e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v00000000011cccd0_0 .net "alucontrol", 3 0, v000000000115f2c0_0;  1 drivers
v00000000011cc190_0 .net "aluout", 31 0, v00000000011c5930_0;  alias, 1 drivers
v00000000011cb0b0_0 .net "alusrc", 0 0, L_00000000011d0850;  1 drivers
v00000000011cba10_0 .net "clk", 0 0, v00000000011d0e90_0;  alias, 1 drivers
v00000000011cb6f0_0 .net "instr", 31 0, L_00000000011598c0;  alias, 1 drivers
v00000000011cb150_0 .net "jump", 0 0, L_00000000011d0cb0;  1 drivers
v00000000011cbd30_0 .net "memtoreg", 0 0, L_00000000011d0fd0;  1 drivers
v00000000011cc370_0 .net "memwrite", 0 0, L_00000000011d02b0;  alias, 1 drivers
v00000000011cc230_0 .net "pc", 31 0, v00000000011c7580_0;  alias, 1 drivers
v00000000011cc7d0_0 .net "pcsrc", 0 0, L_0000000001159a80;  1 drivers
v00000000011cc550_0 .net "readdata", 31 0, L_0000000001158f20;  alias, 1 drivers
v00000000011cb790_0 .net "regdst", 0 0, L_00000000011d1e30;  1 drivers
v00000000011cb830_0 .net "regwrite", 0 0, L_00000000011d1250;  1 drivers
v00000000011cb8d0_0 .net "reset", 0 0, v00000000011d11b0_0;  alias, 1 drivers
v00000000011cbab0_0 .net "writedata", 31 0, L_00000000011d08f0;  alias, 1 drivers
v00000000011cbb50_0 .net "zero", 0 0, v00000000011c5f70_0;  1 drivers
L_00000000011d12f0 .part L_00000000011598c0, 26, 6;
L_00000000011d00d0 .part L_00000000011598c0, 0, 6;
S_00000000011451a0 .scope module, "c" "controller" 7 14, 8 2 0, S_0000000001145010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000001159a80 .functor AND 1, L_00000000011d17f0, v00000000011c5f70_0, C4<1>, C4<1>;
v00000000011c54d0_0 .net "alucontrol", 3 0, v000000000115f2c0_0;  alias, 1 drivers
v00000000011c5b10_0 .net "aluop", 1 0, L_00000000011d0210;  1 drivers
v00000000011c6830_0 .net "alusrc", 0 0, L_00000000011d0850;  alias, 1 drivers
v00000000011c5610_0 .net "branch", 0 0, L_00000000011d17f0;  1 drivers
v00000000011c6290_0 .net "funct", 5 0, L_00000000011d00d0;  1 drivers
v00000000011c57f0_0 .net "jump", 0 0, L_00000000011d0cb0;  alias, 1 drivers
v00000000011c65b0_0 .net "memtoreg", 0 0, L_00000000011d0fd0;  alias, 1 drivers
v00000000011c5cf0_0 .net "memwrite", 0 0, L_00000000011d02b0;  alias, 1 drivers
v00000000011c5c50_0 .net "op", 5 0, L_00000000011d12f0;  1 drivers
v00000000011c5e30_0 .net "pcsrc", 0 0, L_0000000001159a80;  alias, 1 drivers
v00000000011c5250_0 .net "regdst", 0 0, L_00000000011d1e30;  alias, 1 drivers
v00000000011c66f0_0 .net "regwrite", 0 0, L_00000000011d1250;  alias, 1 drivers
v00000000011c63d0_0 .net "zero", 0 0, v00000000011c5f70_0;  alias, 1 drivers
S_0000000001144b50 .scope module, "ad" "aludec" 8 16, 9 1 0, S_00000000011451a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000115f2c0_0 .var "alucontrol", 3 0;
v000000000115d9c0_0 .net "aluop", 1 0, L_00000000011d0210;  alias, 1 drivers
v000000000115e280_0 .net "funct", 5 0, L_00000000011d00d0;  alias, 1 drivers
E_0000000001166ce0 .event edge, v000000000115d9c0_0, v000000000115e280_0;
S_0000000001144ce0 .scope module, "md" "maindec" 8 13, 10 2 0, S_00000000011451a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v00000000011c5750_0 .net *"_s10", 8 0, v00000000011c5070_0;  1 drivers
v00000000011c6ab0_0 .net "aluop", 1 0, L_00000000011d0210;  alias, 1 drivers
v00000000011c6470_0 .net "alusrc", 0 0, L_00000000011d0850;  alias, 1 drivers
v00000000011c6510_0 .net "branch", 0 0, L_00000000011d17f0;  alias, 1 drivers
v00000000011c5070_0 .var "controls", 8 0;
v00000000011c5ed0_0 .net "jump", 0 0, L_00000000011d0cb0;  alias, 1 drivers
v00000000011c6790_0 .net "memtoreg", 0 0, L_00000000011d0fd0;  alias, 1 drivers
v00000000011c5110_0 .net "memwrite", 0 0, L_00000000011d02b0;  alias, 1 drivers
v00000000011c6a10_0 .net "op", 5 0, L_00000000011d12f0;  alias, 1 drivers
v00000000011c59d0_0 .net "regdst", 0 0, L_00000000011d1e30;  alias, 1 drivers
v00000000011c51b0_0 .net "regwrite", 0 0, L_00000000011d1250;  alias, 1 drivers
E_0000000001167060 .event edge, v00000000011c6a10_0;
L_00000000011d1250 .part v00000000011c5070_0, 8, 1;
L_00000000011d1e30 .part v00000000011c5070_0, 7, 1;
L_00000000011d0850 .part v00000000011c5070_0, 6, 1;
L_00000000011d17f0 .part v00000000011c5070_0, 5, 1;
L_00000000011d02b0 .part v00000000011c5070_0, 4, 1;
L_00000000011d0fd0 .part v00000000011c5070_0, 3, 1;
L_00000000011d0cb0 .part v00000000011c5070_0, 2, 1;
L_00000000011d0210 .part v00000000011c5070_0, 0, 2;
S_0000000001136c50 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0000000001145010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v00000000011cb1f0_0 .net *"_s3", 3 0, L_00000000011d1430;  1 drivers
v00000000011cb470_0 .net *"_s5", 25 0, L_00000000011d1610;  1 drivers
L_00000000011d2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011cc410_0 .net/2u *"_s6", 1 0, L_00000000011d2128;  1 drivers
v00000000011cbdd0_0 .net "alucontrol", 3 0, v000000000115f2c0_0;  alias, 1 drivers
v00000000011cbe70_0 .net "aluout", 31 0, v00000000011c5930_0;  alias, 1 drivers
v00000000011cb290_0 .net "alusrc", 0 0, L_00000000011d0850;  alias, 1 drivers
v00000000011cc2d0_0 .net "clk", 0 0, v00000000011d0e90_0;  alias, 1 drivers
v00000000011cb970_0 .net "instr", 31 0, L_00000000011598c0;  alias, 1 drivers
v00000000011ccd70_0 .net "jump", 0 0, L_00000000011d0cb0;  alias, 1 drivers
v00000000011cb330_0 .net "memtoreg", 0 0, L_00000000011d0fd0;  alias, 1 drivers
v00000000011ccc30_0 .net "pc", 31 0, v00000000011c7580_0;  alias, 1 drivers
v00000000011cc5f0_0 .net "pcbranch", 31 0, L_00000000011d0a30;  1 drivers
v00000000011cbf10_0 .net "pcnext", 31 0, L_00000000011d1ed0;  1 drivers
v00000000011cbc90_0 .net "pcnextbr", 31 0, L_00000000011d1390;  1 drivers
v00000000011cc9b0_0 .net "pcplus4", 31 0, L_00000000011d0710;  1 drivers
v00000000011cb510_0 .net "pcsrc", 0 0, L_0000000001159a80;  alias, 1 drivers
v00000000011cc0f0_0 .net "readdata", 31 0, L_0000000001158f20;  alias, 1 drivers
v00000000011cc910_0 .net "regdst", 0 0, L_00000000011d1e30;  alias, 1 drivers
v00000000011cceb0_0 .net "regwrite", 0 0, L_00000000011d1250;  alias, 1 drivers
v00000000011ccaf0_0 .net "reset", 0 0, v00000000011d11b0_0;  alias, 1 drivers
v00000000011ccb90_0 .net "result", 31 0, L_00000000011d1890;  1 drivers
v00000000011cb5b0_0 .net "signimm", 31 0, L_00000000011d1f70;  1 drivers
v00000000011cc050_0 .net "signimmsh", 31 0, L_00000000011d07b0;  1 drivers
v00000000011cb3d0_0 .net "srca", 31 0, L_00000000011d1bb0;  1 drivers
v00000000011cc4b0_0 .net "srcb", 31 0, L_00000000011d1d90;  1 drivers
v00000000011ccf50_0 .net "writedata", 31 0, L_00000000011d08f0;  alias, 1 drivers
v00000000011cb650_0 .net "writereg", 4 0, L_00000000011d0c10;  1 drivers
v00000000011cbfb0_0 .net "zero", 0 0, v00000000011c5f70_0;  alias, 1 drivers
L_00000000011d1430 .part L_00000000011d0710, 28, 4;
L_00000000011d1610 .part L_00000000011598c0, 0, 26;
L_00000000011d03f0 .concat [ 2 26 4 0], L_00000000011d2128, L_00000000011d1610, L_00000000011d1430;
L_00000000011d0990 .part L_00000000011598c0, 21, 5;
L_00000000011d0ad0 .part L_00000000011598c0, 16, 5;
L_00000000011d0df0 .part L_00000000011598c0, 16, 5;
L_00000000011d1cf0 .part L_00000000011598c0, 11, 5;
L_00000000011d1a70 .part L_00000000011598c0, 0, 16;
S_0000000001136de0 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000000011c6150_0 .net "A", 31 0, L_00000000011d1bb0;  alias, 1 drivers
v00000000011c5890_0 .net "B", 31 0, L_00000000011d1d90;  alias, 1 drivers
v00000000011c5930_0 .var "Result", 31 0;
v00000000011c5f70_0 .var "Zero", 0 0;
v00000000011c6b50_0 .net "aluOp", 3 0, v000000000115f2c0_0;  alias, 1 drivers
v00000000011c6bf0_0 .net "result_arithmetic", 31 0, v00000000011c61f0_0;  1 drivers
v00000000011c6650_0 .net "result_logic", 31 0, v00000000011c56b0_0;  1 drivers
E_0000000001166da0 .event edge, v000000000115f2c0_0, v00000000011c56b0_0, v00000000011c61f0_0, v000000000115dce0_0;
S_0000000001134f70 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0000000001136de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000011c5a70_0 .net "A", 31 0, L_00000000011d1bb0;  alias, 1 drivers
v00000000011c68d0_0 .net "B", 31 0, L_00000000011d1d90;  alias, 1 drivers
v00000000011c61f0_0 .var "Result", 31 0;
v00000000011c5430_0 .net "aluOp", 3 0, v000000000115f2c0_0;  alias, 1 drivers
E_00000000011674a0 .event edge, v000000000115f2c0_0, v00000000011c5a70_0, v00000000011c68d0_0;
S_0000000001135100 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0000000001136de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000011c60b0_0 .net "A", 31 0, L_00000000011d1bb0;  alias, 1 drivers
v00000000011c52f0_0 .net "B", 31 0, L_00000000011d1d90;  alias, 1 drivers
v00000000011c56b0_0 .var "Result", 31 0;
v00000000011c5390_0 .net "aluOp", 3 0, v000000000115f2c0_0;  alias, 1 drivers
S_00000000011184b0 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000011c6970_0 .net *"_s1", 29 0, L_00000000011d0350;  1 drivers
L_00000000011d20e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011c5d90_0 .net/2u *"_s2", 1 0, L_00000000011d20e0;  1 drivers
v00000000011c5bb0_0 .net "a", 31 0, L_00000000011d1f70;  alias, 1 drivers
v00000000011c6010_0 .net "y", 31 0, L_00000000011d07b0;  alias, 1 drivers
L_00000000011d0350 .part L_00000000011d1f70, 0, 30;
L_00000000011d07b0 .concat [ 2 30 0 0], L_00000000011d20e0, L_00000000011d0350;
S_0000000001118640 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000011c6c90_0 .net "a", 31 0, v00000000011c7580_0;  alias, 1 drivers
L_00000000011d2098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000011c6330_0 .net "b", 31 0, L_00000000011d2098;  1 drivers
v00000000011c6d30_0 .net "y", 31 0, L_00000000011d0710;  alias, 1 drivers
L_00000000011d0710 .arith/sum 32, v00000000011c7580_0, L_00000000011d2098;
S_0000000001131f90 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000011c6dd0_0 .net "a", 31 0, L_00000000011d0710;  alias, 1 drivers
v00000000011c6e70_0 .net "b", 31 0, L_00000000011d07b0;  alias, 1 drivers
v00000000011c6f10_0 .net "y", 31 0, L_00000000011d0a30;  alias, 1 drivers
L_00000000011d0a30 .arith/sum 32, L_00000000011d0710, L_00000000011d07b0;
S_0000000001132120 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001166ea0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000011c8e80_0 .net "d0", 31 0, L_00000000011d0710;  alias, 1 drivers
v00000000011c7da0_0 .net "d1", 31 0, L_00000000011d0a30;  alias, 1 drivers
v00000000011c7760_0 .net "s", 0 0, L_0000000001159a80;  alias, 1 drivers
v00000000011c79e0_0 .net "y", 31 0, L_00000000011d1390;  alias, 1 drivers
L_00000000011d1390 .functor MUXZ 32, L_00000000011d0710, L_00000000011d0a30, L_0000000001159a80, C4<>;
S_00000000011c93b0 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001166ee0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000011c8480_0 .net "d0", 31 0, L_00000000011d1390;  alias, 1 drivers
v00000000011c7940_0 .net "d1", 31 0, L_00000000011d03f0;  1 drivers
v00000000011c7e40_0 .net "s", 0 0, L_00000000011d0cb0;  alias, 1 drivers
v00000000011c87a0_0 .net "y", 31 0, L_00000000011d1ed0;  alias, 1 drivers
L_00000000011d1ed0 .functor MUXZ 32, L_00000000011d1390, L_00000000011d03f0, L_00000000011d0cb0, C4<>;
S_00000000011c9540 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000001166f20 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v00000000011c88e0_0 .net "clk", 0 0, v00000000011d0e90_0;  alias, 1 drivers
v00000000011c78a0_0 .net "d", 31 0, L_00000000011d1ed0;  alias, 1 drivers
v00000000011c7580_0 .var "q", 31 0;
v00000000011c8980_0 .net "reset", 0 0, v00000000011d11b0_0;  alias, 1 drivers
E_00000000011671a0 .event posedge, v00000000011c8980_0, v000000000115df60_0;
S_00000000011c96d0 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001167220 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000011c8840_0 .net "d0", 31 0, v00000000011c5930_0;  alias, 1 drivers
v00000000011c8d40_0 .net "d1", 31 0, L_0000000001158f20;  alias, 1 drivers
v00000000011c71c0_0 .net "s", 0 0, L_00000000011d0fd0;  alias, 1 drivers
v00000000011c8660_0 .net "y", 31 0, L_00000000011d1890;  alias, 1 drivers
L_00000000011d1890 .functor MUXZ 32, v00000000011c5930_0, L_0000000001158f20, L_00000000011d0fd0, C4<>;
S_00000000011c9090 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000000011c7ee0_0 .net *"_s0", 31 0, L_00000000011d0490;  1 drivers
v00000000011c7800_0 .net *"_s10", 6 0, L_00000000011d1570;  1 drivers
L_00000000011d2200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011c8520_0 .net *"_s13", 1 0, L_00000000011d2200;  1 drivers
L_00000000011d2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c7f80_0 .net/2u *"_s14", 31 0, L_00000000011d2248;  1 drivers
v00000000011c8ac0_0 .net *"_s18", 31 0, L_00000000011d16b0;  1 drivers
L_00000000011d2290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c85c0_0 .net *"_s21", 26 0, L_00000000011d2290;  1 drivers
L_00000000011d22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c8700_0 .net/2u *"_s22", 31 0, L_00000000011d22d8;  1 drivers
v00000000011c7a80_0 .net *"_s24", 0 0, L_00000000011d1c50;  1 drivers
v00000000011c7b20_0 .net *"_s26", 31 0, L_00000000011d1750;  1 drivers
v00000000011c83e0_0 .net *"_s28", 6 0, L_00000000011d0530;  1 drivers
L_00000000011d2170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c8a20_0 .net *"_s3", 26 0, L_00000000011d2170;  1 drivers
L_00000000011d2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011c8c00_0 .net *"_s31", 1 0, L_00000000011d2320;  1 drivers
L_00000000011d2368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c8f20_0 .net/2u *"_s32", 31 0, L_00000000011d2368;  1 drivers
L_00000000011d21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c7080_0 .net/2u *"_s4", 31 0, L_00000000011d21b8;  1 drivers
v00000000011c8b60_0 .net *"_s6", 0 0, L_00000000011d0d50;  1 drivers
v00000000011c7bc0_0 .net *"_s8", 31 0, L_00000000011d14d0;  1 drivers
v00000000011c7120_0 .net "clk", 0 0, v00000000011d0e90_0;  alias, 1 drivers
v00000000011c7c60_0 .net "ra1", 4 0, L_00000000011d0990;  1 drivers
v00000000011c8ca0_0 .net "ra2", 4 0, L_00000000011d0ad0;  1 drivers
v00000000011c8de0_0 .net "rd1", 31 0, L_00000000011d1bb0;  alias, 1 drivers
v00000000011c8340_0 .net "rd2", 31 0, L_00000000011d08f0;  alias, 1 drivers
v00000000011c82a0 .array "rf", 0 31, 31 0;
v00000000011c76c0_0 .net "wa3", 4 0, L_00000000011d0c10;  alias, 1 drivers
v00000000011c74e0_0 .net "wd3", 31 0, L_00000000011d1890;  alias, 1 drivers
v00000000011c7260_0 .net "we3", 0 0, L_00000000011d1250;  alias, 1 drivers
L_00000000011d0490 .concat [ 5 27 0 0], L_00000000011d0990, L_00000000011d2170;
L_00000000011d0d50 .cmp/ne 32, L_00000000011d0490, L_00000000011d21b8;
L_00000000011d14d0 .array/port v00000000011c82a0, L_00000000011d1570;
L_00000000011d1570 .concat [ 5 2 0 0], L_00000000011d0990, L_00000000011d2200;
L_00000000011d1bb0 .functor MUXZ 32, L_00000000011d2248, L_00000000011d14d0, L_00000000011d0d50, C4<>;
L_00000000011d16b0 .concat [ 5 27 0 0], L_00000000011d0ad0, L_00000000011d2290;
L_00000000011d1c50 .cmp/ne 32, L_00000000011d16b0, L_00000000011d22d8;
L_00000000011d1750 .array/port v00000000011c82a0, L_00000000011d0530;
L_00000000011d0530 .concat [ 5 2 0 0], L_00000000011d0ad0, L_00000000011d2320;
L_00000000011d08f0 .functor MUXZ 32, L_00000000011d2368, L_00000000011d1750, L_00000000011d1c50, C4<>;
S_00000000011c9860 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000011c7d00_0 .net *"_s1", 0 0, L_00000000011d1930;  1 drivers
v00000000011c8020_0 .net *"_s2", 15 0, L_00000000011d19d0;  1 drivers
v00000000011c7300_0 .net "a", 15 0, L_00000000011d1a70;  1 drivers
v00000000011c7620_0 .net "y", 31 0, L_00000000011d1f70;  alias, 1 drivers
L_00000000011d1930 .part L_00000000011d1a70, 15, 1;
LS_00000000011d19d0_0_0 .concat [ 1 1 1 1], L_00000000011d1930, L_00000000011d1930, L_00000000011d1930, L_00000000011d1930;
LS_00000000011d19d0_0_4 .concat [ 1 1 1 1], L_00000000011d1930, L_00000000011d1930, L_00000000011d1930, L_00000000011d1930;
LS_00000000011d19d0_0_8 .concat [ 1 1 1 1], L_00000000011d1930, L_00000000011d1930, L_00000000011d1930, L_00000000011d1930;
LS_00000000011d19d0_0_12 .concat [ 1 1 1 1], L_00000000011d1930, L_00000000011d1930, L_00000000011d1930, L_00000000011d1930;
L_00000000011d19d0 .concat [ 4 4 4 4], LS_00000000011d19d0_0_0, LS_00000000011d19d0_0_4, LS_00000000011d19d0_0_8, LS_00000000011d19d0_0_12;
L_00000000011d1f70 .concat [ 16 16 0 0], L_00000000011d1a70, L_00000000011d19d0;
S_00000000011c99f0 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001167260 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000011c80c0_0 .net "d0", 31 0, L_00000000011d08f0;  alias, 1 drivers
v00000000011c73a0_0 .net "d1", 31 0, L_00000000011d1f70;  alias, 1 drivers
v00000000011c8160_0 .net "s", 0 0, L_00000000011d0850;  alias, 1 drivers
v00000000011c7440_0 .net "y", 31 0, L_00000000011d1d90;  alias, 1 drivers
L_00000000011d1d90 .functor MUXZ 32, L_00000000011d08f0, L_00000000011d1f70, L_00000000011d0850, C4<>;
S_00000000011c9b80 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000001136c50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_00000000011684a0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v00000000011c8200_0 .net "d0", 4 0, L_00000000011d0df0;  1 drivers
v00000000011cce10_0 .net "d1", 4 0, L_00000000011d1cf0;  1 drivers
v00000000011cc690_0 .net "s", 0 0, L_00000000011d1e30;  alias, 1 drivers
v00000000011cca50_0 .net "y", 4 0, L_00000000011d0c10;  alias, 1 drivers
L_00000000011d0c10 .functor MUXZ 5, L_00000000011d0df0, L_00000000011d1cf0, L_00000000011d1e30, C4<>;
    .scope S_000000000116ea00;
T_0 ;
    %wait E_0000000001166860;
    %load/vec4 v000000000115f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000115edc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000115ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000115e0a0_0;
    %assign/vec4 v000000000115edc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001144ce0;
T_1 ;
    %wait E_0000000001167060;
    %load/vec4 v00000000011c6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v00000000011c5070_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001144b50;
T_2 ;
    %wait E_0000000001166ce0;
    %load/vec4 v000000000115d9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000000000115e280_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000115f2c0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000011c9540;
T_3 ;
    %wait E_00000000011671a0;
    %load/vec4 v00000000011c8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011c7580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000011c78a0_0;
    %assign/vec4 v00000000011c7580_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011c9090;
T_4 ;
    %wait E_00000000011669e0;
    %load/vec4 v00000000011c7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000011c74e0_0;
    %load/vec4 v00000000011c76c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c82a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001134f70;
T_5 ;
    %wait E_00000000011674a0;
    %load/vec4 v00000000011c5430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v00000000011c5a70_0;
    %load/vec4 v00000000011c68d0_0;
    %add;
    %store/vec4 v00000000011c61f0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000011c5a70_0;
    %load/vec4 v00000000011c68d0_0;
    %add;
    %store/vec4 v00000000011c61f0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000011c5a70_0;
    %load/vec4 v00000000011c68d0_0;
    %sub;
    %store/vec4 v00000000011c61f0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000011c5a70_0;
    %load/vec4 v00000000011c68d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v00000000011c61f0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001135100;
T_6 ;
    %wait E_00000000011674a0;
    %load/vec4 v00000000011c5390_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000000011c60b0_0;
    %load/vec4 v00000000011c52f0_0;
    %and;
    %store/vec4 v00000000011c56b0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000000011c60b0_0;
    %load/vec4 v00000000011c52f0_0;
    %or;
    %store/vec4 v00000000011c56b0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000000011c60b0_0;
    %load/vec4 v00000000011c52f0_0;
    %xor;
    %store/vec4 v00000000011c56b0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000000011c60b0_0;
    %load/vec4 v00000000011c52f0_0;
    %or;
    %inv;
    %store/vec4 v00000000011c56b0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001136de0;
T_7 ;
    %wait E_0000000001166da0;
    %load/vec4 v00000000011c6b50_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000011c6650_0;
    %store/vec4 v00000000011c5930_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000011c6bf0_0;
    %store/vec4 v00000000011c5930_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v00000000011c5930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011c5f70_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011c5f70_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000113ca60;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v000000000115d7e0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000113c8d0;
T_9 ;
    %wait E_00000000011669e0;
    %load/vec4 v000000000115e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000115f360_0;
    %load/vec4 v000000000115dce0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000115d6a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000113def0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011d11b0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d11b0_0, 0;
    %end;
    .thread T_10;
    .scope S_000000000113def0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011d0e90_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d0e90_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %b, reset: %b, writedata: %h, dataadr %h, memwrite: %h", v00000000011d0e90_0, v00000000011d11b0_0, v00000000011d0170_0, v00000000011d05d0_0, v00000000011d1110_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000113def0;
T_12 ;
    %wait E_00000000011668e0;
    %load/vec4 v00000000011d1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000011d05d0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000011d0170_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 29 "$display" {0 0 0};
    %vpi_call 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 31 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000011d05d0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
