{
  "Top": "Filter_Convolution",
  "RtlTop": "Filter_Convolution",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "308344",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Filter_Convolution",
    "Version": "1.0",
    "DisplayName": "Filter_convolution",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/Filter_convolution.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Filter_Convolutiobkb.vhd",
      "impl\/vhdl\/Filter_Convolutiocud.vhd",
      "impl\/vhdl\/Filter_ConvolutiodEe.vhd",
      "impl\/vhdl\/Filter_ConvolutioeOg.vhd",
      "impl\/vhdl\/Filter_ConvolutiofYi.vhd",
      "impl\/vhdl\/Filter_Convolutiog8j.vhd",
      "impl\/vhdl\/Filter_Convolutiohbi.vhd",
      "impl\/vhdl\/Filter_Convolutioibs.vhd",
      "impl\/vhdl\/Filter_ConvolutiojbC.vhd",
      "impl\/vhdl\/Filter_ConvolutiokbM.vhd",
      "impl\/vhdl\/Filter_ConvolutiolbW.vhd",
      "impl\/vhdl\/Filter_Convolutiomb6.vhd",
      "impl\/vhdl\/Filter_Convolutioocq.vhd",
      "impl\/vhdl\/Filter_ConvolutiopcA.vhd",
      "impl\/vhdl\/Filter_ConvolutioqcK.vhd",
      "impl\/vhdl\/Filter_ConvolutiorcU.vhd",
      "impl\/vhdl\/Filter_Convolutiosc4.vhd",
      "impl\/vhdl\/Filter_Convolution.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Filter_Convolutiobkb.v",
      "impl\/verilog\/Filter_Convolutiobkb_rom.dat",
      "impl\/verilog\/Filter_Convolutiocud.v",
      "impl\/verilog\/Filter_Convolutiocud_rom.dat",
      "impl\/verilog\/Filter_ConvolutiodEe.v",
      "impl\/verilog\/Filter_ConvolutiodEe_rom.dat",
      "impl\/verilog\/Filter_ConvolutioeOg.v",
      "impl\/verilog\/Filter_ConvolutioeOg_rom.dat",
      "impl\/verilog\/Filter_ConvolutiofYi.v",
      "impl\/verilog\/Filter_ConvolutiofYi_rom.dat",
      "impl\/verilog\/Filter_Convolutiog8j.v",
      "impl\/verilog\/Filter_Convolutiog8j_rom.dat",
      "impl\/verilog\/Filter_Convolutiohbi.v",
      "impl\/verilog\/Filter_Convolutiohbi_rom.dat",
      "impl\/verilog\/Filter_Convolutioibs.v",
      "impl\/verilog\/Filter_Convolutioibs_rom.dat",
      "impl\/verilog\/Filter_ConvolutiojbC.v",
      "impl\/verilog\/Filter_ConvolutiojbC_rom.dat",
      "impl\/verilog\/Filter_ConvolutiokbM.v",
      "impl\/verilog\/Filter_ConvolutiokbM_rom.dat",
      "impl\/verilog\/Filter_ConvolutiolbW.v",
      "impl\/verilog\/Filter_ConvolutiolbW_rom.dat",
      "impl\/verilog\/Filter_Convolutiomb6.v",
      "impl\/verilog\/Filter_Convolutiomb6_ram.dat",
      "impl\/verilog\/Filter_Convolutioocq.v",
      "impl\/verilog\/Filter_ConvolutiopcA.v",
      "impl\/verilog\/Filter_ConvolutioqcK.v",
      "impl\/verilog\/Filter_ConvolutiorcU.v",
      "impl\/verilog\/Filter_Convolutiosc4.v",
      "impl\/verilog\/Filter_Convolution.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_img_V out_img_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "id_filter_V": {
      "type": "data",
      "dir": "in",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        }}
    },
    "in_img_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_img_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "out_img_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_img_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "id_filter_V": {
      "dir": "in",
      "width": "3"
    },
    "in_img_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_img_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_img_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_img_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_img_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_img_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "id_filter_V": {
      "interfaceRef": "id_filter_V",
      "dir": "in",
      "dataWidth": "3",
      "handshakeRef": "ap_none"
    },
    "in_img_V": {
      "interfaceRef": "in_img_V",
      "dir": "in"
    },
    "out_img_V": {
      "interfaceRef": "out_img_V",
      "dir": "out",
      "firstOutLatency": "22"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Filter_Convolution"},
    "Metrics": {"Filter_Convolution": {
        "Latency": {
          "LatencyBest": "308344",
          "LatencyAvg": "308344",
          "LatencyWorst": "308344",
          "PipelineII": "308345",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.54"
        },
        "Loops": [{
            "Name": "Loop_row_Loop_col",
            "TripCount": "308321",
            "Latency": "308341",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "1025",
          "LUT": "1080",
          "URAM": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-03-10 11:25:02 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
