# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Downloads/cpu_package.0.vhd" \
"../../../../../../../../Downloads/log2_hw.vhd" \
"../../../../../../../../Downloads/test_log2.vhd" \

# Do not sort compile order
nosort
