Information: T1    CPU:     11 s ( 0.00 hr) ELAPSE:     16 s ( 0.00 hr) MEM-PEAK:   448 Mb   Wed Mar  8 10:29:49 2023  (PSYN-508)

The options for place_opt_feasibility:
----------------------------------------------------------------
FEAS:  Stage                                : None
FEAS:  Skip Step                            : None
FEAS:  Congestion removal                   : No
FEAS:  Area recovery                        : No
FEAS:  Optimize dft                         : No
FEAS:  Optimize power                       : No
FEAS:  Clock Tree Synthesis                 : No (not supported)
FEAS:  SPG - Use Synopsys Physical Guide    : No (not supported)
----------------------------------------------------------------

Settings of some common used Tcl variables for place_opt_feasibility:
---------------------------------------------------------------------
---------------------------------------------------------------------
Information: T2    CPU:     11 s ( 0.00 hr) ELAPSE:     16 s ( 0.00 hr) MEM-PEAK:   448 Mb   Wed Mar  8 10:29:49 2023  (PSYN-508)

  Loading design 'FIFO'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: T3    CPU:     11 s ( 0.00 hr) ELAPSE:     17 s ( 0.00 hr) MEM-PEAK:   449 Mb   Wed Mar  8 10:29:50 2023  (PSYN-508)
Information: T4    CPU:     11 s ( 0.00 hr) ELAPSE:     17 s ( 0.00 hr) MEM-PEAK:   449 Mb   Wed Mar  8 10:29:50 2023  (PSYN-508)
displacement_analysis_options enabled
displacement_analysis_options output file is feas_cell_history.13.
Info: autolink activated.

********************************************************************
Information: Short Summary for Design : FIFO
********************************************************************
Number of Std cells in design :                    827
Number of Inv/Buf cells in design :                102
Number of Macro cells in design :                    0
Number of Physical Only cells in design :            0
Number of dont_touch cells in design :               0    0 % of Std
Number of size_only cells in design :                0    0 % of Std
Number of fixed_placement cells in design :          0    0 % of Std
Number of dont_use Std cells in design :             0    0 % of Std
Number of Always On cells in design :                0
Number of Buffers Avail in libraries :              33
Number of Buffers with dont_use :                    9
Number of Inverters Avail in libraries :            45
Number of Inverters with dont_use :                  9
Number of Hierarchical cells in design :             5
Number of ILMs in design :                           0
Number of Nets in design :                        1344
Number of Ideal Nets in design :                     0    0 of them Clocks
Number of Nets with dont_touch in design :           0
Number of Tristate Nets in design :                 12
Number of Tie Nets in design :                       0
Number of Nets with NDR in design :                  0
Number of Master Clocks in design :                  1
Number of Generated Clocks in design :               0
Number of Path Groups in design :                    2
Number of Active Scenarios in design :         Single Scenario
Number of Scan Chains in design :                    0
Number of Voltage Areas in design :                  0
Number of Bounds in design :                         0
Number of Routing Layers in design :                10    0 of them Ignored
Design Dimensions (microns) :                 Width: 111.960 Height: 75.176
********************************************************************

 For more details you can run "check_physical_design -design_statistics"
Information: T5    CPU:     11 s ( 0.00 hr) ELAPSE:     17 s ( 0.00 hr) MEM-PEAK:   449 Mb   Wed Mar  8 10:29:50 2023  (PSYN-508)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------

Information: T6    CPU:     12 s ( 0.00 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:52 2023  (PSYN-508)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
Information: T7    CPU:     12 s ( 0.00 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:52 2023  (PSYN-508)
Information: T8    CPU:     12 s ( 0.00 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:52 2023  (PSYN-508)
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 17

 Processing Buffer Trees ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [14]  70% ...
    [16]  80% ...
    [17] 100% Done ...


Information: Automatic high-fanout synthesis deletes 61 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 29 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


Information: T9    CPU:     12 s ( 0.00 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:53 2023  (PSYN-508)
Information: T10   CPU:     13 s ( 0.00 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:53 2023  (PSYN-508)
Info: autolink activated.

********************************************************************
Information: Short Summary for Design : FIFO
********************************************************************
Number of Std cells in design :                    795
Number of Inv/Buf cells in design :                 70
Number of Macro cells in design :                    0
Number of Physical Only cells in design :            0
Number of dont_touch cells in design :               0    0 % of Std
Number of size_only cells in design :                0    0 % of Std
Number of fixed_placement cells in design :          0    0 % of Std
Number of dont_use Std cells in design :             0    0 % of Std
Number of Always On cells in design :                0
Number of Buffers Avail in libraries :              33
Number of Buffers with dont_use :                    9
Number of Inverters Avail in libraries :            45
Number of Inverters with dont_use :                  9
Number of Hierarchical cells in design :             5
Number of ILMs in design :                           0
Number of Nets in design :                        1312
Number of Ideal Nets in design :                     0    0 of them Clocks
Number of Nets with dont_touch in design :           0
Number of Tristate Nets in design :                 12
Number of Tie Nets in design :                       0
Number of Nets with NDR in design :                  0
Number of Master Clocks in design :                  1
Number of Generated Clocks in design :               0
Number of Path Groups in design :                    2
Number of Active Scenarios in design :         Single Scenario
Number of Scan Chains in design :                    0
Number of Voltage Areas in design :                  0
Number of Bounds in design :                         0
Number of Routing Layers in design :                10    0 of them Ignored
Design Dimensions (microns) :                 Width: 111.960 Height: 75.176
********************************************************************

 For more details you can run "check_physical_design -design_statistics"
Information: T11   CPU:     13 s ( 0.00 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:53 2023  (PSYN-508)





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3027.9
  Total fixed cell area: 0.0
  Total physical cell area: 3027.9
  Core area: (10000 10000 101960 65176)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3027.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          
    0:00:04    3027.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3027.9
  Total fixed cell area: 0.0
  Total physical cell area: 3027.9
  Core area: (10000 10000 101960 65176)


  No hold constraints

Information: T12   CPU:     13 s ( 0.00 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:53 2023  (PSYN-508)
Info: autolink activated.

********************************************************************
Information: Short Summary for Design : FIFO
********************************************************************
Number of Std cells in design :                    795
Number of Inv/Buf cells in design :                 70
Number of Macro cells in design :                    0
Number of Physical Only cells in design :            0
Number of dont_touch cells in design :               0    0 % of Std
Number of size_only cells in design :                0    0 % of Std
Number of fixed_placement cells in design :          0    0 % of Std
Number of dont_use Std cells in design :             0    0 % of Std
Number of Always On cells in design :                0
Number of Buffers Avail in libraries :              33
Number of Buffers with dont_use :                    9
Number of Inverters Avail in libraries :            45
Number of Inverters with dont_use :                  9
Number of Hierarchical cells in design :             5
Number of ILMs in design :                           0
Number of Nets in design :                        1312
Number of Ideal Nets in design :                     0    0 of them Clocks
Number of Nets with dont_touch in design :           0
Number of Tristate Nets in design :                 12
Number of Tie Nets in design :                       0
Number of Nets with NDR in design :                  0
Number of Master Clocks in design :                  1
Number of Generated Clocks in design :               0
Number of Path Groups in design :                    2
Number of Active Scenarios in design :         Single Scenario
Number of Scan Chains in design :                    0
Number of Voltage Areas in design :                  0
Number of Bounds in design :                         0
Number of Routing Layers in design :                10    0 of them Ignored
Design Dimensions (microns) :                 Width: 111.960 Height: 75.176
********************************************************************

 For more details you can run "check_physical_design -design_statistics"
Information: T13   CPU:     13 s ( 0.00 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   451 Mb   Wed Mar  8 10:29:53 2023  (PSYN-508)





 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
67%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 33 horizontal rows
    8 pre-routes for placement blockage/checking
    42 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************
Std cell utilization: 59.67%  (11914/(19965-0))
(Non-fixed + Fixed)
Std cell utilization: 59.67%  (11914/(19965-0))
(Non-fixed only)
Chip area:            19965    sites, bbox (10.00 10.00 101.96 65.18) um
Std cell area:        11914    sites, (non-fixed:11914  fixed:0)
                      795      cells, (non-fixed:795    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.82 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 33)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 795 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************

avg cell displacement:    0.493 um ( 0.30 row height)
max cell displacement:    1.311 um ( 0.78 row height)
std deviation:            0.271 um ( 0.16 row height)
number of cell moved:       795 cells (out of 795 cells)

Total 0 cells has large displacement (e.g. > 16.720 um or 10 row height)

Information: T14   CPU:     13 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)
Information: T15   CPU:     13 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)
Information: T16   CPU:     14 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


Information: T17   CPU:     14 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3027.9
  Total fixed cell area: 0.0
  Total physical cell area: 3027.9
  Core area: (10000 10000 101960 65176)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
    0:00:06    3027.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 33 horizontal rows
    8 pre-routes for placement blockage/checking
    42 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************
Std cell utilization: 59.67%  (11914/(19965-0))
(Non-fixed + Fixed)
Std cell utilization: 59.67%  (11914/(19965-0))
(Non-fixed only)
Chip area:            19965    sites, bbox (10.00 10.00 101.96 65.18) um
Std cell area:        11914    sites, (non-fixed:11914  fixed:0)
                      795      cells, (non-fixed:795    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.82 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 33)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FIFO
  Version: Q-2019.12
  Date   : Wed Mar  8 10:29:55 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------

Information: T18   CPU:     14 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)
Information: T19   CPU:     14 s ( 0.00 hr) ELAPSE:     22 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:55 2023  (PSYN-508)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 3027.9
  Total fixed cell area: 0.0
  Total physical cell area: 3027.9
  Core area: (10000 10000 101960 65176)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 33 horizontal rows
    8 pre-routes for placement blockage/checking
    42 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(111960,75176). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(111960,75176). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: T20   CPU:     14 s ( 0.00 hr) ELAPSE:     23 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:56 2023  (PSYN-508)
Info: autolink activated.

********************************************************************
Information: Short Summary for Design : FIFO
********************************************************************
Number of Std cells in design :                    795
Number of Inv/Buf cells in design :                 70
Number of Macro cells in design :                    0
Number of Physical Only cells in design :            0
Number of dont_touch cells in design :               0    0 % of Std
Number of size_only cells in design :                0    0 % of Std
Number of fixed_placement cells in design :          0    0 % of Std
Number of dont_use Std cells in design :             0    0 % of Std
Number of Always On cells in design :                0
Number of Buffers Avail in libraries :              33
Number of Buffers with dont_use :                    9
Number of Inverters Avail in libraries :            45
Number of Inverters with dont_use :                  9
Number of Hierarchical cells in design :             5
Number of ILMs in design :                           0
Number of Nets in design :                        1312
Number of Ideal Nets in design :                     0    0 of them Clocks
Number of Nets with dont_touch in design :           0
Number of Tristate Nets in design :                 12
Number of Tie Nets in design :                       0
Number of Nets with NDR in design :                  0
Number of Master Clocks in design :                  1
Number of Generated Clocks in design :               0
Number of Path Groups in design :                    2
Number of Active Scenarios in design :         Single Scenario
Number of Scan Chains in design :                    0
Number of Voltage Areas in design :                  0
Number of Bounds in design :                         0
Number of Routing Layers in design :                10    0 of them Ignored
Design Dimensions (microns) :                 Width: 111.960 Height: 75.176
********************************************************************

 For more details you can run "check_physical_design -design_statistics"
displacement_analysis_options disabled
Information: Updating database...
Information: T21   CPU:     14 s ( 0.00 hr) ELAPSE:     23 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:56 2023  (PSYN-508)
Information: T22   CPU:     14 s ( 0.00 hr) ELAPSE:     23 s ( 0.01 hr) MEM-PEAK:   453 Mb   Wed Mar  8 10:29:56 2023  (PSYN-508)
1
