# ğŸ•’ Digital Clock Using Digital Logic Components

## Project Overview

This project is a **digital clock (HH:MM:SS)** that resets every 12 hours and includes an **AM/PM extension**. It was implemented and simulated using **Proteus** with D Flip-Flops, decoders, and gates, and later built on a breadboard using **7490 Decade Counters**. 

This project was an excellent learning journey in digital electronics: using and/or/not gates, flip-flop behavior, reset logic, 7-segment displays, and simplification of logic circuits.

---

## ğŸ§  What I Learned

- Designing a clock system from scratch using digital logic
- Frequency generation using 555 timer
- Using D flip-flops to simulate T flip-flop behavior
- Binary counting and overflow detection
- Reset logic using combinational gates
- Decoding BCD to display on 7-segment
- Managing AM/PM toggling with clock resets
- Replacing flip-flop logic with decade counters for easier implementation

---

## âš™ï¸ Components Used

### ğŸ§ª Proteus Simulation
- 555 Timer â€“ 1
- 100Î¼F Capacitor â€“ 1
- 4.7kÎ© Resistors â€“ 2
- D Flip-Flops (7474) â€“ 20 (10 ICs)
- 7447 Decoders â€“ 7
- 7-Segment Displays â€“ 7
- NOT Gates â€“ 3 ICs
- AND Gates â€“ 3 ICs

### ğŸ§° Breadboard Implementation
- Decade Counters (7490) â€“ 7
- 555 Timer â€“ 1
- 100Î¼F Capacitor â€“ 1
- 4.7kÎ© Resistors â€“ 2
- 7447 Decoders â€“ 7
- 7-Segment Displays â€“ 7
- NOT Gates â€“ 3 ICs
- AND Gates â€“ 3 ICs

---

## ğŸ”„ Clock Logic Explanation

### 1. â± Frequency Generation â€“ 555 Timer

- Used in **astable mode** to generate a 1Hz pulse (1 pulse per second).
- Achieved using: 555 Timer + 100Î¼F capacitor + 2Ã— 4.7kÎ© resistors.
- This pulse is fed into the clock input of the least significant flip-flop.

### 2. ğŸ§® Counting Logic with D Flip-Flops

Each decimal digit is implemented using flip-flops:
- **Units of Seconds/Minutes/Hours** â€“ 4 flip-flops (0â€“9)
- **Tens of Seconds/Minutes** â€“ 3 flip-flops (0â€“5)
- **Tens of Hours** â€“ 1 flip-flop (0â€“1)

#### â›“ T Flip-Flop from D Flip-Flop

A D flip-flop can mimic a T flip-flop by feeding `Q'` back into `D`:

T Flip-Flop Truth Table:
T | Q_next
0 | Q (No change)
1 | ~Q (Toggle)

D = T âŠ• Q â†’ For T = 1 â†’ D = ~Q â†’ D = Q'


So we connected `Q'` to `D`, effectively toggling the output each clock pulse. The output of one flip-flop (e.g., `Q'`) can be used as the clock input to the next stage to divide the frequency.

---

### 3. â™»ï¸ Reset Logic

- Each decimal digit resets after reaching its max (9 for units, 5 for tens).

#### ğŸ§  Reset Implementation:
- Use **AND gates** to detect a binary pattern (e.g., `1010` = 10).
- Use **NOT gates** to invert bits as needed.
- Feed the final signal to the **Reset** pins of the flip-flops (active low).

#### ğŸ•“ Special Case â€“ Reset After 12 Hours
- Detect when **Hours = 12 (Binary: Tens = 1, Units = 0010)**.
- Use an AND gate to combine these conditions.
- Reset all counters and toggle AM/PM flip-flop.

---

### 4. ğŸŒ“ AM/PM Extension

- A single D flip-flop toggled on every 12-hour cycle.
- Output connected to **segment C** of a 7-segment display:
  - Segment C lit = PM
  - Segment C off = AM

Only segment C is used (others tied to VCC/GND), effectively displaying a light for PM.

---

## ğŸ” Alternative Implementation: Using 7490 Decade Counters

To simplify the circuit on the breadboard, we replaced flip-flop counters with 7490 ICs.

### Benefits:
- Built-in decade counting (0â€“9)
- Reset pins simplify logic
- Faster prototyping

### Custom Logic:
- For tens digits (max 5), use AND + NOT gates for binary 6 detection to reset.
- For hours reset at 12: use an AND gate combining:
  - Units = 2 (0010)
  - Tens = 1 (0001)

AM/PM toggle logic remains the same.

---

## ğŸ–¥ Circuit Designs

### âœ… Proteus
- Implemented with individual flip-flops, AND/NOT logic gates, and 7447 decoders.

### ğŸ”Œ Breadboard
- Used 7490 counters and simplified reset logic.
- Display logic preserved using 7447 + 7-segment.

## ğŸ“¸ Screenshots
![Breadboard View](clock_preview.jpg)
![Proteus View](proteus_preview.png)
