<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: stm32f1xx_ll_rcc.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__RCC__ClocksTypeDef.html">LL_RCC_ClocksTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clocks Frequency Structure.  <a href="structLL__RCC__ClocksTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga3dcc5fb0db6d9cb7a7014ee1c72ab589">LL_RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;RCC_CIR_LSIRDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga53bee490bc6d882a5b50fa8074a9101a">LL_RCC_CIR_LSERDYC</a>&#160;&#160;&#160;RCC_CIR_LSERDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga26ffa8b667e087b036d0f97939170f5b">LL_RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;RCC_CIR_HSIRDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#gab713f668b36d5c492041e4db82c2ee2c">LL_RCC_CIR_HSERDYC</a>&#160;&#160;&#160;RCC_CIR_HSERDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga1710889b6e7ed0bdb330d0d8bed0982b">LL_RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;RCC_CIR_PLLRDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga0110b93d7c20e4e770cba89e425a2dfb">LL_RCC_CIR_PLL3RDYC</a>&#160;&#160;&#160;RCC_CIR_PLL3RDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga9cf7933979e2e8af8cc558dc644d620f">LL_RCC_CIR_PLL2RDYC</a>&#160;&#160;&#160;RCC_CIR_PLL2RDYC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__CLEAR__FLAG.html#gabb1103114a938cea6ecc1cfed69601a6">LL_RCC_CIR_CSSC</a>&#160;&#160;&#160;RCC_CIR_CSSC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gaa6922df9fb70afa46041d03d845498fb">LL_RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;RCC_CIR_LSIRDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gae0aac28bba1d7d7e352edce12e28d4da">LL_RCC_CIR_LSERDYF</a>&#160;&#160;&#160;RCC_CIR_LSERDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga4936dac2cc17cc1306b4ea7fad17a31d">LL_RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;RCC_CIR_HSIRDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gaacbaf63ead97bb460f13d64da5ba1dd7">LL_RCC_CIR_HSERDYF</a>&#160;&#160;&#160;RCC_CIR_HSERDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga2407e722d9a673ed9ca5d06cf772ccd4">LL_RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;RCC_CIR_PLLRDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga8be2c8973021d397390e2d01316b2874">LL_RCC_CIR_PLL3RDYF</a>&#160;&#160;&#160;RCC_CIR_PLL3RDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gacfe5cd540311a3ac5ba72d4b4f9eef2e">LL_RCC_CIR_PLL2RDYF</a>&#160;&#160;&#160;RCC_CIR_PLL2RDYF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gaa3c981acb8284f0ca599d9825f5463bd">LL_RCC_CIR_CSSF</a>&#160;&#160;&#160;RCC_CIR_CSSF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gad01b9f469d3985f6b7d3d90efbff524c">LL_RCC_CSR_PINRSTF</a>&#160;&#160;&#160;RCC_CSR_PINRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#gab4c34964c64a0ea13654c4e9623f979e">LL_RCC_CSR_PORRSTF</a>&#160;&#160;&#160;RCC_CSR_PORRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga76f16aff84b6188c0178344abd21c51e">LL_RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;RCC_CSR_SFTRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga442850372b77921e8d5988a99f100c90">LL_RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_IWDGRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga7c46eaa5dd3d707822fa4217be4e5da9">LL_RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_WWDGRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__GET__FLAG.html#ga15b98b8d5c857b7cb86d4a125a3a477b">LL_RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;RCC_CSR_LPWRRSTF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#gab7f04b7da82de821b33b19b27f23a9e1">LL_RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;RCC_CIR_LSIRDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#ga99917e409e431004e48fc76edb61630a">LL_RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;RCC_CIR_LSERDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#gae89dea5bd46ebb8d66e78aa17309c137">LL_RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;RCC_CIR_HSIRDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#ga307d75f17ac40fc430126d3369aa96f3">LL_RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;RCC_CIR_HSERDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#ga46feb3c953b433ccb21fb8501365f5a8">LL_RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;RCC_CIR_PLLRDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#ga601f5fe9bfed105b633623e34c061662">LL_RCC_CIR_PLL3RDYIE</a>&#160;&#160;&#160;RCC_CIR_PLL3RDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__IT.html#gac6ce5e50721d15981270693b8c4413c1">LL_RCC_CIR_PLL2RDYIE</a>&#160;&#160;&#160;RCC_CIR_PLL2RDYIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaaa8f55c916453dcaf10a55439e6f3de3">LL_RCC_HSE_PREDIV2_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga01ad5031ccc2eadefba851fd0551a153">LL_RCC_HSE_PREDIV2_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga7cb151815a4d1ab6a843a0c16e5168e4">LL_RCC_HSE_PREDIV2_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga87a74e40390d2edaa54d3687803e7747">LL_RCC_HSE_PREDIV2_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga536b43793828d99dd7f481bf83d853f6">LL_RCC_HSE_PREDIV2_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gaac92f2e875bea32fd72cf71a112c0fa3">LL_RCC_HSE_PREDIV2_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2c15c534e11d97ac1b5c924ddad043a1">LL_RCC_HSE_PREDIV2_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga08c04b5390807d0589fe4a000ac12b8f">LL_RCC_HSE_PREDIV2_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga2eebdc29fdb8c2e2ee7bd346803d8177">LL_RCC_HSE_PREDIV2_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga47d344255c9e45542c9f08c059b6866d">LL_RCC_HSE_PREDIV2_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga4ea881806c7d81eb6e82f9cc3005201e">LL_RCC_HSE_PREDIV2_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga67e7b7c1795ee7512073197f37f0de68">LL_RCC_HSE_PREDIV2_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gab0e5c90b03f99f180847275659296b0a">LL_RCC_HSE_PREDIV2_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga63bcb9f518cf60e7f4cf29524b2cc9db">LL_RCC_HSE_PREDIV2_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#gabd11b735b098c603fea16751b20cb125">LL_RCC_HSE_PREDIV2_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__HSE__PREDIV2__DIV.html#ga73c30b8c974afb83ee6e810e5564d98d">LL_RCC_HSE_PREDIV2_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga4340558f32a9cd1b5ad4953eef90bf65">LL_RCC_SYS_CLKSOURCE_HSI</a>&#160;&#160;&#160;RCC_CFGR_SW_HSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga311d41bc162d539bd38d745deb878a05">LL_RCC_SYS_CLKSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_SW_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga9afc95ef42b49164b87663a89312e7ac">LL_RCC_SYS_CLKSOURCE_PLL</a>&#160;&#160;&#160;RCC_CFGR_SW_PLL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#ga24710bf1b28cd90bb382687e108f8ed3">LL_RCC_SYS_CLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;RCC_CFGR_SWS_HSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#gad11a38a680049fd44e212124ca69ead7">LL_RCC_SYS_CLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;RCC_CFGR_SWS_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#ga0ce61c433f9dd47b049cde5c48affde8">LL_RCC_SYS_CLKSOURCE_STATUS_PLL</a>&#160;&#160;&#160;RCC_CFGR_SWS_PLL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga2822f1b5e4e5823a07b727df599d6209">LL_RCC_SYSCLK_DIV_1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#gac4881c3e70771c5f1d7ab767c2387269">LL_RCC_SYSCLK_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga55bf4a1e422f90d58563fdf6ca9d9080">LL_RCC_SYSCLK_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#gae3c29ccf5abd8504a88b1ce9134295ca">LL_RCC_SYSCLK_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#gaaa1397c2d0f4e72529f16e10d11c8a75">LL_RCC_SYSCLK_DIV_16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga585ffbb05508b5740364d60e78e3b224">LL_RCC_SYSCLK_DIV_64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga70d7c2bf339a001963e93d062c949bac">LL_RCC_SYSCLK_DIV_128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga1c7c7959a1f7847c7827c65bfcad188f">LL_RCC_SYSCLK_DIV_256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga9f84bdbc7b8f511e6aaff490ac07e713">LL_RCC_SYSCLK_DIV_512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB1__DIV.html#ga6b5b7c3a43aeda8f90ceb733343cd450">LL_RCC_APB1_DIV_1</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB1__DIV.html#gad8a57a2f6f86b6c7397d9ac166c16126">LL_RCC_APB1_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB1__DIV.html#ga1169e7d89bd094be53bf94b977f37e16">LL_RCC_APB1_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB1__DIV.html#ga299a18aba20c83e0033b8799a2dec357">LL_RCC_APB1_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB1__DIV.html#ga03796dedb27006a296938b3023b58b72">LL_RCC_APB1_DIV_16</a>&#160;&#160;&#160;RCC_CFGR_PPRE1_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB2__DIV.html#ga7943edb9406cc5267c782e1d8e87dfbb">LL_RCC_APB2_DIV_1</a>&#160;&#160;&#160;RCC_CFGR_PPRE2_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB2__DIV.html#ga3270a1aab160f79c6e0657583a89c7cf">LL_RCC_APB2_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_PPRE2_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB2__DIV.html#gae0deb2648c11fde50a6eec21a30a9da2">LL_RCC_APB2_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_PPRE2_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB2__DIV.html#ga1f03b4b4266803f12f764f7c7ee0e3e4">LL_RCC_APB2_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_PPRE2_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__APB2__DIV.html#ga499303a545fd5e63d349ab83a126b2ba">LL_RCC_APB2_DIV_16</a>&#160;&#160;&#160;RCC_CFGR_PPRE2_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#gac6d27a5044eeff50dfc855a5b2c3c635">LL_RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;RCC_CFGR_MCO_NOCLOCK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#gabb5d5d588294f802c487ad623fade53b">LL_RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;RCC_CFGR_MCO_SYSCLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#ga8550bb95b1ec23ba2d9f0812dafb4a81">LL_RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;RCC_CFGR_MCO_HSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#ga1817b6d43b59f4748197a282155ab748">LL_RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_MCO_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#ga5f570bb06e333e68c3032eae4a072c41">LL_RCC_MCO1SOURCE_PLLCLK_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_MCO_PLLCLK_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#ga092815253e7e9dd09a13ec9a1bc3fad7">LL_RCC_MCO1SOURCE_PLL2CLK</a>&#160;&#160;&#160;RCC_CFGR_MCO_PLL2CLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#gac14354c657741cb51e4cdfcd1c0f2e41">LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2</a>&#160;&#160;&#160;RCC_CFGR_MCO_PLL3CLK_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#gabd1c9e2a4c087347bbb2fb797fbb0ca1">LL_RCC_MCO1SOURCE_EXT_HSE</a>&#160;&#160;&#160;RCC_CFGR_MCO_EXT_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__MCO1SOURCE.html#gad4eb9644be9ea0a98ca617b0195734ed">LL_RCC_MCO1SOURCE_PLLI2SCLK</a>&#160;&#160;&#160;RCC_CFGR_MCO_PLL3CLK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PERIPH__FREQUENCY.html#ga3bc462a9690fe48db8914bc4e54e5c35">LL_RCC_PERIPH_FREQUENCY_NO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PERIPH__FREQUENCY.html#ga8612b48aa833f2e1bb6b9f9f2755f65a">LL_RCC_PERIPH_FREQUENCY_NA</a>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2CLKSOURCE.html#ga65cdd6cadaffc61df40cf2c17bf9ae37">LL_RCC_I2S2_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;RCC_CFGR2_I2S2SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2CLKSOURCE.html#gacd9bebce7194829388099cea242a07bd">LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR2_I2S2SRC | (RCC_CFGR2_I2S2SRC &gt;&gt; 16U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2CLKSOURCE.html#gaf1a98d61243105abf7dcc9af7fcf6a84">LL_RCC_I2S3_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;RCC_CFGR2_I2S3SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2CLKSOURCE.html#ga870704d9752e118e96c501634e4b5655">LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO</a>&#160;&#160;&#160;(uint32_t)(RCC_CFGR2_I2S3SRC | (RCC_CFGR2_I2S3SRC &gt;&gt; 16U))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__USB__CLKSOURCE.html#ga8b91a958880a86acc21df47200eb71df">LL_RCC_USB_CLKSOURCE_PLL_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_OTGFSPRE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__USB__CLKSOURCE.html#ga656b0cb475ee79c666498c7f72ff6f9a">LL_RCC_USB_CLKSOURCE_PLL_DIV_3</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__ADC__CLKSOURCE__PCLK2.html#ga86bac68afa9222c8627ef7b2d0bbc63b">LL_RCC_ADC_CLKSRC_PCLK2_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV2 /*ADC prescaler PCLK2 divided by 2*/</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__ADC__CLKSOURCE__PCLK2.html#gae87cc64e123177d772deed225709ea8a">LL_RCC_ADC_CLKSRC_PCLK2_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV4 /*ADC prescaler PCLK2 divided by 4*/</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__ADC__CLKSOURCE__PCLK2.html#gab50516c38adb1e8b67e745fe8bc01d85">LL_RCC_ADC_CLKSRC_PCLK2_DIV_6</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV6 /*ADC prescaler PCLK2 divided by 6*/</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__ADC__CLKSOURCE__PCLK2.html#gaf3d074b0390259809dde604cbdc9437d">LL_RCC_ADC_CLKSRC_PCLK2_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV8 /*ADC prescaler PCLK2 divided by 8*/</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2.html#ga30cee82a5a2872abd375f1e7a069e79f">LL_RCC_I2S2_CLKSOURCE</a>&#160;&#160;&#160;RCC_CFGR2_I2S2SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__I2S2.html#gad8a45f33905887ead9ad98fd68524db5">LL_RCC_I2S3_CLKSOURCE</a>&#160;&#160;&#160;RCC_CFGR2_I2S3SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__USB.html#ga25d005ab85fc2bacd3809c2b7088666d">LL_RCC_USB_CLKSOURCE</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__ADC.html#gabefb8c7da31b26fcd355d4cd651fcf05">LL_RCC_ADC_CLKSOURCE</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga5231fb190792c1c832cb7ad07ab8a7da">LL_RCC_RTC_CLKSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga4e641ca38144e8364554ce6a6aa5b4cf">LL_RCC_RTC_CLKSOURCE_LSE</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#gad8f4b2bff521954b051e908a6cf7d0d6">LL_RCC_RTC_CLKSOURCE_LSI</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga0e78cdc6925e9b91edb2be6d97e72d10">LL_RCC_RTC_CLKSOURCE_HSE_DIV128</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga6732780d70ae0ff4c74f6a3a6cca531f">LL_RCC_PLL_MUL_4</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga1ffbec31c694c0d2934adf70a9884482">LL_RCC_PLL_MUL_5</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga19f7cf7b261055ecfd716de28bc21689">LL_RCC_PLL_MUL_6</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga42091d429452cc87e0924e08a2ab09b5">LL_RCC_PLL_MUL_7</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#gab51d523fb438c9bc9545d1a59d4b4c97">LL_RCC_PLL_MUL_8</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga3428989a6f92fa00fdfc2f1dbd34e2dd">LL_RCC_PLL_MUL_9</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL__MUL.html#ga8c0db7c948d5d41c10a2d0c390bce56a">LL_RCC_PLL_MUL_6_5</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL6_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga4197a0ffe2c720dbfbf0df28e333007c">LL_RCC_PLLSOURCE_HSI_DIV_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_PLLSRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga728460ad86728276403f0c28110e51df">LL_RCC_PLLSOURCE_PLL2</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga81d3c6f264537c30a2a2829d553ff92a">LL_RCC_PLLSOURCE_HSE_DIV_1</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga820c5ac096b5e94ebb5fb7f53a2a440a">LL_RCC_PLLSOURCE_HSE_DIV_2</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaa5b0f597c85b1141174d8e2f96718648">LL_RCC_PLLSOURCE_HSE_DIV_3</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gae906a1e2a943098f684646807c296504">LL_RCC_PLLSOURCE_HSE_DIV_4</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga972632a4f9f6842d3ce69c21ef4c04ea">LL_RCC_PLLSOURCE_HSE_DIV_5</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga6a9118eda256192b63cfa9da3a663ef4">LL_RCC_PLLSOURCE_HSE_DIV_6</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga67b4d612ada86b950343c920e75d3297">LL_RCC_PLLSOURCE_HSE_DIV_7</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gac5ad84e3d0fae1eca7fb5b0a0c040f36">LL_RCC_PLLSOURCE_HSE_DIV_8</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab5f63819f9df3b4657ce0134055371e2">LL_RCC_PLLSOURCE_HSE_DIV_9</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab8cccd7d7b61e46fc2103bc267079c28">LL_RCC_PLLSOURCE_HSE_DIV_10</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga0d46669540893a3ecaa6dd0d6d427a0b">LL_RCC_PLLSOURCE_HSE_DIV_11</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga00ec3c5ac8341d64e89dc36ea73014eb">LL_RCC_PLLSOURCE_HSE_DIV_12</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaae8baac23e25da737401145e0a423fbc">LL_RCC_PLLSOURCE_HSE_DIV_13</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga913c7129bb5a03b963970bac3eefcb8e">LL_RCC_PLLSOURCE_HSE_DIV_14</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga3869afd028281989a960407d02a5f9d5">LL_RCC_PLLSOURCE_HSE_DIV_15</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga226ea173ef5e737b7a28114ec1eae17e">LL_RCC_PLLSOURCE_HSE_DIV_16</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga99d767e1fc31aac82f9affdd49eb873c">LL_RCC_PLLSOURCE_PLL2_DIV_1</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga26bdf7d8ebfc2bf2ba38a20d35fcb4a3">LL_RCC_PLLSOURCE_PLL2_DIV_2</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga9d55dc54b88b10c6621d30c3ac005f81">LL_RCC_PLLSOURCE_PLL2_DIV_3</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga4834021159a4efd97d7b24b3090e26dd">LL_RCC_PLLSOURCE_PLL2_DIV_4</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga38da2ad858161fd7d54c2aef2e4df70e">LL_RCC_PLLSOURCE_PLL2_DIV_5</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaeb22d685106b6056ca5f278b98def974">LL_RCC_PLLSOURCE_PLL2_DIV_6</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab4cf8c8e386d4e54d0e3347c8bbd0b20">LL_RCC_PLLSOURCE_PLL2_DIV_7</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga871e8cf18b22f6c462f7b9f6358cbebd">LL_RCC_PLLSOURCE_PLL2_DIV_8</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga21cffb6f7ecf50b5f9c8b43686784798">LL_RCC_PLLSOURCE_PLL2_DIV_9</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab68ef2a111a1fd60d2a26b39f8de1c57">LL_RCC_PLLSOURCE_PLL2_DIV_10</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga46aaad9c441b163d6486b981f99a5a1d">LL_RCC_PLLSOURCE_PLL2_DIV_11</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gabb0eedd05cb81e3ab3aef66302ef34df">LL_RCC_PLLSOURCE_PLL2_DIV_12</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga29809fd51cedb7e9edc7a485a8059dff">LL_RCC_PLLSOURCE_PLL2_DIV_13</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab59f57399cd40cb354aebb20a51a11ba">LL_RCC_PLLSOURCE_PLL2_DIV_14</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaa9530f2492aad21c67040b4e2cbd76bf">LL_RCC_PLLSOURCE_PLL2_DIV_15</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gafad7af2877124c847bc454b51e68d7ef">LL_RCC_PLLSOURCE_PLL2_DIV_16</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga850f4e0a905fd124ead450225ab677d2">LL_RCC_PREDIV_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga1264fd104ef5c26a5b1e3b98269c16e0">LL_RCC_PREDIV_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga83f34afe90ceccd07c5ee3fc2d3dca01">LL_RCC_PREDIV_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga102e26d06071c34a20687777946c9869">LL_RCC_PREDIV_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga02674a3d2e7e23c2de7b1c0c85b78c22">LL_RCC_PREDIV_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga9ae1e33ea32bee6395a1db77efe71c01">LL_RCC_PREDIV_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga4133dfdc8e953c459df2045259c57f94">LL_RCC_PREDIV_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gae3ec6d9926edcf2dd61132d3b1694988">LL_RCC_PREDIV_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaadbfafc63a22f6337ace9d57b76454cc">LL_RCC_PREDIV_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaa44e32876599e1da57675cb370b0c99b">LL_RCC_PREDIV_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga35310877546f259988965364b18d8f0b">LL_RCC_PREDIV_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gada6a578eb5a9b8d8a724e7a1602e009b">LL_RCC_PREDIV_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gabb46b37174969e5d5e1aca2e5cb4102c">LL_RCC_PREDIV_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga13dbc4fad94a83e73f868dee160e876e">LL_RCC_PREDIV_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gac986b82b1b267b38b76fe46a68fb3fe9">LL_RCC_PREDIV_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gab5d21b5e37ed744b57a68a3bb76faf7a">LL_RCC_PREDIV_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga75ebe1cf1f1e775e4a7d0a69e1f615d3">LL_RCC_PLLI2S_MUL_8</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga4fedd001e0d6530f08a4e648dcfddce4">LL_RCC_PLLI2S_MUL_9</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga295647df556efde8eadebbc2257050c5">LL_RCC_PLLI2S_MUL_10</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga789ec7af459de496b87de7888efcd1eb">LL_RCC_PLLI2S_MUL_11</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#gaf654ee3f2ab29286044c625472ba3bc7">LL_RCC_PLLI2S_MUL_12</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga07e3fac9645e02943fa7e97859a7cf7d">LL_RCC_PLLI2S_MUL_13</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#gacc30ed1b6a51036fd41a16054c88fc1e">LL_RCC_PLLI2S_MUL_14</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#ga4d7c0b9f822102b7a91fc026bc3fc8a4">LL_RCC_PLLI2S_MUL_16</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLI2S__MUL.html#gac6f7f9cacc30710333e92d5363e0d4e3">LL_RCC_PLLI2S_MUL_20</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#gad5c0c10b9e7e4c505dd17b0946e1e3c3">LL_RCC_PLL2_MUL_8</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#gabf0510224eb007bcf5e56567ef015962">LL_RCC_PLL2_MUL_9</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#gaea7941aa30aa7e8caf40b3fe69c87acb">LL_RCC_PLL2_MUL_10</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga99fd23454f83704d652db304d9545386">LL_RCC_PLL2_MUL_11</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga13e9f89d204f912a785e511b02ccdf27">LL_RCC_PLL2_MUL_12</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga0acd2248d9fbc9ba326364e280fd3a18">LL_RCC_PLL2_MUL_13</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga1c0573ec8929bb0da721841203acfcd4">LL_RCC_PLL2_MUL_14</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga94755c08b7218dc70c3dec441b22771c">LL_RCC_PLL2_MUL_16</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLL2__MUL.html#ga22baee8536eee4f3100bb8c703e5536a">LL_RCC_PLL2_MUL_20</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__WRITE__READ.html#gaa75e228b3f74b4da38f930d3a9fb23d8">LL_RCC_WriteReg</a>(__REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in RCC register.  <a href="group__RCC__LL__EM__WRITE__READ.html#gaa75e228b3f74b4da38f930d3a9fb23d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__WRITE__READ.html#gad6ed2d949e3add7bf8dd292f2194d80e">LL_RCC_ReadReg</a>(__REG__)&#160;&#160;&#160;READ_REG(RCC-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in RCC register.  <a href="group__RCC__LL__EM__WRITE__READ.html#gad6ed2d949e3add7bf8dd292f2194d80e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#gaee1a200f5e07f1f591d34552bdadd1d5">__LL_RCC_CALC_PLLCLK_FREQ</a>(__INPUTFREQ__, __PLLMUL__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency.  <a href="group__RCC__LL__EM__CALC__FREQ.html#gaee1a200f5e07f1f591d34552bdadd1d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#ga6e7db5f9555f0e9e0ed7c604b6fac6cf">__LL_RCC_CALC_PLLI2SCLK_FREQ</a>(__INPUTFREQ__, __PLLI2SMUL__, __PLLI2SDIV__)&#160;&#160;&#160;(((__INPUTFREQ__) * (((__PLLI2SMUL__) &gt;&gt; RCC_CFGR2_PLL3MUL_Pos) + 2U)) / (((__PLLI2SDIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLI2S frequency.  <a href="group__RCC__LL__EM__CALC__FREQ.html#ga6e7db5f9555f0e9e0ed7c604b6fac6cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#ga9bea2d23d017b7b2f6f09995a806a676">__LL_RCC_CALC_PLL2CLK_FREQ</a>(__INPUTFREQ__, __PLL2MUL__, __PLL2DIV__)&#160;&#160;&#160;(((__INPUTFREQ__) * (((__PLL2MUL__) &gt;&gt; RCC_CFGR2_PLL2MUL_Pos) + 2U)) / (((__PLL2DIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLL2 frequency.  <a href="group__RCC__LL__EM__CALC__FREQ.html#ga9bea2d23d017b7b2f6f09995a806a676"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#ga49278d42cf8bff0cb67906156cddd42c">__LL_RCC_CALC_HCLK_FREQ</a>(__SYSCLKFREQ__, __AHBPRESCALER__)&#160;&#160;&#160;((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the HCLK frequency.  <a href="group__RCC__LL__EM__CALC__FREQ.html#ga49278d42cf8bff0cb67906156cddd42c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#gae2ec8161a253e802118432ec9ca5422c">__LL_RCC_CALC_PCLK1_FREQ</a>(__HCLKFREQ__, __APB1PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK1 frequency (ABP1)  <a href="group__RCC__LL__EM__CALC__FREQ.html#gae2ec8161a253e802118432ec9ca5422c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EM__CALC__FREQ.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">__LL_RCC_CALC_PCLK2_FREQ</a>(__HCLKFREQ__, __APB2PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK2 frequency (ABP2)  <a href="group__RCC__LL__EM__CALC__FREQ.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Clock Security System.  <a href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE external oscillator (HSE Bypass)  <a href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE external oscillator (HSE Bypass)  <a href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE crystal oscillator (HSE ON)  <a href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE crystal oscillator (HSE ON)  <a href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE oscillator Ready.  <a href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSE.html#ga306cbc26940109bd7f907595d7c963ef">LL_RCC_HSE_GetPrediv2</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PREDIV2 division factor.  <a href="group__RCC__LL__EF__HSE.html#ga306cbc26940109bd7f907595d7c963ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI oscillator.  <a href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI oscillator.  <a href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI clock is ready.  <a href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration value.  <a href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSI Calibration trimming.  <a href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration trimming.  <a href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Speed External (LSE) crystal.  <a href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Speed External (LSE) crystal.  <a href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock source (LSE bypass).  <a href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock source (LSE bypass).  <a href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator Ready.  <a href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI Oscillator.  <a href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI Oscillator.  <a href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI is Ready.  <a href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a> (uint32_t Source)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source.  <a href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock source.  <a href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AHB prescaler.  <a href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB1 prescaler.  <a href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB2 prescaler.  <a href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB prescaler.  <a href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 prescaler.  <a href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB2 prescaler.  <a href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__MCO.html#gad95789bb6142bc0048aa8f8807e8028d">LL_RCC_ConfigMCO</a> (uint32_t MCOxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCOx.  <a href="group__RCC__LL__EF__MCO.html#gad95789bb6142bc0048aa8f8807e8028d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gac7361e7d803625b5b5730d2fb62f1142">LL_RCC_SetI2SClockSource</a> (uint32_t I2SxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2Sx clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gac7361e7d803625b5b5730d2fb62f1142"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a> (uint32_t USBxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USB clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a> (uint32_t ADCxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure ADC clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a> (uint32_t I2Sx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2Sx clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga21a95ac87202467d9210b0cbdb3b1e96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a> (uint32_t USBx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USBx clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a> (uint32_t ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADCx clock source.  <a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a> (uint32_t Source)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RTC Clock Source.  <a href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RTC Clock Source.  <a href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTC.  <a href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTC.  <a href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RTC has been enabled or not.  <a href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Force the Backup domain reset.  <a href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the Backup domain reset.  <a href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL.  <a href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready.  <a href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gaf6f539d5be7a9ded3c1451b3b7277521">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLMul)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group__RCC__LL__EF__PLL.html#gaf6f539d5be7a9ded3c1451b3b7277521"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source.  <a href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source.  <a href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#ga348031fd96651ca19e5180cdb949e16a">LL_RCC_PLL_GetMultiplicator</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL multiplication Factor.  <a href="group__RCC__LL__EF__PLL.html#ga348031fd96651ca19e5180cdb949e16a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL.html#gad860e55d12b3ce6958e2665ee8cf8a75">LL_RCC_PLL_GetPrediv</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PREDIV1 division factor for the main PLL.  <a href="group__RCC__LL__EF__PLL.html#gad860e55d12b3ce6958e2665ee8cf8a75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLI2S.html#ga6638841ef4f19d87c1ad17b235a34f63">LL_RCC_PLLI2S_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S.  <a href="group__RCC__LL__EF__PLLI2S.html#ga6638841ef4f19d87c1ad17b235a34f63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLI2S.html#gaf968beb4a33f098582b54fe64d5bff71">LL_RCC_PLLI2S_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S.  <a href="group__RCC__LL__EF__PLLI2S.html#gaf968beb4a33f098582b54fe64d5bff71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLI2S.html#ga08ca40d0e745e3845cd1ff378aebf299">LL_RCC_PLLI2S_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S Ready.  <a href="group__RCC__LL__EF__PLLI2S.html#ga08ca40d0e745e3845cd1ff378aebf299"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLI2S.html#gaf1d11535de9de4e7c1a69115c692987c">LL_RCC_PLL_ConfigDomain_PLLI2S</a> (uint32_t Divider, uint32_t Multiplicator)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for I2S Domain.  <a href="group__RCC__LL__EF__PLLI2S.html#gaf1d11535de9de4e7c1a69115c692987c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLI2S.html#ga370345b213ccb673060f4a9574896744">LL_RCC_PLLI2S_GetMultiplicator</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLLI2S Multiplication Factor.  <a href="group__RCC__LL__EF__PLLI2S.html#ga370345b213ccb673060f4a9574896744"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL2.html#gaec3f21cfcbf20b9c292076054efa6da1">LL_RCC_PLL2_Enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL2.  <a href="group__RCC__LL__EF__PLL2.html#gaec3f21cfcbf20b9c292076054efa6da1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL2.html#ga2046886143fa071da4c942407e061e8b">LL_RCC_PLL2_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL2.  <a href="group__RCC__LL__EF__PLL2.html#ga2046886143fa071da4c942407e061e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL2.html#ga26b99f40cf5fa9221f474bedff4e6e9d">LL_RCC_PLL2_IsReady</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL2 Ready.  <a href="group__RCC__LL__EF__PLL2.html#ga26b99f40cf5fa9221f474bedff4e6e9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL2.html#gabe19a50888618837af1a44d40611f9cc">LL_RCC_PLL_ConfigDomain_PLL2</a> (uint32_t Divider, uint32_t Multiplicator)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL2 used for PLL2 Domain.  <a href="group__RCC__LL__EF__PLL2.html#gabe19a50888618837af1a44d40611f9cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLL2.html#gac5390396b5769694b39f6b7d23d29975">LL_RCC_PLL2_GetMultiplicator</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL2 Multiplication Factor.  <a href="group__RCC__LL__EF__PLL2.html#gac5390396b5769694b39f6b7d23d29975"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSI ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSE ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga03cbf090d5c092c945c140115a7767e0">LL_RCC_ClearFlag_PLLI2SRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLI2S ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga03cbf090d5c092c945c140115a7767e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga62c99d12e8f698d33067c88b16d3773a">LL_RCC_ClearFlag_PLL2RDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL2 ready interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga62c99d12e8f698d33067c88b16d3773a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Clock security system interrupt flag.  <a href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga746a8858268cc04e7debbc26cb5f8a31">LL_RCC_IsActiveFlag_PLLI2SRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga746a8858268cc04e7debbc26cb5f8a31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#gafbef2b72a071647e476f3dac6d466cf8">LL_RCC_IsActiveFlag_PLL2RDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL2 ready interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#gafbef2b72a071647e476f3dac6d466cf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock security system interrupt occurred or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Independent Watchdog reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Low Power reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Pin reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">LL_RCC_IsActiveFlag_PORRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag POR/PDR reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga656056c9eb77cce0f5b2cc76948c1bf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Software reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Window Watchdog reset is set or not.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags.  <a href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">LL_RCC_EnableIT_PLLI2SRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga8d21d0c6b547895d0fff57fd9f22ec50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga8d47c57ccaaee15ee46e3d83eddc5d30">LL_RCC_EnableIT_PLL2RDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL2 ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga8d47c57ccaaee15ee46e3d83eddc5d30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gab4c49baabc7efc623baa04cf6486da8a">LL_RCC_DisableIT_PLLI2SRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#gab4c49baabc7efc623baa04cf6486da8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga608eec5db50124da0456364e5e18a7b8">LL_RCC_DisableIT_PLL2RDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL2 ready interrupt.  <a href="group__RCC__LL__EF__IT__Management.html#ga608eec5db50124da0456364e5e18a7b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSE ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSE ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga9c07008a31873ed7672adf0a21edfb43">LL_RCC_IsEnabledIT_PLLI2SRDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLI2S ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga9c07008a31873ed7672adf0a21edfb43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__IT__Management.html#ga0ae7b9c876fdb7ef6e8c88fd78c559d2">LL_RCC_IsEnabledIT_PLL2RDY</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL2 ready interrupt source is enabled or disabled.  <a href="group__RCC__LL__EF__IT__Management.html#ga0ae7b9c876fdb7ef6e8c88fd78c559d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33">LL_RCC_DeInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the RCC clock configuration to the default reset state.  <a href="group__RCC__LL__EF__Init.html#ga6c6596f8e4823b4eacb9185e127c5a33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758">LL_RCC_GetSystemClocksFreq</a> (<a class="el" href="structLL__RCC__ClocksTypeDef.html">LL_RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks.  <a href="group__RCC__LL__EF__Get__Freq.html#ga9ec9efa058971510891175bb0fb80758"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga179a6e6ce1b370eac8f50e5206811865">LL_RCC_GetI2SClockFreq</a> (uint32_t I2SxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return I2Sx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga179a6e6ce1b370eac8f50e5206811865"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b">LL_RCC_GetUSBClockFreq</a> (uint32_t USBxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return USBx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#gad3625bec073f712f8019673b15fde23b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906">LL_RCC_GetADCClockFreq</a> (uint32_t ADCxSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return ADCx clock frequency.  <a href="group__RCC__LL__EF__Get__Freq.html#ga199638fc0e4401d01d9c43b49b8d2906"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of RCC LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:38 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
