Analysis & Synthesis report for ECE241FinalProject
Sun Nov 25 12:01:05 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|part2:p2|control:c1|current_state
 11. State Machine - |top|DE1_SoC_Audio_Example:d1|avconf:avc|mSetup_ST
 12. State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver
 13. State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated
 22. Source assignments for DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated
 23. Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated
 28. Source assignments for part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated
 29. Source assignments for part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component|altsyncram_dat1:auto_generated
 30. Source assignments for part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated
 31. Source assignments for part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component|altsyncram_ceq1:auto_generated
 32. Source assignments for part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated
 33. Source assignments for part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated
 34. Source assignments for part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component|altsyncram_odq1:auto_generated
 35. Parameter Settings for User Entity Instance: PS2_Demo:pc0|PS2_Controller:PS2
 36. Parameter Settings for User Entity Instance: PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 37. Parameter Settings for User Entity Instance: vga_adapter:v1
 38. Parameter Settings for User Entity Instance: vga_adapter:v1|vga_address_translator:user_input_translator
 39. Parameter Settings for User Entity Instance: vga_adapter:v1|altsyncram:VideoMemory
 40. Parameter Settings for User Entity Instance: vga_adapter:v1|vga_pll:mypll|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: vga_adapter:v1|vga_controller:controller
 42. Parameter Settings for User Entity Instance: vga_adapter:v1|vga_controller:controller|vga_address_translator:controller_translator
 43. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 45. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 46. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 47. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 48. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 49. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 51. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 52. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 54. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|avconf:avc
 57. Parameter Settings for User Entity Instance: part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component
 65. altsyncram Parameter Settings by Entity Instance
 66. altpll Parameter Settings by Entity Instance
 67. scfifo Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram"
 69. Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadF:f"
 70. Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadD:d"
 71. Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadS:s"
 72. Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadA:a"
 73. Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la"
 74. Port Connectivity Checks: "part2:p2|datapath:d1|RateDivider:r1"
 75. Port Connectivity Checks: "part2:p2|datapath:d1"
 76. Port Connectivity Checks: "part2:p2|genloc:gl|keyRam:kr"
 77. Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray"
 78. Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax"
 79. Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la"
 80. Port Connectivity Checks: "part2:p2|genloc:gl"
 81. Port Connectivity Checks: "part2:p2|RateDivider:r1"
 82. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0"
 83. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 84. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 85. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 86. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller"
 87. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|testram:test"
 88. Port Connectivity Checks: "DE1_SoC_Audio_Example:d1"
 89. Port Connectivity Checks: "vga_adapter:v1|vga_controller:controller"
 90. Port Connectivity Checks: "vga_adapter:v1"
 91. Port Connectivity Checks: "PS2_Demo:pc0|PS2_Controller:PS2"
 92. Port Connectivity Checks: "PS2_Demo:pc0"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 25 12:01:05 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ECE241FinalProject                          ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 668                                         ;
; Total pins                      ; 102                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,191,860                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; ECE241FinalProject ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                              ; Library ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; PS2_Demo/PS2_Demo.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v                                           ;         ;
; PS2_Demo/PS2_Controller.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Controller.v                                     ;         ;
; PS2_Demo/Hexadecimal_To_Seven_Segment.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Hexadecimal_To_Seven_Segment.v                       ;         ;
; PS2_Demo/Altera_UP_PS2_Data_In.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Data_In.v                              ;         ;
; PS2_Demo/Altera_UP_PS2_Command_Out.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Command_Out.v                          ;         ;
; Audio_Demo/DE1_SoC_Audio_Example.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v                            ;         ;
; part2/vga_adapter/vga_pll.v                                   ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v                                   ;         ;
; part2/vga_adapter/vga_controller.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_controller.v                            ;         ;
; part2/vga_adapter/vga_address_translator.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_address_translator.v                    ;         ;
; part2/vga_adapter/vga_adapter.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v                               ;         ;
; ECE241FinalProject.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v                                          ;         ;
; ramMapX.v                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapX.v                                                     ;         ;
; ramMapY.v                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapY.v                                                     ;         ;
; BGRam.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/BGRam.v                                                       ;         ;
; loadA.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadA.v                                                       ;         ;
; loadS.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadS.v                                                       ;         ;
; loadD.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadD.v                                                       ;         ;
; loadF.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadF.v                                                       ;         ;
; keyRam.v                                                      ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v                                                      ;         ;
; control.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v                                                     ;         ;
; datapath.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v                                                    ;         ;
; loadStuff.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v                                                   ;         ;
; Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Demo/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Demo/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Demo/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v                                    ;         ;
; Audio_Demo/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v                            ;         ;
; testram.v                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/testram.v                                                     ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal181.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                     ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_o7n1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_o7n1.tdf                                        ;         ;
; graphics/osuhd.mif                                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/osuhd.mif                                            ;         ;
; db/decode_nma.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/decode_nma.tdf                                             ;         ;
; db/decode_g2a.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/decode_g2a.tdf                                             ;         ;
; db/mux_lib.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/mux_lib.tdf                                                ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/altpll_80u.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altpll_80u.tdf                                             ;         ;
; db/altsyncram_f0p1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_f0p1.tdf                                        ;         ;
; tokyo_ghoul.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/tokyo_ghoul.mif                                               ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                         ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;         ;
; db/scfifo_7ba1.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/scfifo_7ba1.tdf                                            ;         ;
; db/a_dpfifo_q2a1.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf                                          ;         ;
; db/altsyncram_n3i1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_n3i1.tdf                                        ;         ;
; db/cmpr_6l8.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cmpr_6l8.tdf                                               ;         ;
; db/cntr_h2b.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_h2b.tdf                                               ;         ;
; db/cntr_u27.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_u27.tdf                                               ;         ;
; db/cntr_i2b.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_i2b.tdf                                               ;         ;
; db/audio_clock_altpll.v                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/audio_clock_altpll.v                                       ;         ;
; db/altsyncram_tip1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tip1.tdf                                        ;         ;
; graphics/beatmapx.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/beatmapx.mif                                         ;         ;
; db/altsyncram_uip1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_uip1.tdf                                        ;         ;
; graphics/beatmapy.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/beatmapy.mif                                         ;         ;
; db/altsyncram_dat1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_dat1.tdf                                        ;         ;
; db/altsyncram_qdq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_qdq1.tdf                                        ;         ;
; graphics/circles/circlesa.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/circles/circlesa.mif                                 ;         ;
; db/altsyncram_ceq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_ceq1.tdf                                        ;         ;
; graphics/circles/circless.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/circles/circless.mif                                 ;         ;
; db/altsyncram_tdq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tdq1.tdf                                        ;         ;
; graphics/circles/circlesd.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/circles/circlesd.mif                                 ;         ;
; db/altsyncram_vdq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_vdq1.tdf                                        ;         ;
; graphics/circles/circlesf.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/circles/circlesf.mif                                 ;         ;
; db/altsyncram_odq1.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_odq1.tdf                                        ;         ;
; graphics/carbon_fibre_@2x.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/graphics/carbon_fibre_@2x.mif                                 ;         ;
+---------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 618            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 999            ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 197            ;
;     -- 5 input functions                    ; 148            ;
;     -- 4 input functions                    ; 86             ;
;     -- <=3 input functions                  ; 557            ;
;                                             ;                ;
; Dedicated logic registers                   ; 668            ;
;                                             ;                ;
; I/O pins                                    ; 102            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1191860        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 869            ;
; Total fan-out                               ; 13382          ;
; Average fan-out                             ; 6.06           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |top                                                             ; 999 (2)             ; 668 (0)                   ; 1191860           ; 0          ; 102  ; 0            ; |top                                                                                                                                                                                                                                                           ; top                             ; work         ;
;    |DE1_SoC_Audio_Example:d1|                                    ; 494 (127)           ; 356 (59)                  ; 21172             ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1                                                                                                                                                                                                                                  ; DE1_SoC_Audio_Example           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 269 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 153 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 98 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;       |testram:test|                                             ; 0 (0)               ; 0 (0)                     ; 4788              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|testram:test                                                                                                                                                                                                                     ; testram                         ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 4788              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component                                                                                                                                                                                     ; altsyncram                      ; work         ;
;             |altsyncram_f0p1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 4788              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated                                                                                                                                                      ; altsyncram_f0p1                 ; work         ;
;    |PS2_Demo:pc0|                                                ; 119 (1)             ; 98 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0                                                                                                                                                                                                                                              ; PS2_Demo                        ; work         ;
;       |Hexadecimal_To_Seven_Segment:Segment0|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0|Hexadecimal_To_Seven_Segment:Segment0                                                                                                                                                                                                        ; Hexadecimal_To_Seven_Segment    ; work         ;
;       |Hexadecimal_To_Seven_Segment:Segment1|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0|Hexadecimal_To_Seven_Segment:Segment1                                                                                                                                                                                                        ; Hexadecimal_To_Seven_Segment    ; work         ;
;       |PS2_Controller:PS2|                                       ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0|PS2_Controller:PS2                                                                                                                                                                                                                           ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|             ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                                 ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                     ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                         ; Altera_UP_PS2_Data_In           ; work         ;
;    |part2:p2|                                                    ; 248 (5)             ; 180 (0)                   ; 18688             ; 0          ; 0    ; 0            ; |top|part2:p2                                                                                                                                                                                                                                                  ; part2                           ; work         ;
;       |RateDivider:r1|                                           ; 51 (51)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|part2:p2|RateDivider:r1                                                                                                                                                                                                                                   ; RateDivider                     ; work         ;
;       |control:c1|                                               ; 19 (19)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|part2:p2|control:c1                                                                                                                                                                                                                                       ; control                         ; work         ;
;       |datapath:d1|                                              ; 166 (127)           ; 127 (101)                 ; 18432             ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1                                                                                                                                                                                                                                      ; datapath                        ; work         ;
;          |RateDivider:r1|                                        ; 37 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|RateDivider:r1                                                                                                                                                                                                                       ; RateDivider                     ; work         ;
;          |loadBG:bg|                                             ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadBG:bg                                                                                                                                                                                                                            ; loadBG                          ; work         ;
;             |BGRam:bgram|                                        ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadBG:bg|BGRam:bgram                                                                                                                                                                                                                ; BGRam                           ; work         ;
;                |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component                                                                                                                                                                                ; altsyncram                      ; work         ;
;                   |altsyncram_odq1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component|altsyncram_odq1:auto_generated                                                                                                                                                 ; altsyncram_odq1                 ; work         ;
;          |loadImage:la|                                          ; 2 (2)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadImage:la                                                                                                                                                                                                                         ; loadImage                       ; work         ;
;             |loadS:s|                                            ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadImage:la|loadS:s                                                                                                                                                                                                                 ; loadS                           ; work         ;
;                |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram                      ; work         ;
;                   |altsyncram_ceq1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component|altsyncram_ceq1:auto_generated                                                                                                                                                  ; altsyncram_ceq1                 ; work         ;
;       |genloc:gl|                                                ; 7 (7)               ; 21 (21)                   ; 256               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl                                                                                                                                                                                                                                        ; genloc                          ; work         ;
;          |loadLocation:la|                                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la                                                                                                                                                                                                                        ; loadLocation                    ; work         ;
;             |ramMapX:rax|                                        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapX:rax                                                                                                                                                                                                            ; ramMapX                         ; work         ;
;                |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;                   |altsyncram_tip1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated                                                                                                                                             ; altsyncram_tip1                 ; work         ;
;             |ramMapY:ray|                                        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapY:ray                                                                                                                                                                                                            ; ramMapY                         ; work         ;
;                |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;                   |altsyncram_uip1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated                                                                                                                                             ; altsyncram_uip1                 ; work         ;
;    |vga_adapter:v1|                                              ; 136 (1)             ; 34 (0)                    ; 1152000           ; 0          ; 0    ; 0            ; |top|vga_adapter:v1                                                                                                                                                                                                                                            ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 81 (0)              ; 8 (0)                     ; 1152000           ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|altsyncram:VideoMemory                                                                                                                                                                                                                     ; altsyncram                      ; work         ;
;          |altsyncram_o7n1:auto_generated|                        ; 81 (0)              ; 8 (8)                     ; 1152000           ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated                                                                                                                                                                                      ; altsyncram_o7n1                 ; work         ;
;             |decode_g2a:rden_decode_b|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                                             ; decode_g2a                      ; work         ;
;             |decode_nma:decode2|                                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|decode_nma:decode2                                                                                                                                                                   ; decode_nma                      ; work         ;
;             |mux_lib:mux3|                                       ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|mux_lib:mux3                                                                                                                                                                         ; mux_lib                         ; work         ;
;       |vga_address_translator:user_input_translator|             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_address_translator:user_input_translator                                                                                                                                                                                               ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_controller:controller                                                                                                                                                                                                                  ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                     ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_pll:mypll                                                                                                                                                                                                                              ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                      ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:v1|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                            ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                            ;
; DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Single Port      ; 252          ; 20           ; --           ; --           ; 5040    ; Tokyo_Ghoul.mif                 ;
; part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component|altsyncram_odq1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Single Port      ; 1024         ; 15           ; --           ; --           ; 15360   ; ./graphics/carbon_fibre_@2X.mif ;
; part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component|altsyncram_ceq1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Single Port      ; 1024         ; 3            ; --           ; --           ; 3072    ; ./graphics/Circles/circlesS.mif ;
; part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 64           ; 8            ; --           ; --           ; 512     ; ../graphics/beatmapx.mif        ;
; part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 64           ; 8            ; --           ; --           ; 512     ; ../graphics/beatmapy.mif        ;
; vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 76800        ; 15           ; 76800        ; 15           ; 1152000 ; Graphics/osuhd.mif              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|datapath:d1|loadBG:bg|BGRam:bgram     ; BGRam.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|datapath:d1|loadImage:la|loadA:a      ; loadA.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|datapath:d1|loadImage:la|loadD:d      ; loadD.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|datapath:d1|loadImage:la|loadF:f      ; loadF.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|datapath:d1|loadImage:la|loadS:s      ; loadS.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|genloc:gl|keyRam:kr                   ; keyRam.v        ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapX:rax ; ramMapX.v       ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|part2:p2|genloc:gl|loadLocation:la|ramMapY:ray ; ramMapY.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|part2:p2|control:c1|current_state                                                                                                                                                     ;
+----------------------------------+----------------------+--------------------------------+----------------------------------+------------------------+-----------------------------+-----------------------+
; Name                             ; current_state.S_Done ; current_state.S_StartAnimation ; current_state.S_GenerateLocation ; current_state.S_DrawBG ; current_state.S_ClearScreen ; current_state.S_Reset ;
+----------------------------------+----------------------+--------------------------------+----------------------------------+------------------------+-----------------------------+-----------------------+
; current_state.S_Reset            ; 0                    ; 0                              ; 0                                ; 0                      ; 0                           ; 0                     ;
; current_state.S_ClearScreen      ; 0                    ; 0                              ; 0                                ; 0                      ; 1                           ; 1                     ;
; current_state.S_DrawBG           ; 0                    ; 0                              ; 0                                ; 1                      ; 0                           ; 1                     ;
; current_state.S_GenerateLocation ; 0                    ; 0                              ; 1                                ; 0                      ; 0                           ; 1                     ;
; current_state.S_StartAnimation   ; 0                    ; 1                              ; 0                                ; 0                      ; 0                           ; 1                     ;
; current_state.S_Done             ; 1                    ; 0                              ; 0                                ; 0                      ; 0                           ; 1                     ;
+----------------------------------+----------------------+--------------------------------+----------------------------------+------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |top|DE1_SoC_Audio_Example:d1|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+-----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001  ;
+----------------+----------------+----------------+-----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0               ;
+----------------+----------------+----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-------------------------------------------------------+-------------------------------------------------+------------------------+
; part2:p2|control:c1|next_state.S_StartAnimation_97    ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; part2:p2|control:c1|next_state.S_DrawBG_113           ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; part2:p2|control:c1|next_state.S_GenerateLocation_105 ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; part2:p2|control:c1|next_state.S_ClearScreen_121      ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; part2:p2|control:c1|next_state.S_Done_89              ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; part2:p2|control:c1|next_state.S_Reset_129            ; part2:p2|control:c1|current_state.S_ClearScreen ; yes                    ;
; Number of user-specified and inferred latches = 6     ;                                                 ;                        ;
+-------------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; part2:p2|datapath:d1|xx[8]                                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                          ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[16,17,19,23]                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                      ; Stuck at GND due to stuck port data_in                                                               ;
; DE1_SoC_Audio_Example:d1|limit[18]                                                                                         ; Merged with DE1_SoC_Audio_Example:d1|limit[7]                                                        ;
; DE1_SoC_Audio_Example:d1|limit[10,16,17,20..22]                                                                            ; Merged with DE1_SoC_Audio_Example:d1|limit[6]                                                        ;
; DE1_SoC_Audio_Example:d1|limit[0..4,9,11,12,15,24..26]                                                                     ; Merged with DE1_SoC_Audio_Example:d1|limit[5]                                                        ;
; DE1_SoC_Audio_Example:d1|limit[13,14,19,23]                                                                                ; Merged with DE1_SoC_Audio_Example:d1|limit[8]                                                        ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[20,21]                                                            ; Merged with DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[18]                             ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[20,21]                                                                       ; Merged with DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[18]                                        ;
; DE1_SoC_Audio_Example:d1|limit[5]                                                                                          ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                               ;
; DE1_SoC_Audio_Example:d1|limit[7]                                                                                          ; Stuck at VCC due to stuck port data_in                                                               ;
; part2:p2|datapath:d1|id[2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; part2:p2|control:c1|current_state~2                                                                                        ; Lost fanout                                                                                          ;
; part2:p2|control:c1|current_state~3                                                                                        ; Lost fanout                                                                                          ;
; part2:p2|control:c1|current_state~4                                                                                        ; Lost fanout                                                                                          ;
; part2:p2|control:c1|current_state~5                                                                                        ; Lost fanout                                                                                          ;
; part2:p2|control:c1|current_state~6                                                                                        ; Lost fanout                                                                                          ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mSetup_ST~9                                                                            ; Lost fanout                                                                                          ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mSetup_ST~10                                                                           ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                          ;
; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                          ;
; part2:p2|datapath:d1|i[4]                                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; part2:p2|genloc:gl|i[4]                                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; part2:p2|datapath:d1|bgjid[4]                                                                                              ; Stuck at GND due to stuck port data_in                                                               ;
; Total Number of Removed Registers = 81                                                                                     ;                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                           ;                           ; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Demo:pc0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                           ; due to stuck port data_in ; PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[23]                         ; Stuck at GND              ; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[23]                                                               ;
;                                                                           ; due to stuck port data_in ;                                                                                                                            ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[19]                         ; Stuck at GND              ; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[19]                                                               ;
;                                                                           ; due to stuck port data_in ;                                                                                                                            ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[17]                         ; Stuck at GND              ; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[17]                                                               ;
;                                                                           ; due to stuck port data_in ;                                                                                                                            ;
; DE1_SoC_Audio_Example:d1|avconf:avc|mI2C_DATA[16]                         ; Stuck at GND              ; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD[16]                                                               ;
;                                                                           ; due to stuck port data_in ;                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 668   ;
; Number of registers using Synchronous Clear  ; 475   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 364   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 22      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 28      ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; DE1_SoC_Audio_Example:d1|limit[8]                                   ; 2       ;
; Total number of inverted registers = 10                             ;         ;
+---------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:pc0|last_data_received[4]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|vga_adapter:v1|vga_controller:controller|yCounter[4]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|id[0]                                                                                                                                                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|part2:p2|datapath:d1|RateDivider:r1|q[0]                                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|part2:p2|RateDivider:r1|q[23]                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|part2:p2|genloc:gl|i[4]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|bgiid[3]                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|bgj[1]                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |top|part2:p2|datapath:d1|Colour[0]                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|bgjid[2]                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|i[1]                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|j[2]                                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|DE1_SoC_Audio_Example:d1|address[8]                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|part2:p2|datapath:d1|bgi[0]                                                                                                                                                       ;
; 6:1                ; 18 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|part2:p2|datapath:d1|blackcounter[15]                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top|DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|part2:p2|datapath:d1|X[3]                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|part2:p2|datapath:d1|Y[7]                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|DE1_SoC_Audio_Example:d1|limit[8]                                                                                                                                                 ;
; 9:1                ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |top|vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|mux_lib:mux3|l4_w6_n0_mux_dataout                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component|altsyncram_dat1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component|altsyncram_ceq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component|altsyncram_odq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:pc0|PS2_Controller:PS2 ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                            ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1   ;
+-------------------------+--------------------+----------------+
; Parameter Name          ; Value              ; Type           ;
+-------------------------+--------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 5                  ; Signed Integer ;
; MONOCHROME              ; FALSE              ; String         ;
; RESOLUTION              ; 320x240            ; String         ;
; BACKGROUND_IMAGE        ; Graphics/osuhd.mif ; String         ;
+-------------------------+--------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1|vga_address_translator:user_input_translator ;
+----------------+---------+-------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1|altsyncram:VideoMemory ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 15                   ; Signed Integer         ;
; WIDTHAD_A                          ; 17                   ; Signed Integer         ;
; NUMWORDS_A                         ; 76800                ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 15                   ; Signed Integer         ;
; WIDTHAD_B                          ; 17                   ; Signed Integer         ;
; NUMWORDS_B                         ; 76800                ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; Graphics/osuhd.mif   ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_o7n1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1|vga_controller:controller ;
+-------------------------+------------+------------------------------------------------+
; Parameter Name          ; Value      ; Type                                           ;
+-------------------------+------------+------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 5          ; Signed Integer                                 ;
; MONOCHROME              ; FALSE      ; String                                         ;
; RESOLUTION              ; 320x240    ; String                                         ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                ;
+-------------------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:v1|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                    ;
+----------------+---------+---------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 20                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 252                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; Tokyo_Ghoul.mif      ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_f0p1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                    ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                      ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                    ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                 ;
; M                             ; 0                             ; Untyped                                                                                 ;
; N                             ; 1                             ; Untyped                                                                                 ;
; M2                            ; 1                             ; Untyped                                                                                 ;
; N2                            ; 1                             ; Untyped                                                                                 ;
; SS                            ; 1                             ; Untyped                                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                 ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                          ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:d1|avconf:avc ;
+-----------------+-----------+----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                               ;
+-----------------+-----------+----------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                     ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                                     ;
; I2C_Freq        ; 20000     ; Signed Integer                                     ;
; LUT_SIZE        ; 50        ; Signed Integer                                     ;
; SET_LIN_L       ; 0         ; Signed Integer                                     ;
; SET_LIN_R       ; 1         ; Signed Integer                                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                     ;
; POWER_ON        ; 6         ; Signed Integer                                     ;
; SET_FORMAT      ; 7         ; Signed Integer                                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                                     ;
; SET_VIDEO       ; 10        ; Signed Integer                                     ;
+-----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                        ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                     ;
; WIDTH_A                            ; 8                        ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                        ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                       ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WIDTH_B                            ; 1                        ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; INIT_FILE                          ; ../graphics/beatmapx.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_tip1          ; Untyped                                                     ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                        ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                     ;
; WIDTH_A                            ; 8                        ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                        ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                       ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WIDTH_B                            ; 1                        ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; INIT_FILE                          ; ../graphics/beatmapy.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_uip1          ; Untyped                                                     ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component             ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                           ; Type           ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                               ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                     ; Untyped        ;
; WIDTH_A                            ; 2                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 4                                                               ; Signed Integer ;
; NUMWORDS_A                         ; 16                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WIDTH_B                            ; 1                                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                               ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; INIT_FILE                          ; ./OneDrive/Documents/GitHub/ECE241FinalProject/graphics/key.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dat1                                                 ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                         ;
; WIDTH_A                            ; 3                               ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WIDTH_B                            ; 1                               ; Untyped                                         ;
; WIDTHAD_B                          ; 1                               ; Untyped                                         ;
; NUMWORDS_B                         ; 1                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; INIT_FILE                          ; ./graphics/Circles/circlesA.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qdq1                 ; Untyped                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                         ;
; WIDTH_A                            ; 3                               ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WIDTH_B                            ; 1                               ; Untyped                                         ;
; WIDTHAD_B                          ; 1                               ; Untyped                                         ;
; NUMWORDS_B                         ; 1                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; INIT_FILE                          ; ./graphics/Circles/circlesS.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ceq1                 ; Untyped                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                         ;
; WIDTH_A                            ; 3                               ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WIDTH_B                            ; 1                               ; Untyped                                         ;
; WIDTHAD_B                          ; 1                               ; Untyped                                         ;
; NUMWORDS_B                         ; 1                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; INIT_FILE                          ; ./graphics/Circles/circlesD.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_tdq1                 ; Untyped                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                            ;
+------------------------------------+---------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                         ;
; WIDTH_A                            ; 3                               ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                         ;
; WIDTH_B                            ; 1                               ; Untyped                                         ;
; WIDTHAD_B                          ; 1                               ; Untyped                                         ;
; NUMWORDS_B                         ; 1                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                         ;
; INIT_FILE                          ; ./graphics/Circles/circlesF.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_vdq1                 ; Untyped                                         ;
+------------------------------------+---------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                             ;
+------------------------------------+---------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                          ;
; WIDTH_A                            ; 15                              ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                   ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                          ;
; WIDTH_B                            ; 1                               ; Untyped                                          ;
; WIDTHAD_B                          ; 1                               ; Untyped                                          ;
; NUMWORDS_B                         ; 1                               ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                          ;
; BYTE_SIZE                          ; 8                               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                          ;
; INIT_FILE                          ; ./graphics/carbon_fibre_@2X.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_odq1                 ; Untyped                                          ;
+------------------------------------+---------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                             ;
; Entity Instance                           ; vga_adapter:v1|altsyncram:VideoMemory                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 15                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 15                                                                             ;
;     -- NUMWORDS_B                         ; 76800                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 20                                                                             ;
;     -- NUMWORDS_A                         ; 252                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 2                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 15                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                      ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                          ;
; Entity Instance               ; vga_adapter:v1|vga_pll:mypll|altpll:altpll_component                                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                     ;
;     -- PLL_TYPE               ; FAST                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                          ;
; Entity Instance               ; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadF:f"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadD:d"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadS:s"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la|loadA:a"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|loadImage:la"                                                                                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; id2[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; id2[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; i      ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; j      ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1|RateDivider:r1" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; d[20..16] ; Input ; Info     ; Stuck at VCC                     ;
; d[12..9]  ; Input ; Info     ; Stuck at VCC                     ;
; d[3..0]   ; Input ; Info     ; Stuck at VCC                     ;
; d[25..24] ; Input ; Info     ; Stuck at GND                     ;
; d[22..21] ; Input ; Info     ; Stuck at GND                     ;
; d[8..4]   ; Input ; Info     ; Stuck at GND                     ;
; d[23]     ; Input ; Info     ; Stuck at VCC                     ;
; d[15]     ; Input ; Info     ; Stuck at GND                     ;
; d[14]     ; Input ; Info     ; Stuck at VCC                     ;
; d[13]     ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d1"                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; counter  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ld_coord ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|genloc:gl|keyRam:kr"                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address[5] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; data       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray"                                                                                                      ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "address[5..5]" will be connected to GND. ;
; address[5] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; data       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax"                                                                                                      ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "address[5..5]" will be connected to GND. ;
; address[5] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; data       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|genloc:gl|loadLocation:la"                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|genloc:gl"                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; locx ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "part2:p2|RateDivider:r1" ;
+----------+-------+----------+-----------------------+
; Port     ; Type  ; Severity ; Details               ;
+----------+-------+----------+-----------------------+
; d[25..1] ; Input ; Info     ; Stuck at GND          ;
; d[0]     ; Input ; Info     ; Stuck at VCC          ;
+----------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                              ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+--------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                    ;
+------------------------+-------+----------+--------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                     ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                     ;
+------------------------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1|testram:test"                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input  ; Warning  ; Input port expression (18 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "data[19..18]" will be connected to GND.                                  ;
; data    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; q[19]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:d1"                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; KEY  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "KEY[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:v1|vga_controller:controller"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:v1"                                                                                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:pc0|PS2_Controller:PS2"                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:pc0"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; last_data_received ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 668                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 61                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 258                         ;
;     ENA SCLR SLD      ; 31                          ;
;     SCLR              ; 150                         ;
;     SLD               ; 1                           ;
;     plain             ; 108                         ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1002                        ;
;     arith             ; 382                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 297                         ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 44                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 587                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 148                         ;
;         6 data inputs ; 197                         ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 102                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 331                         ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 25 12:00:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241FinalProject -c ECE241FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/ps2_demo.v
    Info (12023): Found entity 1: PS2_Demo File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file audio_demo/de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 2
    Info (12023): Found entity 2: hex_decoder File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file part2/fill.v
    Info (12023): Found entity 1: fill File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/fill.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file ece241finalproject.v
    Info (12023): Found entity 1: top File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 2
    Info (12023): Found entity 2: part2 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file ramgraphics.v
    Info (12023): Found entity 1: ramGraphics File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramGraphics.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rammap.v
    Info (12023): Found entity 1: ramMap File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMap.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rammapx.v
    Info (12023): Found entity 1: ramMapX File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rammapy.v
    Info (12023): Found entity 1: ramMapY File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapY.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file bgram.v
    Info (12023): Found entity 1: BGRam File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/BGRam.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file loada.v
    Info (12023): Found entity 1: loadA File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file loads.v
    Info (12023): Found entity 1: loadS File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadS.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file loadd.v
    Info (12023): Found entity 1: loadD File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadD.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file loadf.v
    Info (12023): Found entity 1: loadF File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadF.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file keyram.v
    Info (12023): Found entity 1: keyRam File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 1
Warning (10229): Verilog HDL Expression warning at datapath.v(220): truncated literal to match 8 bits File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 220
Warning (10229): Verilog HDL Expression warning at datapath.v(221): truncated literal to match 8 bits File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 221
Warning (10229): Verilog HDL Expression warning at datapath.v(225): truncated literal to match 7 bits File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 225
Warning (10229): Verilog HDL Expression warning at datapath.v(226): truncated literal to match 7 bits File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 226
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file loadstuff.v
    Info (12023): Found entity 1: loadImage File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 3
    Info (12023): Found entity 2: loadBG File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 42
    Info (12023): Found entity 3: RateDivider File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 52
    Info (12023): Found entity 4: genloc File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 69
    Info (12023): Found entity 5: loadLocation File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testram.v
    Info (12023): Found entity 1: testram File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/testram.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at PS2_Demo.v(84): created implicit net for "HEX6" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at PS2_Demo.v(85): created implicit net for "HEX7" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 85
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ECE241FinalProject.v(76): object "plot" assigned a value but never read File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 76
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "PS2_Demo:pc0" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at PS2_Demo.v(84): object "HEX6" assigned a value but never read File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at PS2_Demo.v(85): object "HEX7" assigned a value but never read File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 85
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(84): truncated value with size 7 to match size of target (1) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 84
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(85): truncated value with size 7 to match size of target (1) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 85
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Demo:pc0|PS2_Controller:PS2" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 103
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Demo:pc0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "PS2_Demo:pc0|Hexadecimal_To_Seven_Segment:Segment0" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v Line: 113
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:v1" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 124
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:v1|vga_address_translator:user_input_translator" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:v1|altsyncram:VideoMemory" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:v1|altsyncram:VideoMemory" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:v1|altsyncram:VideoMemory" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "Graphics/osuhd.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o7n1.tdf
    Info (12023): Found entity 1: altsyncram_o7n1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_o7n1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_o7n1" for hierarchy "vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|decode_nma:decode2" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_o7n1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_o7n1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/mux_lib.tdf Line: 22
Info (12128): Elaborating entity "mux_lib" for hierarchy "vga_adapter:v1|altsyncram:VideoMemory|altsyncram_o7n1:auto_generated|mux_lib:mux3" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_o7n1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:v1|vga_pll:mypll" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:v1|vga_pll:mypll|altpll:altpll_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:v1|vga_pll:mypll|altpll:altpll_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:v1|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:v1|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:v1|vga_controller:controller" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "DE1_SoC_Audio_Example" for hierarchy "DE1_SoC_Audio_Example:d1" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 151
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(109): truncated value with size 32 to match size of target (19) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 109
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(121): truncated value with size 32 to match size of target (10) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 121
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(126): truncated value with size 32 to match size of target (27) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 126
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(133): truncated value with size 20 to match size of target (19) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 133
Info (12128): Elaborating entity "testram" for hierarchy "DE1_SoC_Audio_Example:d1|testram:test" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/testram.v Line: 85
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/testram.v Line: 85
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/testram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Tokyo_Ghoul.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "252"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0p1.tdf
    Info (12023): Found entity 1: altsyncram_f0p1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_f0p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f0p1" for hierarchy "DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 179
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "DE1_SoC_Audio_Example:d1|avconf:avc" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v Line: 186
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE1_SoC_Audio_Example:d1|avconf:avc|I2C_Controller:u0" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "part2" for hierarchy "part2:p2" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 164
Info (12128): Elaborating entity "control" for hierarchy "part2:p2|control:c1" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 204
Warning (10270): Verilog HDL Case Statement warning at control.v(24): incomplete case statement has no default case item File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 24
Info (10264): Verilog HDL Case Statement information at control.v(24): all case item expressions in this case statement are onehot File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at control.v(48): incomplete case statement has no default case item File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 48
Info (10264): Verilog HDL Case Statement information at control.v(48): all case item expressions in this case statement are onehot File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 48
Info (10041): Inferred latch for "next_state.S_Done" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (10041): Inferred latch for "next_state.S_StartAnimation" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (10041): Inferred latch for "next_state.S_GenerateLocation" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (10041): Inferred latch for "next_state.S_DrawBG" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (10041): Inferred latch for "next_state.S_ClearScreen" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (10041): Inferred latch for "next_state.S_Reset" at control.v(23) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/control.v Line: 23
Info (12128): Elaborating entity "RateDivider" for hierarchy "part2:p2|RateDivider:r1" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 207
Info (12128): Elaborating entity "genloc" for hierarchy "part2:p2|genloc:gl" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 210
Info (12128): Elaborating entity "loadLocation" for hierarchy "part2:p2|genloc:gl|loadLocation:la" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 84
Info (12128): Elaborating entity "ramMapX" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapX.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapX.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapX.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../graphics/beatmapx.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tip1.tdf
    Info (12023): Found entity 1: altsyncram_tip1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tip1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tip1" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ramMapY" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapY.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapY.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ramMapY.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../graphics/beatmapy.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uip1.tdf
    Info (12023): Found entity 1: altsyncram_uip1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_uip1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uip1" for hierarchy "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "keyRam" for hierarchy "part2:p2|genloc:gl|keyRam:kr" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./OneDrive/Documents/GitHub/ECE241FinalProject/graphics/key.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dat1.tdf
    Info (12023): Found entity 1: altsyncram_dat1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_dat1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dat1" for hierarchy "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component|altsyncram_dat1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "datapath" for hierarchy "part2:p2|datapath:d1" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 229
Warning (10230): Verilog HDL assignment warning at datapath.v(112): truncated value with size 6 to match size of target (5) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 112
Warning (10230): Verilog HDL assignment warning at datapath.v(113): truncated value with size 6 to match size of target (5) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 113
Warning (10230): Verilog HDL assignment warning at datapath.v(126): truncated value with size 9 to match size of target (8) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 126
Warning (10230): Verilog HDL assignment warning at datapath.v(170): truncated value with size 6 to match size of target (4) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 170
Warning (10230): Verilog HDL assignment warning at datapath.v(177): truncated value with size 6 to match size of target (5) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 177
Warning (10230): Verilog HDL assignment warning at datapath.v(178): truncated value with size 6 to match size of target (4) File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 178
Info (12128): Elaborating entity "loadImage" for hierarchy "part2:p2|datapath:d1|loadImage:la" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 66
Info (12128): Elaborating entity "loadA" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadA:a" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadA.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadA.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadA.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/Circles/circlesA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qdq1.tdf
    Info (12023): Found entity 1: altsyncram_qdq1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_qdq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qdq1" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "loadS" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadS:s" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadS.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadS.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadS.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/Circles/circlesS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ceq1.tdf
    Info (12023): Found entity 1: altsyncram_ceq1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_ceq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ceq1" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadS:s|altsyncram:altsyncram_component|altsyncram_ceq1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "loadD" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadD:d" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadD.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadD.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadD.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/Circles/circlesD.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdq1.tdf
    Info (12023): Found entity 1: altsyncram_tdq1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tdq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tdq1" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "loadF" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadF:f" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadF.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadF.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadF.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/Circles/circlesF.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdq1.tdf
    Info (12023): Found entity 1: altsyncram_vdq1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_vdq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vdq1" for hierarchy "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "loadBG" for hierarchy "part2:p2|datapath:d1|loadBG:bg" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/datapath.v Line: 67
Info (12128): Elaborating entity "BGRam" for hierarchy "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/loadStuff.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/BGRam.v Line: 85
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/BGRam.v Line: 85
Info (12133): Instantiated megafunction "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/BGRam.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/carbon_fibre_@2X.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_odq1.tdf
    Info (12023): Found entity 1: altsyncram_odq1 File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_odq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_odq1" for hierarchy "part2:p2|datapath:d1|loadBG:bg|BGRam:bgram|altsyncram:altsyncram_component|altsyncram_odq1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12020): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 6. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/keyRam.v Line: 85
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "part2:p2|randX[8]" is missing source, defaulting to GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 184
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated|q_a[0]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_vdq1.tdf Line: 36
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated|q_a[1]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_vdq1.tdf Line: 60
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadF:f|altsyncram:altsyncram_component|altsyncram_vdq1:auto_generated|q_a[2]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_vdq1.tdf Line: 84
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated|q_a[0]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tdq1.tdf Line: 36
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated|q_a[1]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tdq1.tdf Line: 60
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadD:d|altsyncram:altsyncram_component|altsyncram_tdq1:auto_generated|q_a[2]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tdq1.tdf Line: 84
        Warning (14320): Synthesized away node "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component|altsyncram_dat1:auto_generated|q_a[0]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_dat1.tdf Line: 36
        Warning (14320): Synthesized away node "part2:p2|genloc:gl|keyRam:kr|altsyncram:altsyncram_component|altsyncram_dat1:auto_generated|q_a[1]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_dat1.tdf Line: 60
        Warning (14320): Synthesized away node "DE1_SoC_Audio_Example:d1|testram:test|altsyncram:altsyncram_component|altsyncram_f0p1:auto_generated|q_a[19]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_f0p1.tdf Line: 492
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE1_SoC_Audio_Example:d1|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v Line: 131
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated|q_a[0]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_qdq1.tdf Line: 36
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated|q_a[1]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_qdq1.tdf Line: 60
        Warning (14320): Synthesized away node "part2:p2|datapath:d1|loadImage:la|loadA:a|altsyncram:altsyncram_component|altsyncram_qdq1:auto_generated|q_a[2]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_qdq1.tdf Line: 84
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 61
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 39
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 39
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 40
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 40
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 41
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 41
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 45
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "part2:p2|genloc:gl|loadLocation:la|ramMapX:rax|altsyncram:altsyncram_component|altsyncram_tip1:auto_generated|ALTSYNCRAM" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_tip1.tdf Line: 32
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "part2:p2|genloc:gl|loadLocation:la|ramMapY:ray|altsyncram:altsyncram_component|altsyncram_uip1:auto_generated|ALTSYNCRAM" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altsyncram_uip1.tdf Line: 32
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/output_files/ECE241FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:v1|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_Audio_Example:d1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 36
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v Line: 36
Info (21057): Implemented 1579 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1144 logic cells
    Info (21064): Implemented 331 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 485 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Sun Nov 25 12:01:05 2018
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/meteo/OneDrive/Documents/GitHub/ECE241FinalProject/output_files/ECE241FinalProject.map.smsg.


