`timescale 1ns/1ps

module full_adder_tb;
reg A, B, CI;
wire S, CO;
integer sum, car;

FULL_ADDER inst(.S(S), .CO(CO), .A(A), .B(B), .CI(CI));

initial 
begin
	//checks for when the CI is 0
	A = 0; B = 0; CI = 0;
	sum = S;
	car = CO;
	$write("A: 0 B: 0 CI: 0| Y: %d C: %d\n", sum, car);

#5	A = 0; B = 1; CI = 0;
	sum = S;
	car = CO;
	$write("A: 0 B: 1 CI: 0| Y: %d C: %d\n", sum, car);

#5	A = 1; B = 0; CI = 0;
	sum = S;
	car = CO;
	$write("A: 1 B: 0 CI: 0| Y: %d C: %d\n", sum, car);

#5	A = 1; B = 1; CI = 0;
	sum = S;
	car = CO;
	$write("A: 1 B: 1 CI: 0| Y: %d C: %d\n", sum, car);

	//checks for when the CI is 1
#5  	A = 0; B = 0; CI = 1;
	sum = S;
	car = CO;
	$write("A: 0 B: 0 CI: 1| Y: %d C: %d\n", sum, car);

#5	A = 0; B = 1; CI = 1;
	sum = S;
	car = CO;
	$write("A: 0 B: 1 CI: 1| Y: %d C: %d\n", sum, car);

#5	A = 1; B = 0; CI = 1;
	sum = S;
	car = CO;
	$write("A: 1 B: 0 CI: 1| Y: %d C: %d\n", sum, car);

#5	A = 1; B = 1; CI = 1;
	sum = S;
	car = CO;
	$write("A: 1 B: 1 CI: 1| Y: %d C: %d\n", sum, car);
#5
	$stop;
end
endmodule;