/* Generated by Yosys 0.9+2406 (git sha1 4045d484, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-long-path/conda/conda-bld/yosys_1598893160086/work=/usr/local/src/conda/yosys-0.5_7972_g4045d484 -fdebug-prefix-map=/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:31.1-390.10" *)
module AL4S3B_FPGA_top(usbp_io, usbn_io, usb_pu_cntrl_o, spi_cs_o, spi_sck_o, spi_mosi_o, spi_miso_i, led_o);
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:167.17-167.20" *)
  wire Aff;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176.1-185.4" *)
  wire Aff_dff_Q_D;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:167.22-167.25" *)
  wire Bff;
  wire Interrupt_o_LUT2_O_I1;
  wire Interrupt_o_LUT2_O_I1_LUT3_O_I0;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:106.17-106.25" *)
  wire Sys_Clk0;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:107.17-107.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:110.17-110.29" *)
  wire Sys_Clk1_Rst;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:123.17-123.23" *)
  wire WB_RST;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:114.17-114.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:116.17-116.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:116.17-116.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:116.17-116.29" *)
  (* unused_bits = "0" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:116.17-116.29" *)
  (* unused_bits = "0" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:120.17-120.27" *)
  wire \WBs_RD_DAT(9) ;
  wire WBs_RD_DAT_LUT2_O_5_I0;
  wire WBs_RD_DAT_LUT2_O_5_I1;
  wire WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2;
  wire WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2;
  wire WBs_RD_DAT_LUT2_O_6_I0;
  wire WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_7_I0;
  wire WBs_RD_DAT_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  (* unused_bits = "0" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:121.17-121.27" *)
  wire \WBs_WR_DAT(9) ;
  wire clk_48mhz_prebuff_LUT3_O_I0;
  (* hdlname = "clk_switch_0 clk_in0" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:12.13-12.20" *)
  wire \clk_switch_0.clk_in0 ;
  (* hdlname = "clk_switch_0 clk_in1" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:13.13-13.20" *)
  wire \clk_switch_0.clk_in1 ;
  (* hdlname = "clk_switch_0 clk_out" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:14.13-14.20" *)
  wire \clk_switch_0.clk_out ;
  (* hdlname = "clk_switch_0 dff_clk0n" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:18.9-18.18" *)
  wire \clk_switch_0.dff_clk0n ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25.1-26.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire \clk_switch_0.dff_clk0n_dff_Q_CLK ;
  (* hdlname = "clk_switch_0 dff_clk0p" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:17.9-17.18" *)
  wire \clk_switch_0.dff_clk0p ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22.1-23.39" *)
  wire \clk_switch_0.dff_clk0p_dff_Q_D ;
  (* hdlname = "clk_switch_0 dff_clk1n" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:20.9-20.18" *)
  wire \clk_switch_0.dff_clk1n ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31.1-32.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire \clk_switch_0.dff_clk1n_dff_Q_CLK ;
  (* hdlname = "clk_switch_0 dff_clk1p" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:19.9-19.18" *)
  wire \clk_switch_0.dff_clk1p ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28.1-29.38" *)
  wire \clk_switch_0.dff_clk1p_dff_Q_D ;
  (* hdlname = "clk_switch_0 sel" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:11.13-11.16" *)
  wire \clk_switch_0.sel ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:168.24-168.26" *)
  wire i1;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:93.11-93.16" *)
  output led_o;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:88.11-88.19" *)
  output spi_cs_o;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:91.10-91.20" *)
  input spi_miso_i;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:90.11-90.21" *)
  output spi_mosi_o;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:89.11-89.20" *)
  output spi_sck_o;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_m2u_ae" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:216.17-216.28" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_ae ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_m2u_af" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:210.17-210.28" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_af ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:215.17-215.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_m2u_pop" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:214.17-214.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pop ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:218.17-218.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:218.17-218.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:218.17-218.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:218.17-218.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_m2u_push" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:208.17-208.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_push ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:212.17-212.34" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:212.17-212.34" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:212.17-212.34" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:212.17-212.34" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_u2m_ae" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:203.17-203.28" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_ae ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_u2m_af" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:197.17-197.28" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_af ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:196.17-196.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:202.17-202.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_u2m_pop" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:201.17-201.29" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pop ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:205.17-205.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:205.17-205.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:205.17-205.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:205.17-205.33" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FIFO_u2m_push" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:195.17-195.30" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_push ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:199.17-199.34" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:199.17-199.34" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:199.17-199.34" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:199.17-199.34" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP FPGA_FIFO_m2u Async_Flush" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:66.17-66.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ;
  (* hdlname = "u_AL4S3B_FPGA_IP FPGA_FIFO_m2u Clk" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:67.17-67.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ;
  (* hdlname = "u_AL4S3B_FPGA_IP FPGA_FIFO_m2u Clk_En" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:68.17-68.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:859.12-859.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:859.12-859.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:853.13-853.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:859.12-859.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:859.12-859.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(1) ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP Interrupt_o" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:139.17-139.28" *)
  wire \u_AL4S3B_FPGA_IP.Interrupt_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_RST" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:118.17-118.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_RST ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:120.17-120.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:183.17-183.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:184.17-184.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_CYC" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:111.17-111.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC ;
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:186.17-186.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9) ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:114.17-114.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_STB" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:115.17-115.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_STB ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_WE" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:113.17-113.23" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WE ;
  (* hdlname = "u_AL4S3B_FPGA_IP clk_48mhz_i" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:127.10-127.21" *)
  wire \u_AL4S3B_FPGA_IP.clk_48mhz_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP spi_miso_i" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:135.10-135.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.spi_miso_i ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:119.32-119.45|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:120.32-120.49|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers Interrupt_en" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:163.26-163.38|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:160.17-160.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:183.11-183.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:126.17-126.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst all_data_sent" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:103.8-103.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:67.14-67.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:66.14-66.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bmRequestType(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100.13-100.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41.13-41.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41.13-41.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41.13-41.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:42.13-42.32|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:42.13-42.32|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:42.13-42.32|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst detect_in_data_transfer_done in_q" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:6.7-6.11|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:112.24-116.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst detect_pkt_end in" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:17.9-17.11|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:82.25-86.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst detect_pkt_end in_q" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:20.7-20.11|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:82.25-86.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54.13-54.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst in_ep_stall" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:29.14-29.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127.13-127.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:15.15-15.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst out_ep_data_valid" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:59.7-59.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst out_ep_setup" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:13.9-13.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246.3-263.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](6) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:64.13-64.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124.13-124.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(7) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323.19-323.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(3) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(4) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101.13-101.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial ctrl_ep_inst save_dev_addr" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:126.7-126.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:63.13-63.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:63.13-63.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:63.13-63.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial serial_out_ep_data_avail" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:115.8-115.32|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial serial_out_ep_data_get" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:117.8-117.30|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:69.14-69.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst bit_strobe" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:72.8-72.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst out_tx_pkt_start" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:86.8-86.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst rx_data_put" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:79.8-79.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_data_put ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst rx_pkt_end" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:74.8-74.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst rx_pkt_start" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:73.8-73.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst rx_pkt_valid" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:81.8-81.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(6) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:95.14-95.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst tx_data_avail" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:93.8-93.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst tx_data_get" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:94.8-94.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:92.14-92.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:92.14-92.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:92.14-92.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst tx_pkt_start" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:90.8-90.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.21-277.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.21-277.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.21-277.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.21-277.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.21-277.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.14-277.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.14-277.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.14-277.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.14-277.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:277.14-277.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(4) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_in_pe_inst WE_Int" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:279.11-279.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WE_Int ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64.13-64.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64.13-64.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64.13-64.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64.13-64.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93.26-93.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93.26-93.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93.26-93.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0.0-0.0|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:118.26-118.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:118.26-118.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(1) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](0) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](1) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](2) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](3) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](4) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1 ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](0) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](1) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](2) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](3) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](4) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](5) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](0) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](1) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](2) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](3) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](4) ;
  (* init = 1'h0 *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:374.12-374.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:374.12-374.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366.29-366.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:97.13-97.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_A ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:182.17-186.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:60.13-60.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:61.13-61.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:61.13-61.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:182.17-186.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:61.13-61.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:61.13-61.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:291.13-291.55|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:20.31-20.42|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_acked(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:15.31-15.46|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:15.31-15.46|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(1) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_in_pe_inst in_token_received" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:132.8-132.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_in_pe_inst in_xfr_end" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:89.7-89.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:84.13-84.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:84.13-84.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:85.13-85.30|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142.5-142.68|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.21-417.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.21-417.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.21-417.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.21-417.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.21-417.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.14-417.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.14-417.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.14-417.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.14-417.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:417.14-417.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_out_pe_inst WE_Int" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:419.11-419.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WE_Int ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92.13-92.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92.13-92.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92.13-92.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92.13-92.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_out_pe_inst current_ep_busy" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:354.8-354.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:89.27-89.38|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:89.27-89.38|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:99.13-99.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:100.13-100.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:372.13-372.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:374.12-374.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:374.12-374.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:59.13-59.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:59.13-59.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:59.13-59.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:59.13-59.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:60.13-60.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:60.13-60.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:60.13-60.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:60.13-60.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A ;
  (* force_downto = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0.0-0.0|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161.7-223.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_out_pe_inst nak_out_transfer" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:86.7-86.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_out_pe_inst new_pkt_end" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:75.7-75.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:19.32-19.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:72.13-72.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:72.13-72.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0.0-0.0|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_out_pe_inst rollback_data" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:76.7-76.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:36.13-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(6) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:125.13-125.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:125.13-125.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283.13-283.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(5) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(10) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(11) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(12) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(13) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(14) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(15) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(8) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396.14-396.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400.3-424.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375.13-375.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375.13-375.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375.13-375.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375.13-375.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375.13-375.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378.3-391.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378.3-391.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378.3-391.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378.3-391.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378.3-391.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst din" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:232.7-232.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dn" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:9.9-9.11|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dp" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:8.9-8.11|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57.13-57.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57.13-57.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57.13-57.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57.13-57.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dvalid_crc" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:305.7-305.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dvalid_data" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:307.7-307.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343.4-348.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dvalid_pid" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:304.7-304.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318.4-323.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dvalid_raw" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:231.7-231.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268.5-280.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst dvalid_tkn" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:306.7-306.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336.4-341.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:37.13-37.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:37.13-37.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:37.13-37.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:37.13-37.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357.13-357.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164.13-164.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164.13-164.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164.13-164.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164.13-164.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst line_history_h0" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:166.13-166.28|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst line_history_h25" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:165.13-165.29|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77.13-77.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77.13-77.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77.13-77.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst line_state_valid" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:130.9-130.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst next_packet_valid" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:168.7-168.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst packet_end" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:170.8-170.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst packet_valid" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:167.7-167.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325.4-334.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361.3-370.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst pkt_end_strobe flag" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:25.6-25.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst pkt_start_strobe flag" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:25.6-25.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492.13-492.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(8) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502.3-511.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:28.18-28.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst rx_data_strobe flag" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:25.6-25.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(10) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(11) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(8) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445.14-445.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448.3-457.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:70.12-70.13|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:70.12-70.13|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(1) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_rx_inst valid_buffer in" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:67.8-67.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81.13-81.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81.13-81.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81.13-81.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83.13-83.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83.13-83.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83.13-83.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83.13-83.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83.13-83.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst bitstuff" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:85.8-85.16|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst bitstuff_q" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:86.7-86.17|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst bitstuff_qq" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:87.7-87.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst bitstuff_qqq" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:88.7-88.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst bitstuff_qqqq" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:89.7-89.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst byte_strobe" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:80.7-80.18|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(10) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(11) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(12) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(13) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(14) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(15) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(8) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117.14-117.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(9) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225.3-250.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst data_payload" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:107.7-107.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69.13-69.27|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:144.30-144.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:144.30-144.35|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst dn" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:14.14-14.16|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256.3-282.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst dp" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:13.14-13.16|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256.3-282.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252.13-252.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252.13-252.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252.13-252.19|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256.3-282.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256.3-282.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst oe" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:12.14-12.16|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70.13-70.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst pkt_start_48" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:32.8-32.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:37.18-37.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:37.18-37.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:37.18-37.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:37.18-37.22|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339.13-339.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330.13-330.44|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst pkt_start_strobe flag" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:34.6-34.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47.2-56.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63.5-68.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:36.16-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:36.16-36.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(10) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(11) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(12) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(13) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(14) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(15) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(16) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(17) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(18) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(19) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(20) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(21) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(22) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(23) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(24) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(25) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(26) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(27) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(28) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(29) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(30) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(31) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(7) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(8) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109.14-109.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(9) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(3) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(4) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(5) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(6) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71.13-71.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(7) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175.29-175.110|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst tx_data_avail_48" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:52.8-52.24|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:70.12-70.13|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:70.12-70.13|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(1) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst tx_data_get_48" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:58.7-58.21|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:138.15-138.33|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_fs_pe_inst usb_fs_tx_inst tx_data_get_strobe flag" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:25.6-25.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) ;
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:27.16-27.20|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:146.17-146.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:146.17-146.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:146.17-146.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_m4_bridge_ep_inst in_ep_data_done" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:25.17-25.32|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_m4_bridge_ep_inst in_ep_data_put" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:23.17-23.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B(0) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(1) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(2) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(3) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(4) ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238.45-238.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(0) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(1) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(2) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(3) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(4) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(5) ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_m4_bridge_ep_inst in_ep_req" *)
  (* init = 1'h0 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:20.17-20.26|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_m4_bridge_ep_inst out_ep_data_avail_r1" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:415.13-415.33|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_usb2m4_serial usb_m4_bridge_ep_inst out_ep_data_get_r1" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:416.13-416.31|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1 ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2" *)
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP usb_n_rx_int" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:153.20-153.32" *)
  wire \u_AL4S3B_FPGA_IP.usb_n_rx_int ;
  (* hdlname = "u_AL4S3B_FPGA_IP usb_p_rx_int" *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:153.6-153.18" *)
  wire \u_AL4S3B_FPGA_IP.usb_p_rx_int ;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:188.33-188.54" *)
  wire u_gclkbuff_reset0_A;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:86.11-86.25" *)
  output usb_pu_cntrl_o;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:85.10-85.17" *)
  inout usbn_io;
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:84.10-84.17" *)
  inout usbp_io;
  logic_1 _0_ (
    .a(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En )
  );
  logic_0 _1_ (
    .a(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _2_ (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P(led_o)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _3_ (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P(spi_cs_o)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _4_ (
    .P(spi_miso_i),
    .Q(\u_AL4S3B_FPGA_IP.spi_miso_i )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _5_ (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P(spi_mosi_o)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _6_ (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P(spi_sck_o)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _7_ (
    .A(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .P(usb_pu_cntrl_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176.1-185.4|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff Aff_dff_Q (
    .CLK(\clk_switch_0.clk_in0 ),
    .D(Aff_dff_Q_D),
    .Q(Aff)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) Bff_LUT2_I0 (
    .I0(Bff),
    .I1(Aff),
    .O(Aff_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176.1-185.4|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff Bff_dff_Q (
    .CLK(\clk_switch_0.clk_in0 ),
    .D(Aff),
    .Q(Bff)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) Interrupt_o_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .I1(Interrupt_o_LUT2_O_I1),
    .O(\u_AL4S3B_FPGA_IP.Interrupt_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) Interrupt_o_LUT2_O_I1_LUT3_O (
    .I0(Interrupt_o_LUT2_O_I1_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(1) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(0) ),
    .O(Interrupt_o_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(3) ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(2) ),
    .O(Interrupt_o_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WB_RST_LUT2_I0 (
    .I0(WB_RST),
    .I1(Sys_Clk0_Rst),
    .O(u_gclkbuff_reset0_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_1 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_2 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_3 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_4 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT2_O_5 (
    .I0(WBs_RD_DAT_LUT2_O_5_I0),
    .I1(WBs_RD_DAT_LUT2_O_5_I1),
    .O(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_5_I0_LUT2_O (
    .I0(\WBs_ADR(11) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0),
    .O(WBs_RD_DAT_LUT2_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT2_O_5_I1_LUT3_O (
    .I0(\WBs_ADR(8) ),
    .I1(\WBs_ADR(4) ),
    .I2(WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2),
    .O(WBs_RD_DAT_LUT2_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O (
    .I0(\WBs_ADR(5) ),
    .I1(\WBs_ADR(3) ),
    .I2(WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2),
    .O(WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(6) ),
    .O(WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) WBs_RD_DAT_LUT2_O_6 (
    .I0(WBs_RD_DAT_LUT2_O_6_I0),
    .I1(\WBs_RD_DAT(26) ),
    .O(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT2_O_6_I0),
    .I1(\WBs_ADR(11) ),
    .O(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT2_O_6_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0),
    .I1(\WBs_ADR(13) ),
    .I2(\WBs_ADR(12) ),
    .O(WBs_RD_DAT_LUT2_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O (
    .I0(\WBs_ADR(16) ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(14) ),
    .O(WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_7 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O (
    .I0(\WBs_RD_DAT(17) ),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_1 (
    .I0(\WBs_RD_DAT(26) ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .I2(WBs_RD_DAT_LUT3_O_I1),
    .O(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_10 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_11 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) WBs_RD_DAT_LUT3_O_12 (
    .I0(WBs_RD_DAT_LUT3_O_7_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .I2(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) WBs_RD_DAT_LUT3_O_2 (
    .I0(WBs_RD_DAT_LUT2_O_6_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_3 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_4 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_5 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_6 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_7 (
    .I0(WBs_RD_DAT_LUT3_O_7_I0),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ),
    .O(\WBs_RD_DAT(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_7_I0_LUT3_O (
    .I0(\WBs_ADR(2) ),
    .I1(WBs_RD_DAT_LUT2_O_5_I1),
    .I2(WBs_RD_DAT_LUT2_O_5_I0),
    .O(WBs_RD_DAT_LUT3_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_8 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_9 (
    .I0(\WBs_RD_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) ),
    .I2(\WBs_ADR(11) ),
    .O(\WBs_RD_DAT(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O),
    .O(WBs_RD_DAT_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1 (
    .I0(\WBs_ADR(2) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O (
    .I0(\WBs_ADR(3) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0),
    .I2(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1 (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1 (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0),
    .I1(\WBs_ADR(7) ),
    .I2(\WBs_ADR(8) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O (
    .I0(\WBs_ADR(6) ),
    .I1(\WBs_ADR(8) ),
    .I2(\WBs_ADR(7) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O (
    .I0(\WBs_ADR(5) ),
    .I1(\WBs_ADR(4) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1 (
    .I0(\WBs_ADR(2) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1),
    .I2(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)"),
    .INIT(9'h00d)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1 (
    .I0(\WBs_ADR(6) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O (
    .I0(\WBs_ADR(8) ),
    .I1(\WBs_ADR(7) ),
    .I2(\WBs_ADR(6) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0),
    .I1(\WBs_ADR(4) ),
    .I2(\WBs_ADR(5) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(3) ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .O(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) clk_48mhz_prebuff_LUT3_O (
    .I0(clk_48mhz_prebuff_LUT3_O_I0),
    .I1(\clk_switch_0.dff_clk1n ),
    .I2(\clk_switch_0.clk_in1 ),
    .O(\clk_switch_0.clk_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \clk_switch_0.clk_in1_LUT2_O  (
    .I0(i1),
    .I1(Aff),
    .O(\clk_switch_0.clk_in1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \clk_switch_0.dff_clk0n_LUT2_I1  (
    .I0(\clk_switch_0.sel ),
    .I1(\clk_switch_0.dff_clk0n ),
    .O(\clk_switch_0.dff_clk1p_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \clk_switch_0.dff_clk0n_LUT2_I1_1  (
    .I0(\clk_switch_0.clk_in0 ),
    .I1(\clk_switch_0.dff_clk0n ),
    .O(clk_48mhz_prebuff_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25.1-26.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff \clk_switch_0.dff_clk0n_dff_Q  (
    .CLK(\clk_switch_0.dff_clk0n_dff_Q_CLK ),
    .D(\clk_switch_0.dff_clk0p ),
    .Q(\clk_switch_0.dff_clk0n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25.1-26.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv \clk_switch_0.dff_clk0n_dff_Q_CLK_inv_Q  (
    .A(\clk_switch_0.clk_in0 ),
    .Q(\clk_switch_0.dff_clk0n_dff_Q_CLK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22.1-23.39|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \clk_switch_0.dff_clk0p_dff_Q  (
    .CLK(\clk_switch_0.clk_in0 ),
    .D(\clk_switch_0.dff_clk0p_dff_Q_D ),
    .Q(\clk_switch_0.dff_clk0p )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \clk_switch_0.dff_clk1n_LUT2_I0  (
    .I0(\clk_switch_0.dff_clk1n ),
    .I1(\clk_switch_0.sel ),
    .O(\clk_switch_0.dff_clk0p_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31.1-32.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff \clk_switch_0.dff_clk1n_dff_Q  (
    .CLK(\clk_switch_0.dff_clk1n_dff_Q_CLK ),
    .D(\clk_switch_0.dff_clk1p ),
    .Q(\clk_switch_0.dff_clk1n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31.1-32.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv \clk_switch_0.dff_clk1n_dff_Q_CLK_inv_Q  (
    .A(\clk_switch_0.clk_in1 ),
    .Q(\clk_switch_0.dff_clk1n_dff_Q_CLK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28.1-29.38|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \clk_switch_0.dff_clk1p_dff_Q  (
    .CLK(\clk_switch_0.clk_in1 ),
    .D(\clk_switch_0.dff_clk1p_dff_Q_D ),
    .Q(\clk_switch_0.dff_clk1p )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) i1_LUT3_O (
    .I0(\clk_switch_0.clk_in0 ),
    .I1(i1),
    .I2(Bff),
    .O(i1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:928.11-996.9" *)
  ram8k_2x1_cell_macro \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Almost_Empty_0(\u_AL4S3B_FPGA_IP.FIFO_m2u_ae ),
    .Almost_Empty_1(),
    .Almost_Full_0(\u_AL4S3B_FPGA_IP.FIFO_m2u_af ),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_0(\u_AL4S3B_FPGA_IP.FIFO_m2u_push ),
    .P1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_0(\u_AL4S3B_FPGA_IP.FIFO_m2u_pop ),
    .P2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .POP_FLAG_0({ \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(3) , \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(2) , \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(1) , \u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(0)  }),
    .POP_FLAG_1(),
    .PUSH_FLAG_0({ \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(3) , \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(2) , \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(1) , \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(0)  }),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(7) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(6) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(5) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(4) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(3) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(2) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(1) , \u_AL4S3B_FPGA_IP.FIFO_m2u_dout(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMB({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMEA(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .RMEB(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .WD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(7) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(6) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(5) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(4) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(3) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(2) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(1) , \u_AL4S3B_FPGA_IP.FIFO_m2u_din(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:928.11-996.9" *)
  ram8k_2x1_cell_macro \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Almost_Empty_0(\u_AL4S3B_FPGA_IP.FIFO_u2m_ae ),
    .Almost_Empty_1(),
    .Almost_Full_0(\u_AL4S3B_FPGA_IP.FIFO_u2m_af ),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_0(\u_AL4S3B_FPGA_IP.FIFO_u2m_push ),
    .P1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_0(\u_AL4S3B_FPGA_IP.FIFO_u2m_pop ),
    .P2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .POP_FLAG_0({ \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(3) , \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(2) , \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(1) , \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(0)  }),
    .POP_FLAG_1(),
    .PUSH_FLAG_0({ \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(3) , \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(2) , \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(1) , \u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(0)  }),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(7) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(6) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(5) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(4) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(3) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(2) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(1) , \u_AL4S3B_FPGA_IP.FIFO_u2m_dout(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMB({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMEA(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .RMEB(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .WD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(7) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(6) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(5) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(4) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(3) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(2) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(1) , \u_AL4S3B_FPGA_IP.FIFO_u2m_din(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0 ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.FIFO_u2m_pop )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I2(Interrupt_o_LUT2_O_I1),
    .O(\u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I1(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .O(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A ),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(5) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(5) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(4) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(14) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(13) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(12) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4  (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A ),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O),
    .I1(\WBs_ADR(3) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(11) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(10) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6  (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A ),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A_LUT1_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(9) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(8) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(7) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(7) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B ),
    .C(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(6) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(15) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(3) ),
    .E(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(3) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .H(\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(3) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .B(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(2) ),
    .E(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(2) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .H(\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(2) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(1) ),
    .E(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(1) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .H(\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(1) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3  (
    .A(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O),
    .B(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O),
    .C(\clk_switch_0.sel ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(0) ),
    .E(\u_AL4S3B_FPGA_IP.FIFO_u2m_dout(0) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F ),
    .G(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .H(\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(0) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .S0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O),
    .S1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O),
    .S2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a9)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .O(\u_AL4S3B_FPGA_IP.WBs_ACK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2  (
    .I0(WBs_RD_DAT_LUT2_O_5_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\WBs_ADR(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_din(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_valid_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_push )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O  (
    .I0(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O  (
    .I0(WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D ),
    .Q(\clk_switch_0.sel )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\clk_switch_0.sel ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .I2(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(8) ),
    .I2(\WBs_ADR(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1) ),
    .I3(\WBs_WR_DAT(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0) ),
    .I3(\WBs_WR_DAT(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12) ),
    .I3(\WBs_WR_DAT(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11) ),
    .I3(\WBs_WR_DAT(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10) ),
    .I3(\WBs_WR_DAT(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9) ),
    .I3(\WBs_WR_DAT(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7) ),
    .I3(\WBs_WR_DAT(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5) ),
    .I3(\WBs_WR_DAT(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4) ),
    .I3(\WBs_WR_DAT(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3) ),
    .I3(\WBs_WR_DAT(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2) ),
    .I3(\WBs_WR_DAT(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15) ),
    .I3(\WBs_WR_DAT(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13) ),
    .I3(\WBs_WR_DAT(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8) ),
    .I3(\WBs_WR_DAT(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6) ),
    .I3(\WBs_WR_DAT(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14) ),
    .I3(\WBs_WR_DAT(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I0" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:265.7-265.90" *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) \u_AL4S3B_FPGA_IP.u_bipad_I0  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe ),
    .P(usbp_io),
    .Q(\u_AL4S3B_FPGA_IP.usb_p_rx_int )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I1" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:266.7-266.90" *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) \u_AL4S3B_FPGA_IP.u_bipad_I1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe ),
    .P(usbn_io),
    .Q(\u_AL4S3B_FPGA_IP.usb_n_rx_int )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2022)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)"),
    .INIT(16'h0445)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h08ce)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0111)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:8.3-10.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:112.24-116.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h88a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5551)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2221)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)"),
    .INIT(16'h0445)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2228)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h022f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:22.3-24.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:82.25-86.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'habbb)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haa2a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60.3-60.80|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bmRequestType(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bmRequestType(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h80a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2a08)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G(0) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0888)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(5) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(5) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(4) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(4) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(3) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(3) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9009)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5111)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5111)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7fff)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)"),
    .INIT(16'h0008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5111)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04c)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haa2a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)"),
    .INIT(16'h0008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)"),
    .INIT(16'h0008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)"),
    .INIT(16'h0008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .I3(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)"),
    .INIT(16'h0008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:467.5-536.18" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(0)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(7) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(6) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(5) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMB({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMEA(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .RMEB(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .WD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(7) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(6) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(5) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WE_Int  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](4) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](4) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](4) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](3) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](3) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](3) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](2) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](2) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](0) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(5) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(5) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1 ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(5) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2 ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h089)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(2) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_dout(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(0) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h019)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(7) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hb3a0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WE_Int )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0) ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next(0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h022a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](5) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](5) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1151)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hb290)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)"),
    .INIT(16'h0445)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hb290)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hb290)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:467.5-536.18" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(0)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS1_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .CS2_0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DIR_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P1_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .P2_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMB({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .RMEA(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .RMEB(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .TEST1B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .WD_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(7) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(6) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(5) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(4) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(3) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(2) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(1) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WE_Int  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf2d0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf2d0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf2d0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf2d0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf2d0)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WE_Int )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1151)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2220)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0) ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) ),
    .I2(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1) ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(15) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244.1-265.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.usb_n_rx_int ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe ),
    .I1(\u_AL4S3B_FPGA_IP.usb_p_rx_int ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325.4-334.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343.4-348.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318.4-323.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268.5-280.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336.4-341.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(11) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(10) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(9) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(8) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(8) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D ),
    .PRE(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D ),
    .PRE(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .D(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q(2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_LUT1_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(8) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(8) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_data_put ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_data_put )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(9) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(15) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(3) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47.2-56.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63.5-68.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59.2-60.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59.2-60.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0880)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(11) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(9) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(5) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(15) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(13) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8cdd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h073)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(7) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .E(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .F(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F ),
    .G(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .H(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 ),
    .S2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaa2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .B(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2 ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D ),
    .EN(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7fff)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(24) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(22) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(28) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(26) ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(31) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(20) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(18) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(16) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .D(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.clk_48mhz_i ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync_dff_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync_dff_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.FIFO_m2u_pop_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_m2u_pop )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.FIFO_out_we_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_push )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(5) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(5) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(4) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(4) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(3) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(3) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(2) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5  (
    .A(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .B(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 ),
    .S1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B_LUT1_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(1) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(3) ),
    .I1(\u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8088)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h017)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h071)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h071)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h071)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1 ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1 ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get ),
    .Q(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .CLR(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush ),
    .D(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7) ),
    .I2(\u_AL4S3B_FPGA_IP.FIFO_u2m_din(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:202.10-202.67" *)
  gclkbuff u_gclkbuff_clk48 (
    .A(\clk_switch_0.clk_out ),
    .Z(\u_AL4S3B_FPGA_IP.clk_48mhz_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:189.10-189.59" *)
  gclkbuff u_gclkbuff_clock0 (
    .A(Sys_Clk0),
    .Z(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:190.10-190.58" *)
  gclkbuff u_gclkbuff_reset (
    .A(Sys_Clk1_Rst),
    .Z(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:188.10-188.74" *)
  gclkbuff u_gclkbuff_reset0 (
    .A(u_gclkbuff_reset0_A),
    .Z(\u_AL4S3B_FPGA_IP.WB_RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:287.34-385.63" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Device_ID({ \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En  }),
    .Device_ID_4S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Device_ID_6S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FBIO_In(),
    .FBIO_In_En(),
    .FBIO_Out(),
    .FBIO_Out_En(),
    .FB_Busy(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_BusyS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_Int_Clr({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .FB_PKfbData({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .FB_PKfbData_19S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbData_21S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbData_31S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbData_6S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbData_9S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbEOF(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbOverflow(),
    .FB_PKfbPush({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .FB_PKfbPush_1S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_PKfbSOF(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .FB_Start(),
    .FB_msg_out({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.Interrupt_o  }),
    .SDMA_Active(),
    .SDMA_Done(),
    .SDMA_Req({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .SDMA_Sreq({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .SFBIO(),
    .SPIm_PEnable(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PReady(),
    .SPIm_PSlvErr(),
    .SPIm_PWdata({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .SPIm_PWdata_0S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PWdata_11S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PWdata_14S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PWdata_24S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PWdata_26S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_PWrite(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_Paddr({ \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end  }),
    .SPIm_Paddr_6S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_Paddr_8S(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .SPIm_Prdata(),
    .Sensor_Int(),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(\clk_switch_0.clk_in0 ),
    .Sys_Clk1_Rst(Sys_Clk1_Rst),
    .Sys_PKfb_Clk(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Sys_PKfb_ClkS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Sys_PKfb_Rst(),
    .Sys_PSel(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .Sys_Pclk(),
    .Sys_Pclk_Rst(),
    .TimeStamp(),
    .WB_CLK(\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk ),
    .WB_CLKS(\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .WBs_ADR({ \WBs_ADR(16) , \WBs_ADR(15) , \WBs_ADR(14) , \WBs_ADR(13) , \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \WBs_BYTE_STB(1) , \WBs_BYTE_STB(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .WBs_RD(\u_AL4S3B_FPGA_IP.WBs_RD ),
    .WBs_RD_DAT({ \WBs_RD_DAT(16) , \WBs_RD_DAT(21) , \WBs_RD_DAT(29) , \WBs_RD_DAT(16) , \WBs_RD_DAT(16) , \WBs_RD_DAT(26) , \WBs_RD_DAT(16) , \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end , \WBs_RD_DAT(16) , \WBs_RD_DAT(17) , \WBs_RD_DAT(21) , \WBs_RD_DAT(16) , \WBs_RD_DAT(16) , \WBs_RD_DAT(16) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(0)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(1)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked(0)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(0)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(1)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
  assign \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_acked(0)  = \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end ;
endmodule
