0.6
2017.2
Jun 15 2017
18:52:51
E:/Vivado/Projects/ProjectA/ProjectA.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sim_1/new/project_screentest.sv,1510254119,systemVerilog,,,,project_screentest;selfcheck_nopause,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/imports/sources_1/imports/new/xycounter.sv,1508204337,systemVerilog,,,,xycounter,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/imports/sources_1/new/vgadisplaydriver.sv,1510328281,systemVerilog,,,E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/new/display640x480.vh,vgadisplaydriver,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/imports/sources_1/new/vgatimer.sv,1508354796,systemVerilog,,,E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/new/display640x480.vh,vgatimer,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/new/bitmapmem.sv,1509929474,systemVerilog,,,,bitmapmem,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/new/display640x480.vh,1505670560,verilog,,,,,,,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/new/screenmem.sv,1510349329,systemVerilog,,,,screenmem,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/ADXL362Ctrl.vhd,1477336774,vhdl,,,,adxl362ctrl,,,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/AccelArithmetics.vhd,1479243418,vhdl,,,,accelarithmetics,,,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/AccelerometerCtl.vhd,1479243670,vhdl,,,,accelerometerctl,,,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/SPI_If.vhd,1477336794,vhdl,,,,spi_if,,,,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/accelerometer.sv,1506371658,systemVerilog,,,,accelerometer,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv,1510285500,systemVerilog,,,,fulladder,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/ALU.sv,1507750303,systemVerilog,,,,ALU,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/adder.sv,1504801402,systemVerilog,,,,adder,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/addsub.sv,1504801617,systemVerilog,,,,addsub,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/comparator.sv,1504807693,systemVerilog,,,,comparator,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/logical.sv,1504802341,systemVerilog,,,,logical,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/shifter.sv,1504807992,systemVerilog,,,,shifter,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/datapath.sv,1510255892,systemVerilog,,,,datapath,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/register_file.sv,1510285046,systemVerilog,,,,register_file,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/controller.sv,1510261367,systemVerilog,,,,controller,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/dmem.sv,1510255125,systemVerilog,,,,dmem,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/imem.sv,1510275553,systemVerilog,,,,imem,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/keyboard.sv,1506392229,systemVerilog,,,,keyboard,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/mips.sv,1508630045,systemVerilog,,,,mips,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/montek_sound_Nexys4.sv,1506368108,systemVerilog,,,,montek_sound_Nexys4,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/programcounter.sv,1508861819,systemVerilog,,,,programcounter,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/top.sv,1510349382,systemVerilog,,,,top,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/LED_reg.sv,1509923696,systemVerilog,,,,LED_reg,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/clockdivider_Nexys4.sv,1509912468,systemVerilog,,,,clockdivider_Nexys4,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/memIO.sv,1510349947,systemVerilog,,,,memIO,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/sound_reg.sv,1510334081,systemVerilog,,,,sound_reg,,xil_defaultlib,../../../ProjectA.srcs/sources_1/imports/new,,,,,
