INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/basic/project_1.srcs/sim_1/new/test_of_something.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_tb
