// Seed: 2311312036
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2,
    input  logic id_3,
    input  logic id_4
);
endmodule
