Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/480-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 560000 370000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1408
Number of terminals:      45
Number of snets:          2
Number of nets:           130

[WARNING DRT-0418] Term mem_i/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 40.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9597.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3694.
[INFO DRT-0033] via shape region query size = 1540.
[INFO DRT-0033] met2 shape region query size = 959.
[INFO DRT-0033] via2 shape region query size = 1232.
[INFO DRT-0033] met3 shape region query size = 973.
[INFO DRT-0033] via3 shape region query size = 1232.
[INFO DRT-0033] met4 shape region query size = 464.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 141 pins.
[INFO DRT-0081]   Complete 33 unique inst patterns.
[INFO DRT-0084]   Complete 121 groups.
#scanned instances     = 1408
#unique  instances     = 40
#stdCellGenAp          = 891
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 556
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 244
#instTermValidViaApCnt = 0
#macroGenAp            = 115
#macroValidPlanarAp    = 99
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 161.11 (MB), peak = 161.11 (MB)

[INFO DRT-0157] Number of guides:     1032

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 81 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 53 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 280.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 279.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 184.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 67.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 41.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 505 vertical wires in 2 frboxes and 346 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 29 vertical wires in 2 frboxes and 51 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 172.14 (MB), peak = 175.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 172.14 (MB), peak = 175.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 219.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 200.36 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 208.52 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 221.53 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 222.04 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 226.42 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 234.28 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 238.60 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 238.60 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:00, memory = 238.60 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      2      0      2
Recheck              8      5      5      0
Short               15      0      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 581.75 (MB), peak = 593.59 (MB)
Total wire length = 6976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2053 um.
Total wire length on LAYER met2 = 3509 um.
Total wire length on LAYER met3 = 983 um.
Total wire length on LAYER met4 = 429 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 761.
Up-via summary (total 761):

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    324
           met2     61
           met3     46
           met4      0
----------------------
                   761


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 581.75 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 582.00 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 582.00 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 585.61 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 586.13 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:00, memory = 586.39 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:00, memory = 587.16 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 587.16 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 591.99 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:00, memory = 591.99 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met4
Metal Spacing        0      1
Recheck              1      0
Short                8      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 592.24 (MB), peak = 604.02 (MB)
Total wire length = 6943 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2048 um.
Total wire length on LAYER met2 = 3531 um.
Total wire length on LAYER met3 = 968 um.
Total wire length on LAYER met4 = 395 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 765.
Up-via summary (total 765):

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    330
           met2     60
           met3     45
           met4      0
----------------------
                   765


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 592.24 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 592.50 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 593.27 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 593.21 (MB), peak = 605.18 (MB)
Total wire length = 6944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2044 um.
Total wire length on LAYER met2 = 3548 um.
Total wire length on LAYER met3 = 969 um.
Total wire length on LAYER met4 = 381 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 766.
Up-via summary (total 766):

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    333
           met2     59
           met3     44
           met4      0
----------------------
                   766


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 593.21 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 593.21 (MB), peak = 605.18 (MB)
Total wire length = 6946 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2043 um.
Total wire length on LAYER met2 = 3551 um.
Total wire length on LAYER met3 = 969 um.
Total wire length on LAYER met4 = 381 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 770.
Up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    337
           met2     59
           met3     44
           met4      0
----------------------
                   770


[INFO DRT-0198] Complete detail routing.
Total wire length = 6946 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2043 um.
Total wire length on LAYER met2 = 3551 um.
Total wire length on LAYER met3 = 969 um.
Total wire length on LAYER met4 = 381 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 770.
Up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    330
           met1    337
           met2     59
           met3     44
           met4      0
----------------------
                   770


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:01, memory = 593.21 (MB), peak = 605.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i matched with mem_i
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  123515.34
  Fill cell                               470    1764.19
  Tap cell                                739     924.64
  Antenna cell                            110     275.26
  Clock buffer                              3      75.07
  Timing Repair Buffer                     20      90.09
  Inverter                                 25      93.84
  Clock inverter                            1      30.03
  Sequential cell                          24     609.33
  Multi-Input combinational cell           15      96.34
  Total                                  1408  127474.14
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/482-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/482-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/482-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/482-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/482-openroad-detailedrouting/counter.sdc'…
