Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Nov  6 09:50:35 2025
| Host             : PC-1000-times running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.679        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.525        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.096 |       40 |       --- |             --- |
| Slice Logic              |     0.052 |    51671 |       --- |             --- |
|   LUT as Logic           |     0.046 |    18657 |    133800 |           13.94 |
|   Register               |     0.002 |    22075 |    267600 |            8.25 |
|   CARRY4                 |     0.002 |     1369 |     33450 |            4.09 |
|   LUT as Distributed RAM |    <0.001 |     1216 |     46200 |            2.63 |
|   BUFG                   |    <0.001 |        9 |        32 |           28.13 |
|   LUT as Shift Register  |    <0.001 |      617 |     46200 |            1.34 |
|   F7/F8 Muxes            |    <0.001 |      115 |    133800 |            0.09 |
|   Others                 |    <0.001 |     2115 |       --- |             --- |
| Signals                  |     0.067 |    38455 |       --- |             --- |
| Block RAM                |     0.016 |       43 |       365 |           11.78 |
| MMCM                     |     0.308 |        3 |        10 |           30.00 |
| PLL                      |     0.092 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        2 |       740 |            0.27 |
| I/O                      |     0.640 |      140 |       285 |           49.12 |
| PHASER                   |     0.250 |       26 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.679 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.351 |       0.314 |      0.037 |
| Vccaux    |       1.800 |     0.464 |       0.433 |      0.031 |
| Vcco33    |       3.300 |     0.036 |       0.031 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.221 |       0.216 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_mmcm                                                                                                                                             | mmcm_u0/inst/clk_out1_mmcm                                                                                                                                                                                                                     |            10.0 |
| clk_out1_mmcm_125                                                                                                                                         | mmcm_125_u0/inst/clk_out1_mmcm_125                                                                                                                                                                                                             |             8.0 |
| clk_out2_mmcm                                                                                                                                             | mmcm_u0/inst/clk_out2_mmcm                                                                                                                                                                                                                     |            20.0 |
| clk_out2_mmcm_125                                                                                                                                         | mmcm_125_u0/inst/clk_out2_mmcm_125                                                                                                                                                                                                             |             5.0 |
| clk_out3_mmcm                                                                                                                                             | mmcm_u0/inst/clk_out3_mmcm                                                                                                                                                                                                                     |            20.0 |
| clk_out3_mmcm_125                                                                                                                                         | mmcm_125_u0/inst/clk_out3_mmcm_125                                                                                                                                                                                                             |             8.0 |
| clk_pll_i                                                                                                                                                 | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout_mmcm                                                                                                                                             | mmcm_u0/inst/clkfbout_mmcm                                                                                                                                                                                                                     |            20.0 |
| clkfbout_mmcm_125                                                                                                                                         | mmcm_125_u0/inst/clkfbout_mmcm_125                                                                                                                                                                                                             |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                           |            33.0 |
| freq_refclk                                                                                                                                               | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| i_clk                                                                                                                                                     | i_clk                                                                                                                                                                                                                                          |            20.0 |
| iserdes_clkdiv                                                                                                                                            | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clk_4                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_5                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_6                                                                                                                                             | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            10.0 |
| pll_clk3_out                                                                                                                                              | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_wrapper_u0/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     1.525 |
|   AXI_Master_Drive_u0       |     0.001 |
|   DDR_Ctrl_u0               |     0.006 |
|     FIFO_16X1024_u0         |     0.002 |
|       U0                    |     0.002 |
|     FIFO_16X1024_u1         |     0.002 |
|       U0                    |     0.002 |
|     FIFO_32X512_U0          |     0.002 |
|       U0                    |     0.002 |
|   GMII2RGMII_Drive_u0       |     0.028 |
|     RGMII_RAM_u0            |     0.009 |
|       FIFO_ASYNC_11_64_u0   |     0.001 |
|       RAM_8_1600_U0         |     0.002 |
|     RGMII_Tri_u0            |     0.019 |
|   GMII2RGMII_Drive_u1       |     0.015 |
|     RGMII_RAM_u0            |     0.006 |
|       FIFO_ASYNC_11_64_u0   |     0.001 |
|     RGMII_Tri_u0            |     0.008 |
|   UDP_Stack_Module_u0       |     0.014 |
|     Data_2to1_ARP_IP_U0     |     0.001 |
|     Data_2to1_ICMP_UDP      |     0.001 |
|     Ethernet_ARP_u0         |     0.003 |
|       ARP_Table_u0          |     0.001 |
|     Ethernet_IP_u0          |     0.002 |
|       IP_tx_u0              |     0.001 |
|     Ethernet_MAC_u0         |     0.004 |
|       CRC_Data_Pro_u0       |     0.001 |
|       MAC_tx_u0             |     0.002 |
|   cdc_scope_2_gether        |     0.002 |
|     FIFO_8X8192_2CLK_DATA   |     0.002 |
|       U0                    |     0.002 |
|   cdc_spilt_2_scope_0       |     0.002 |
|     FIFO_16X16_2CLK_DATA    |     0.001 |
|       U0                    |     0.001 |
|   cdc_udma_2_dds1_1         |     0.001 |
|   cdc_udma_2_dds1_2         |     0.001 |
|   cdc_udma_2_dds1_3         |     0.001 |
|   cdc_udma_2_dds1_4         |     0.001 |
|   cdc_udma_2_dds1_5         |     0.001 |
|   cdc_udma_2_dds1_6         |     0.001 |
|   cdc_udma_2_dds2_1         |     0.001 |
|   cdc_udma_2_dds2_2         |     0.001 |
|   cdc_udma_2_dds2_3         |     0.001 |
|   cdc_udma_2_dds2_4         |     0.001 |
|   cdc_udma_2_dds2_5         |     0.001 |
|   cdc_udma_2_dds2_6         |     0.001 |
|   cdc_udma_2_logic          |     0.001 |
|   dbg_hub                   |     0.002 |
|     inst                    |     0.002 |
|       BSCANID.u_xsdbm_id    |     0.002 |
|   dds_single_channel_top_u0 |     0.016 |
|     dds_ctrl_u0             |     0.013 |
|     dds_drive_u0            |     0.003 |
|   dds_single_channel_top_u1 |     0.016 |
|     dds_ctrl_u0             |     0.013 |
|     dds_drive_u0            |     0.003 |
|   design_1_wrapper_u0       |     1.065 |
|     design_1_i              |     1.065 |
|       mig_7series_0         |     1.031 |
|       smartconnect_0        |     0.035 |
|   mmcm_125_u0               |     0.109 |
|     inst                    |     0.109 |
|   mmcm_u0                   |     0.106 |
|     inst                    |     0.106 |
|   scope_UDP_Packet_u0       |     0.004 |
|   scope_top_u0              |     0.003 |
|   u_ila_0                   |     0.005 |
|     inst                    |     0.005 |
|       ila_core_inst         |     0.005 |
|   u_ila_1                   |     0.004 |
|     inst                    |     0.004 |
|       ila_core_inst         |     0.004 |
+-----------------------------+-----------+


