
# ğŸ§ª Practical Demo â€” Small C Project

---

# ğŸ”´ Step 1 â€” Manual Compilation (Old Way)

Run commands manually:

```
gcc -c main.c
gcc -c add.c
gcc main.o add.o -o app
```

Run program:

```
./app
```

Output:

```
Result = 8
```

---

## âŒ Problem with Manual Method

If you change only `add.c`
You must again run all commands manually.

---

# ğŸŸ¢ Step 2 â€” Create Makefile

Create file named exactly:

```
Makefile
```

---

### ğŸ§¾ Makefile (Basic Version)

```
app: main.o add.o
	gcc main.o add.o -o app

main.o: main.c add.h
	gcc -c main.c

add.o: add.c add.h
	gcc -c add.c

clean:
	rm -f *.o app
```

âš  Important: Before gcc line use **TAB**, not spaces.

---

# ğŸŸ¢ Step 3 â€” Build Using Make

Run:

```
make
```

Make will run automatically:

```
gcc -c main.c
gcc -c add.c
gcc main.o add.o -o app
```

Run program:

```
./app
```

---

# ğŸ”¥ Step 4 â€” Dependency Magic Demo

Now edit `add.c`

Change:

```c
return a + b;
```

To:

```c
return a + b + 1;
```

---

## Now Run Again

```
make
```

### What Happens Now âœ…

Output will be like:

```
gcc -c add.c
gcc main.o add.o -o app
```

Notice:
âŒ main.c NOT compiled again
âœ… Only changed file compiled

---

# ğŸ§  Why This Happened

Because Makefile knows:

```
add.o depends on add.c
```

So only rebuild needed part.

---

# ğŸ§¹ Step 7 â€” Clean Build Files

Run:

```
make clean
```

Removes:

```
*.o files
app executable
```

---

# ğŸ§ª Mini Practice For You

Try this:
1ï¸âƒ£ Add new file `sub.c`
2ï¸âƒ£ Add function subtract
3ï¸âƒ£ Update Makefile
4ï¸âƒ£ Run make

---

# ğŸš€ Phase 1 Completed If You Can Answer This

If you change:
ğŸ‘‰ `add.h`

What will rebuild?

Answer should be:
ğŸ‘‰ main.o
ğŸ‘‰ add.o
ğŸ‘‰ app

(Because both depend on header)

