{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 18:22:17 2022 " "Info: Processing started: Fri Jan 07 18:22:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conversion_compas -c conversion_compas " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off conversion_compas -c conversion_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion_compas.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conversion_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversion_compas-ar " "Info: Found design unit 1: conversion_compas-ar" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conversion_compas " "Info: Found entity 1: conversion_compas" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/package_be.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/package_be.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_BE " "Info: Found design unit 1: package_BE" {  } { { "../../../package_BE/package_BE.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/package_BE.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cpt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt-ar " "Info: Found design unit 1: cpt-ar" {  } { { "../../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt " "Info: Found entity 1: cpt" {  } { { "../../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "conversion_compas " "Info: Elaborating entity \"conversion_compas\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[0\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[0\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[1\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[1\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[2\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[2\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[3\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[3\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[4\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[4\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[5\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[5\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[6\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[6\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icpt\[7\] conversion_compas.vhd(53) " "Info (10041): Inferred latch for \"icpt\[7\]\" at conversion_compas.vhd(53)" {  } { { "conversion_compas.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/Compas/conversion_compas/Q9/conversion_compas.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "etat_present.etat0 " "Info: Register \"etat_present.etat0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 18:22:18 2022 " "Info: Processing ended: Fri Jan 07 18:22:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
