WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10149542 heartbeat IPC: 1.31218 cumulative IPC: 1.31218 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18050996 heartbeat IPC: 1.26559 cumulative IPC: 1.28847 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26040105 heartbeat IPC: 1.25171 cumulative IPC: 1.27598 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33954384 heartbeat IPC: 1.26354 cumulative IPC: 1.27285 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41970928 heartbeat IPC: 1.24743 cumulative IPC: 1.26768 (Simulation time: 0 hr 2 min 49 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 39442315 cumulative IPC: 1.26768 (Simulation time: 0 hr 2 min 49 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 39442315 (Simulation time: 0 hr 2 min 49 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26768 instructions: 50000000 cycles: 39442315
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 14.9632
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     135194  HIT:     109981  MISS:      25213
LLC LOAD         ACCESS:      58772  HIT:      41052  MISS:      17720
LLC RFO          ACCESS:      28071  HIT:      20721  MISS:       7350
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      48067  HIT:      48056  MISS:         11
LLC TRANSLATION  ACCESS:        284  HIT:        152  MISS:        132
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.154 cycles
cpu0_DTLB TOTAL       ACCESS:   13611204  HIT:   13571178  MISS:      40026
cpu0_DTLB LOAD         ACCESS:   13611204  HIT:   13571178  MISS:      40026
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.59404 cycles
cpu0_ITLB TOTAL       ACCESS:    2087683  HIT:    2086869  MISS:        814
cpu0_ITLB LOAD         ACCESS:    2087683  HIT:    2086869  MISS:        814
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.2826 cycles
cpu0_L1D TOTAL       ACCESS:   16615808  HIT:   15522209  MISS:    1093599
cpu0_L1D LOAD         ACCESS:    9749167  HIT:    9273501  MISS:     475666
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6865756  HIT:    6248522  MISS:     617234
cpu0_L1D TRANSLATION  ACCESS:        885  HIT:        186  MISS:        699
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.66714 cycles
cpu0_L1I TOTAL       ACCESS:    2356576  HIT:    2335832  MISS:      20744
cpu0_L1I LOAD         ACCESS:    2356576  HIT:    2335832  MISS:      20744
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.8459 cycles
cpu0_L2C TOTAL       ACCESS:     301073  HIT:     192135  MISS:     108938
cpu0_L2C LOAD         ACCESS:     137703  HIT:      78931  MISS:      58772
cpu0_L2C RFO          ACCESS:      66245  HIT:      38174  MISS:      28071
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96760  HIT:      74949  MISS:      21811
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:         81  MISS:        284
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 59.5828 cycles
cpu0_STLB TOTAL       ACCESS:      20440  HIT:      19890  MISS:        550
cpu0_STLB LOAD         ACCESS:      20440  HIT:      19890  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 280.924 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19150
  ROW_BUFFER_MISS:       6052
 AVG DBUS CONGESTED CYCLE:    3.95602
 WQ ROW_BUFFER_HIT:          4
  ROW_BUFFER_MISS:         64  FULL:          0
