#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023fa9553020 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000023fa951dc50 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_0000023fa951dc88 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_0000023fa951dcc0 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000023fa951dcf8 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000023fa95a8ed0_0 .var "fi_alu_pc_value", 31 0;
v0000023fa95a7b70_0 .var "fi_change_pc", 0 0;
v0000023fa95a7fd0_0 .var "fi_clk", 0 0;
v0000023fa95a8070_0 .var "fi_i_ce", 0 0;
v0000023fa95a8a70_0 .var "fi_i_flush", 0 0;
v0000023fa95a8430_0 .var "fi_i_stall", 0 0;
v0000023fa95a8110_0 .net "fi_o_addr_instr", 31 0, v0000023fa95a6e80_0;  1 drivers
v0000023fa95a8570_0 .net "fi_o_ce", 0 0, v0000023fa95a6ca0_0;  1 drivers
v0000023fa95a8610_0 .net "fi_o_flush", 0 0, v0000023fa95a71a0_0;  1 drivers
v0000023fa95a9150_0 .net "fi_o_instr_fetch", 31 0, v0000023fa95a6c00_0;  1 drivers
v0000023fa95a91f0_0 .net "fi_o_stall", 0 0, v0000023fa95a72e0_0;  1 drivers
v0000023fa95a81b0_0 .net "fi_pc", 31 0, v0000023fa95a7380_0;  1 drivers
v0000023fa95a8250_0 .var "fi_rst", 0 0;
v0000023fa95a87f0_0 .var/i "i", 31 0;
S_0000023fa95531b0 .scope task, "display" "display" 2 63, 2 63 0, S_0000023fa9553020;
 .timescale 0 0;
v0000023fa94f3480_0 .var/i "counter", 31 0;
E_0000023fa9550190 .event posedge, v0000023fa95a68e0_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa95a87f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000023fa95a87f0_0;
    %load/vec4 v0000023fa94f3480_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000023fa9550190;
    %vpi_call 2 67 "$display", $time, " ", "addr = %d, instruction = %h, syn = %b, ack = %b", v0000023fa95a87f0_0, v0000023fa95a9150_0, v0000023fa95a9010_0, v0000023fa95a9650_0 {0 0 0};
    %load/vec4 v0000023fa95a87f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fa95a87f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000023fa9543130 .scope module, "fi" "fetch_i" 2 25, 3 6 0, S_0000023fa9553020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_0000023fa95432c0 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_0000023fa95432f8 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_0000023fa9543330 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000023fa9543368 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0000023fa95a9510_0 .net "fi_alu_pc_value", 31 0, v0000023fa95a8ed0_0;  1 drivers
v0000023fa95a8750_0 .net "fi_change_pc", 0 0, v0000023fa95a7b70_0;  1 drivers
v0000023fa95a8e30_0 .net "fi_clk", 0 0, v0000023fa95a7fd0_0;  1 drivers
v0000023fa95a8890_0 .net "fi_i_ce", 0 0, v0000023fa95a8070_0;  1 drivers
v0000023fa95a96f0_0 .net "fi_i_flush", 0 0, v0000023fa95a8a70_0;  1 drivers
v0000023fa95a7990_0 .net "fi_i_stall", 0 0, v0000023fa95a8430_0;  1 drivers
v0000023fa95a9010_0 .net "fi_i_syn", 0 0, v0000023fa94f2d60_0;  1 drivers
v0000023fa95a9650_0 .net "fi_o_ack", 0 0, v0000023fa95a9470_0;  1 drivers
v0000023fa95a7a30_0 .net "fi_o_addr_instr", 31 0, v0000023fa95a6e80_0;  alias, 1 drivers
v0000023fa95a7d50_0 .net "fi_o_ce", 0 0, v0000023fa95a6ca0_0;  alias, 1 drivers
v0000023fa95a7f30_0 .net "fi_o_flush", 0 0, v0000023fa95a71a0_0;  alias, 1 drivers
v0000023fa95a7cb0_0 .net "fi_o_instr_fetch", 31 0, v0000023fa95a6c00_0;  alias, 1 drivers
v0000023fa95a9330_0 .net "fi_o_instr_mem", 31 0, v0000023fa95a7850_0;  1 drivers
v0000023fa95a7e90_0 .net "fi_o_stall", 0 0, v0000023fa95a72e0_0;  alias, 1 drivers
v0000023fa95a7ad0_0 .net "fi_pc", 31 0, v0000023fa95a7380_0;  alias, 1 drivers
v0000023fa95a90b0_0 .net "fi_rst", 0 0, v0000023fa95a8250_0;  1 drivers
S_0000023fa95433b0 .scope module, "f" "instruction_fetch" 3 47, 4 4 0, S_0000023fa9543130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_0000023fa951e190 .param/l "AWIDTH_INSTR" 0 4 6, +C4<00000000000000000000000000100000>;
P_0000023fa951e1c8 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0000023fa951e200 .param/l "PC_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
L_0000023fa9522350 .functor OR 1, v0000023fa95a72e0_0, v0000023fa95a8430_0, C4<0>, C4<0>;
L_0000023fa95229e0 .functor AND 1, v0000023fa94f2d60_0, L_0000023fa95a8930, C4<1>, C4<1>;
L_0000023fa9522f20 .functor OR 1, L_0000023fa9522350, L_0000023fa95229e0, C4<0>, C4<0>;
L_0000023fa95225f0 .functor OR 1, L_0000023fa9522f20, L_0000023fa95a8b10, C4<0>, C4<0>;
v0000023fa953f250_0 .net *"_ivl_11", 0 0, L_0000023fa95a8b10;  1 drivers
v0000023fa953f2f0_0 .net *"_ivl_3", 0 0, L_0000023fa9522350;  1 drivers
v0000023fa953f390_0 .net *"_ivl_5", 0 0, L_0000023fa95a8930;  1 drivers
v0000023fa953f430_0 .net *"_ivl_7", 0 0, L_0000023fa95229e0;  1 drivers
v0000023fa953f4d0_0 .net *"_ivl_9", 0 0, L_0000023fa9522f20;  1 drivers
v0000023fa94f2d60_0 .var "ce", 0 0;
v0000023fa95a6f20_0 .var "ce_d", 0 0;
v0000023fa95a7740_0 .net "f_alu_pc_value", 31 0, v0000023fa95a8ed0_0;  alias, 1 drivers
v0000023fa95a7420_0 .net "f_change_pc", 0 0, v0000023fa95a7b70_0;  alias, 1 drivers
v0000023fa95a68e0_0 .net "f_clk", 0 0, v0000023fa95a7fd0_0;  alias, 1 drivers
v0000023fa95a74c0_0 .net "f_i_ack", 0 0, v0000023fa95a9470_0;  alias, 1 drivers
v0000023fa95a7100_0 .net "f_i_ce", 0 0, v0000023fa95a8070_0;  alias, 1 drivers
v0000023fa95a7240_0 .net "f_i_flush", 0 0, v0000023fa95a8a70_0;  alias, 1 drivers
v0000023fa95a7560_0 .net "f_i_instr", 31 0, v0000023fa95a7850_0;  alias, 1 drivers
v0000023fa95a7600_0 .net "f_i_stall", 0 0, v0000023fa95a8430_0;  alias, 1 drivers
v0000023fa95a6e80_0 .var "f_o_addr_instr", 31 0;
v0000023fa95a6ca0_0 .var "f_o_ce", 0 0;
v0000023fa95a71a0_0 .var "f_o_flush", 0 0;
v0000023fa95a6c00_0 .var "f_o_instr", 31 0;
v0000023fa95a72e0_0 .var "f_o_stall", 0 0;
v0000023fa95a6980_0 .net "f_o_syn", 0 0, v0000023fa94f2d60_0;  alias, 1 drivers
v0000023fa95a7380_0 .var "f_pc", 31 0;
v0000023fa95a76a0_0 .net "f_rst", 0 0, v0000023fa95a8250_0;  alias, 1 drivers
v0000023fa95a6fc0_0 .var "i_addr_instr", 31 0;
v0000023fa95a6a20_0 .var "next_ce", 0 0;
v0000023fa95a6840_0 .var "next_ce_d", 0 0;
v0000023fa95a6ac0_0 .var "next_i_addr_instr", 31 0;
v0000023fa95a7060_0 .var "next_o_addr_instr", 31 0;
v0000023fa95a6de0_0 .var "next_o_ce", 0 0;
v0000023fa95a6b60_0 .var "next_o_flush", 0 0;
v0000023fa95a6d40_0 .var "next_o_instr", 31 0;
v0000023fa95a8390_0 .var "next_o_stall", 0 0;
v0000023fa95a95b0_0 .var "next_pc", 31 0;
v0000023fa95a93d0_0 .var "next_prev_pc", 31 0;
v0000023fa95a8d90_0 .var "prev_pc", 31 0;
v0000023fa95a78f0_0 .net "stall", 0 0, L_0000023fa95225f0;  1 drivers
E_0000023fa9550950/0 .event anyedge, v0000023fa94f2d60_0, v0000023fa95a6f20_0, v0000023fa95a6ca0_0, v0000023fa95a72e0_0;
E_0000023fa9550950/1 .event anyedge, v0000023fa95a71a0_0, v0000023fa95a7380_0, v0000023fa95a6fc0_0, v0000023fa95a6e80_0;
E_0000023fa9550950/2 .event anyedge, v0000023fa95a6c00_0, v0000023fa95a8d90_0, v0000023fa95a7240_0, v0000023fa95a7420_0;
E_0000023fa9550950/3 .event anyedge, v0000023fa95a74c0_0, v0000023fa95a7600_0, v0000023fa95a7100_0, v0000023fa95a78f0_0;
E_0000023fa9550950/4 .event anyedge, v0000023fa95a7560_0, v0000023fa95a7740_0;
E_0000023fa9550950 .event/or E_0000023fa9550950/0, E_0000023fa9550950/1, E_0000023fa9550950/2, E_0000023fa9550950/3, E_0000023fa9550950/4;
E_0000023fa9550290/0 .event negedge, v0000023fa95a76a0_0;
E_0000023fa9550290/1 .event posedge, v0000023fa95a68e0_0;
E_0000023fa9550290 .event/or E_0000023fa9550290/0, E_0000023fa9550290/1;
L_0000023fa95a8930 .reduce/nor v0000023fa95a9470_0;
L_0000023fa95a8b10 .reduce/nor v0000023fa94f2d60_0;
S_0000023fa95a9810 .scope module, "t" "transmit" 3 35, 5 4 0, S_0000023fa9543130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_0000023fa9468d40 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000000000100100>;
P_0000023fa9468d78 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000023fa95a9290_0 .var/i "counter", 31 0;
v0000023fa95a7df0 .array "mem_instr", 35 0, 31 0;
v0000023fa95a8f70_0 .net "t_clk", 0 0, v0000023fa95a7fd0_0;  alias, 1 drivers
v0000023fa95a86b0_0 .net "t_i_syn", 0 0, v0000023fa94f2d60_0;  alias, 1 drivers
v0000023fa95a84d0_0 .var "t_i_syn_d", 0 0;
v0000023fa95a9470_0 .var "t_o_ack", 0 0;
v0000023fa95a7850_0 .var "t_o_instr", 31 0;
v0000023fa95a82f0_0 .net "t_rst", 0 0, v0000023fa95a8250_0;  alias, 1 drivers
S_0000023fa95a99a0 .scope task, "reset" "reset" 2 55, 2 55 0, S_0000023fa9553020;
 .timescale 0 0;
v0000023fa95a7c10_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8250_0, 0, 1;
    %load/vec4 v0000023fa95a7c10_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023fa9550190;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a8250_0, 0, 1;
    %end;
    .scope S_0000023fa95a9810;
T_2 ;
    %vpi_call 5 22 "$readmemh", "./source/instr.txt", v0000023fa95a7df0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa95a9290_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000023fa95a9810;
T_3 ;
    %wait E_0000023fa9550290;
    %load/vec4 v0000023fa95a82f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a9470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a7850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a84d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023fa95a86b0_0;
    %assign/vec4 v0000023fa95a84d0_0, 0;
    %load/vec4 v0000023fa95a86b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000023fa95a84d0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0000023fa95a9290_0;
    %load/vec4a v0000023fa95a7df0, 4;
    %assign/vec4 v0000023fa95a7850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023fa95a9470_0, 0;
    %load/vec4 v0000023fa95a9290_0;
    %cmpi/s 35, 0, 32;
    %jmp/0xz  T_3.5, 5;
    %load/vec4 v0000023fa95a9290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023fa95a9290_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a9290_0, 0;
T_3.6 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a9470_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023fa95433b0;
T_4 ;
    %wait E_0000023fa9550290;
    %load/vec4 v0000023fa95a76a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a72e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa94f2d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a71a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a6c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a7380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a6fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a6e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023fa95a8d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa95a6f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023fa94f2d60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023fa95a6a20_0;
    %assign/vec4 v0000023fa94f2d60_0, 0;
    %load/vec4 v0000023fa95a6840_0;
    %assign/vec4 v0000023fa95a6f20_0, 0;
    %load/vec4 v0000023fa95a8390_0;
    %assign/vec4 v0000023fa95a72e0_0, 0;
    %load/vec4 v0000023fa95a6b60_0;
    %assign/vec4 v0000023fa95a71a0_0, 0;
    %load/vec4 v0000023fa95a6d40_0;
    %assign/vec4 v0000023fa95a6c00_0, 0;
    %load/vec4 v0000023fa95a95b0_0;
    %assign/vec4 v0000023fa95a7380_0, 0;
    %load/vec4 v0000023fa95a93d0_0;
    %assign/vec4 v0000023fa95a8d90_0, 0;
    %load/vec4 v0000023fa95a6ac0_0;
    %assign/vec4 v0000023fa95a6fc0_0, 0;
    %load/vec4 v0000023fa95a7060_0;
    %assign/vec4 v0000023fa95a6e80_0, 0;
    %load/vec4 v0000023fa95a6de0_0;
    %assign/vec4 v0000023fa95a6ca0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023fa95433b0;
T_5 ;
    %wait E_0000023fa9550950;
    %load/vec4 v0000023fa94f2d60_0;
    %store/vec4 v0000023fa95a6a20_0, 0, 1;
    %load/vec4 v0000023fa95a6f20_0;
    %store/vec4 v0000023fa95a6840_0, 0, 1;
    %load/vec4 v0000023fa95a6ca0_0;
    %store/vec4 v0000023fa95a6de0_0, 0, 1;
    %load/vec4 v0000023fa95a72e0_0;
    %store/vec4 v0000023fa95a8390_0, 0, 1;
    %load/vec4 v0000023fa95a71a0_0;
    %store/vec4 v0000023fa95a6b60_0, 0, 1;
    %load/vec4 v0000023fa95a7380_0;
    %store/vec4 v0000023fa95a95b0_0, 0, 32;
    %load/vec4 v0000023fa95a6fc0_0;
    %store/vec4 v0000023fa95a6ac0_0, 0, 32;
    %load/vec4 v0000023fa95a6e80_0;
    %store/vec4 v0000023fa95a7060_0, 0, 32;
    %load/vec4 v0000023fa95a6c00_0;
    %store/vec4 v0000023fa95a6d40_0, 0, 32;
    %load/vec4 v0000023fa95a8d90_0;
    %store/vec4 v0000023fa95a93d0_0, 0, 32;
    %load/vec4 v0000023fa95a7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a6a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a6b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a8390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa95a6d40_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023fa95a7420_0;
    %flag_set/vec4 9;
    %jmp/1 T_5.5, 9;
    %load/vec4 v0000023fa95a74c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.5;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000023fa95a7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_5.6, 9;
    %load/vec4 v0000023fa95a72e0_0;
    %or;
T_5.6;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a6a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a6b60_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000023fa95a7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a6a20_0, 0, 1;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0000023fa94f2d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v0000023fa95a74c0_0;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0000023fa95a78f0_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/1 T_5.11, 8;
    %load/vec4 v0000023fa95a78f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.15, 11;
    %load/vec4 v0000023fa95a6ca0_0;
    %nor/r;
    %and;
T_5.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.14, 10;
    %load/vec4 v0000023fa94f2d60_0;
    %and;
T_5.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.11;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0000023fa95a8d90_0;
    %store/vec4 v0000023fa95a6ac0_0, 0, 32;
    %load/vec4 v0000023fa95a6fc0_0;
    %store/vec4 v0000023fa95a7060_0, 0, 32;
    %load/vec4 v0000023fa95a7560_0;
    %store/vec4 v0000023fa95a6d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a6b60_0, 0, 1;
T_5.9 ;
    %load/vec4 v0000023fa95a78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a6de0_0, 0, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0000023fa95a6f20_0;
    %store/vec4 v0000023fa95a6de0_0, 0, 1;
T_5.17 ;
    %load/vec4 v0000023fa95a74c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0000023fa95a7380_0;
    %store/vec4 v0000023fa95a93d0_0, 0, 32;
    %load/vec4 v0000023fa95a7420_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.22, 8;
    %load/vec4 v0000023fa95a7240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.22;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0000023fa95a7740_0;
    %store/vec4 v0000023fa95a95b0_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0000023fa95a7380_0;
    %addi 4, 0, 32;
    %store/vec4 v0000023fa95a95b0_0, 0, 32;
    %load/vec4 v0000023fa94f2d60_0;
    %store/vec4 v0000023fa95a6840_0, 0, 1;
T_5.21 ;
T_5.18 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023fa9553020;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a7fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa95a87f0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000023fa9553020;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000023fa95a7fd0_0;
    %inv;
    %store/vec4 v0000023fa95a7fd0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023fa9553020;
T_8 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/fetch_stage.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023fa9553020 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000023fa9553020;
T_9 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023fa95a7c10_0, 0, 32;
    %fork TD_tb.reset, S_0000023fa95a99a0;
    %join;
    %wait E_0000023fa9550190;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023fa95a8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023fa95a8a70_0, 0, 1;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0000023fa94f3480_0, 0, 32;
    %fork TD_tb.display, S_0000023fa95531b0;
    %join;
    %delay 200, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_stage.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
