;**************************************************************************************       
; Copyright 2009 Aptina Imaging Corporation. All rights reserved.                             
;                                                                                             
;                                                                                             
; No permission to use, copy, modify, or distribute this software and/or                      
; its documentation for any purpose has been granted by Aptina Imaging Corporation.           
; If any such permission has been granted ( by separate agreement ), it                       
; is required that the above copyright notice appear in all copies and                        
; that both that copyright notice and this permission notice appear in                        
; supporting documentation, and that the name of Aptina Imaging Corporation or any            
; of its trademarks may not be used in advertising or publicity pertaining                    
; to distribution of the software without specific, written prior permission.                 
;                                                                                             
;                                                                                             
;      This software and any associated documentation are provided "AS IS" and                
;      without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS         
;      ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT       
;      OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS        
;      FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED        
;      IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE   
;      WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR          
;      MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY            
;      ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,         
;      OR OTHERWISE.                                                                          
;*************************************************************************************/       
; 
; Default INI file for the A-9130-REV1
;
; $Revision: 23722 $
; $Date: 2010-03-09 18:06:03 -0800 (Tue, 09 Mar 2010) $ 
;
; This file holds groups of register presets (sections) specific for this sensor. The 
; presets allow you to overwrite the power-on default settings with optimized register 
; settings. 
; The [Demo Initialization] section contains all optimized register settings for running
; the sensor in the demo environment. Other sections include settings optimized for a
; variety of situations like: Running at different master clock speeds, running under
; different lighting situations, running with different lenses, etc.
; Most of the demonstration software (DevWare, SensorDemo, ...) make use of this file
; to load and store the user presets.
;
; Keyname description:
; REG      = assign a new register value
; BITFIELD = do a READ-MODIFY-WRITE to part of a register. The part is defined as a mask.
; FIELD_WR = Write any register, variable or bitfield, specified by its symbol name
; LOAD     = load an alternate section from this section
; STATE    = set non-register state
; DELAY    = delay a certain amount of milliseconds before continuing 
; POLL_REG = Read a register a specified number of times, or until the register
;            value no longer meets a specified condition. You specify the
;            register by its address, and it only works with simple registers.
;            You also specify a delay between each iteration of the loop.
; POLL_FIELD = Like POLL_REG except you specify the register by its symbol name
;            as defined in the sensor data file. POLL_FIELD works with any kind
;            of register or variable.
;
; Keyname format:
; REG      = [<page>,] <address>, <value>             //<comment>
; BITFIELD = [<page>,] <address>, <mask>, <value>
;            Some examples: 
;            BITFIELD=2, 0x05, 0x0020, 1 //for register 5 on page 2, set the 6th bit to 1
;            BITFIELD=0x06, 0x000F, 0    //for register 6, clear the first 4 bits
; FIELD_WR = <registername>, [<bitfieldname>,] <value>
; LOAD     = <section>
; STATE    = <state>, <value>
; DELAY    = <milliseconds>
; POLL_REG = [<page>,]<address>,<mask>,<condition>,DELAY=<milliseconds>,TIMEOUT=<count> //<comment>
;            Example:  Poll every 50ms, stop when value <= 8 or after 5 times (250ms).
;            POLL_REG= 2, 0x3F, 0xFFFF, >8, DELAY=50, TIMEOUT=5
; POLL_FIELD = <registername>, [<bitfieldname>,] <condition>, DELAY=<milliseconds>, TIMEOUT=<count> //<comment>
;            Example:  Poll every 10 ms, stop when the value = 0, or after 500ms.
;            POLL_FIELD= SEQ_CMD, !=0, DELAY=10, TIMEOUT=50
;
; <page>         Optional address space for this register. Some sensors (mostly SOC's)
;                have multiple register pages (see the sensor spec or developer's guide)
; <address>      the register address
; <value>        the new value to assign to the register
; <mask>         is the part of a register value that needs to be updated with a new value
; <registername> Name of a register or variable as defined the sensor data (.sdat) file
; <bitfieldname> Optional name of a bitfield
; <condition>    <  <=  ==  !=  >  or  >=  followed by a numerical value
; <count>        Number of iterations of the polling loop
; <section>      the name of another section to load
; <state>        non-register program state names [do not modify]
; <milliseconds> wait for this ammount of milliseconds before continuing 
; <comment>      Some form of C-style comments are supported in this .ini file
;
;*************************************************************************************/

[Reset]
REG=0x103, 1         //SOFTWARE_RESET (clears itself)
DELAY=300

[Demo Initialization]
//Setup PLL Clock
LOAD=48MHz with 6MHz Input
// The following the initial registers dated on 18/Dec/07
REG= 0x301A, 0x10D0 	// RESET_REGISTER
REG= 0x0008, 0x0150 	// DATA_PEDESTAL
REG= 0x301A, 0x10D8 	// RESET_REGISTER
REG= 0x316C, 0xB468 	// Reserved
REG= 0x3044, 0x0594 	// Reserved 
BITFIELD=0x3080,0x0080,1	//Only Bit7 
REG= 0x308E, 0xD66A 	// Reserved
REG= 0x3098, 0xECA4 	// Reserved
REG= 0x309A, 0xA5A4 	// Reserved
REG= 0x309C, 0x9900 	// Reserved 
REG= 0x30B2, 0xC000 	// Reserved
REG= 0x30E2, 0x00FF 	// Reserved
REG= 0x30E6, 0x00FF 	// Reserved
REG= 0x30EA, 0xA404 	// Reserved
REG= 0x30EE, 0xA40C 	// Reserved
REG= 0x30F2, 0xA404 	// Reserved
REG= 0x30FE, 0x705A 	// Reserved
REG= 0x3100, 0x6C5C 	// Reserved
REG= 0x3102, 0xA25A 	// Reserved
REG= 0x3106, 0x581C 	// Reserved
REG= 0x311A, 0x6E1C 	// Reserved
REG= 0x3128, 0xA402 	// Reserved
REG= 0x312A, 0xA602 	// Reserved
REG= 0x3170, 0x0814 	// Reserved
REG= 0x317A, 0x8002 	// Reserved
REG= 0x317C, 0x8002 	// Reserved
REG= 0x31C0, 0x00FF 	// Reserved
REG= 0x31C8, 0xA608 	// Reserved
REG= 0x31CA, 0x00FF 	// Reserved
REG= 0x31CC, 0x00FF 	// Reserved
REG= 0x31CE, 0xA502 	// Reserved
REG= 0x31D0, 0x00FF 	// Reserved
REG= 0x3088, 0x60F8 	// Reserved
REG= 0x301A, 0x10DC 	// RESET_REGISTER - enable Streaming

//initial Gain and Integration
REG=0x202, 0x01B5	//COARSE_INTEGRATION_TIME
REG= 0x3028, 0x0008 	// ANALOGUE_GAIN_CODE_GLOBAL_
REG= 0x302A, 0x0008 	// ANALOGUE_GAIN_CODE_GREENR_
REG= 0x302C, 0x000C 	// ANALOGUE_GAIN_CODE_RED_
REG= 0x302E, 0x0008 	// ANALOGUE_GAIN_CODE_BLUE_
REG= 0x3030, 0x0008 	// ANALOGUE_GAIN_CODE_GREENB_

LOAD = VGA 30FPS 9M skip2x bin2x unscaled w/ 96MHz Clock

[Streaming ON]
REG=0x0100, 1          // stream on
DELAY=1

[Streaming OFF]
REG=0x0100, 0          // stream off
DELAY=1

////////////////////////////////////////////////////////////
[9M Max 9.9fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3495	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2623	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,1 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,1 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
BITFIELD=0x3040,0x200,0	// unset Low Power Mode

//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 3488	// X_OUTPUT_SIZE
REG=0x034E, 2616	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 7006	// LINE_LENGTH_PCK
REG=0x0340, 2759	// FRAME_LENGTH_LINES
//REG=0x3010, 568		// FINE_CORRECTION
REG=0x3010, 256		// FINE_CORRECTION Changed
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Enabled
BITFIELD=0x3044,0x0004,1	//RESERVED
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[Half VGA skip2x-x skip2x-y bin2x scaled 60FPS 9M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
// Normal power mode 

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2617	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,15 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 328	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
//Sync Settings and Restart Frame
//BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[Half VGA 30FPS skip2x-x skip2x-y bin2x unscaled 9M w/ 48MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= Set Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2617	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,15 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 328	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
//Sync Settings and Restart Frame
//BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[8M Max 11.2fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,1 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,1 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 3282	// X_OUTPUT_SIZE
REG=0x034E, 2458	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 6594	// LINE_LENGTH_PCK
REG=0x0340, 2601	// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Enabled
BITFIELD=0x3044,0x0004,1	//RESERVED
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[Fill_Flash_Skip16 @ 299.7FPS w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2601	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,31 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 164	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 2636	// LINE_LENGTH_PCK
REG=0x0340, 243		// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling 
BITFIELD=0x3044,0x0004,1	//RESERVED
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[Fill_Flash_Skip32 @ 323.7FPS w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2569	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,63 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 82	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 2636	// LINE_LENGTH_PCK
REG=0x0340, 225		// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling 
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer //Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA 30FPS 9M skip2x bin2x unscaled w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2617	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 654	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4890	// LINE_LENGTH_PCK
REG=0x0340, 1310		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 500		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
REG=0x0202, 1309		// COARSE_INTEGRATION_TIME
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA skip2x bin2x scaled 30FPS 9M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2617	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 21		// M_SCALE
REG=0x034C, 640	// X_OUTPUT_SIZE
REG=0x034E, 480	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4890	// LINE_LENGTH_PCK
REG=0x0340, 1310		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 500		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
REG=0x0202, 1309		// COARSE_INTEGRATION_TIME
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA skip2x bin2x unscaled 60FPS 8M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
//BITFIELD=0x3040,0x00E0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
//BITFIELD=0x3040,0x001C,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 822	// X_OUTPUT_SIZE
REG=0x034E, 616	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA skip2x bin2x scaled 60FPS 8M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
//BITFIELD=0x3040,0x00E0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
//BITFIELD=0x3040,0x001C,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20		// M_SCALE
REG=0x034C, 640	// X_OUTPUT_SIZE
REG=0x034E, 480	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA 30FPS skip2x bin2x unscaled 8M w/ 48MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= Set Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
//BITFIELD=0x3040,0x00E0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
//BITFIELD=0x3040,0x001C,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 822	// X_OUTPUT_SIZE
REG=0x034E, 616	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA skip2x bin2x scaled 30FPS 8M w/ 48MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= Set Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
//BITFIELD=0x3040,0x00E0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
//BITFIELD=0x3040,0x001C,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20		// M_SCALE
REG=0x034C, 640	// X_OUTPUT_SIZE
REG=0x034E, 480	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 640		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA skip4x unscaled 99FPS 9M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2617	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 872	// X_OUTPUT_SIZE
REG=0x034E, 654	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 2636	// LINE_LENGTH_PCK
REG=0x0340, 733		// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA 100FPS skip4x unscaled 8M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 20   	// X_ADDR_START
REG=0x0348, 3477	// X_ADDR_END
REG=0x0346, 16    	// Y_ADDR_START
REG=0x034A, 2609	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 866	// X_OUTPUT_SIZE
REG=0x034E, 650	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 2630	// LINE_LENGTH_PCK
REG=0x0340, 729		// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 0		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling Disabled
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[XVGA bin2x unscaled 8M w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 112   	// X_ADDR_START
REG=0x0348, 3393	// X_ADDR_END
REG=0x0346, 88    	// Y_ADDR_START
REG=0x034A, 2545	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,3 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,3 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 1642	// X_OUTPUT_SIZE
REG=0x034E, 1230	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4788	// LINE_LENGTH_PCK
REG=0x0340, 1338		// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 56		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,0	//Column Double Sampling
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[720P unscaled w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement

//ARRAY READOUT SETTINGS
REG=0x0344, 8   	// X_ADDR_START
REG=0x0348, 3489	// X_ADDR_END
REG=0x0346, 336    	// Y_ADDR_START
REG=0x034A, 2293	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,3 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,3 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 1742	// X_OUTPUT_SIZE
REG=0x034E, 980	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4890	// LINE_LENGTH_PCK
REG=0x0340, 1310	// FRAME_LENGTH_LINES
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
REG=0x3018, 500		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[1080P unscaled w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD

LOAD= UnSet Low Power mode
LOAD= Set Dynamic Power mode
LOAD= Frame Rate Improvement


//ARRAY READOUT SETTINGS
REG=0x0344, 632   	// X_ADDR_START
REG=0x0348, 2871	// X_ADDR_END
REG=0x0346, 682    	// Y_ADDR_START
REG=0x034A, 1941	// Y_ADDR_END
BITFIELD=0x3040,0x01C0,1 // X_ODD_INCREMENT
BITFIELD=0x3040,0x003F,1 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 2240	// X_OUTPUT_SIZE
REG=0x034E, 1260	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4514	// LINE_LENGTH_PCK
REG=0x0340, 1419	// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
REG=0x3018, 1034		// EXTRA_DELAY
BITFIELD=0x30D4,0x2000,1	//Column Double Sampling
BITFIELD=0x3044,0x0004,1	//RESERVED
// the following 5 lines are OPTIONAL set the values by the customer
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////

[Set Low Power mode]
BITFIELD=0x3040,0x0200,1//Enable Low Power Mode
BITFIELD=0x3174,0x003F,14//Reserved
BITFIELD=0x3174,0x3F00,14//Reserved
BITFIELD=0x3176,0x003F,14//Reserved
BITFIELD=0x3176,0x3F00,14//Reserved
BITFIELD=0x3178,0x003F,14//Reserved
BITFIELD=0x3178,0x3F00,14//Reserved
[Set Dynamic Power mode]
//Dynamic Power Mode - ON
BITFIELD=0x308E,0x0040,1//Reserved
BITFIELD=0x308E,0x4000,1//Reserved
BITFIELD=0x308E,0x8000,1//Reserved
BITFIELD=0x3170,0x0400,0//Reserved
BITFIELD=0x3170,0x003F,15//Reserved
[UnSet Low Power mode]
BITFIELD=0x3040,0x0200,0//diable Low Power Mode
BITFIELD=0x3174,0x003F,18//Reserved
BITFIELD=0x3174,0x3F00,18//Reserved
BITFIELD=0x3176,0x003F,18//Reserved
BITFIELD=0x3176,0x3F00,18//Reserved
BITFIELD=0x3178,0x003F,18//Reserved
BITFIELD=0x3178,0x3F00,18//Reserved
[UnSet Dynamic Power mode]
//Dynamic Power Mode - OFF
BITFIELD=0x308E,0x0040,0//Reserved
BITFIELD=0x308E,0x4000,0//Reserved
BITFIELD=0x308E,0x8000,0//Reserved
BITFIELD=0x3170,0x0400,1//Reserved
BITFIELD=0x3170,0x003F,38//Reserved



////////////////////////////////////////////////////////////

[Frame Rate Improvement]   // Reserved Register
REG=0x30E0, 0x9A02	// 
REG=0x3126, 0x00FF 	// 
REG=0x31C6, 0x00FF	// 
REG=0x31C8, 0x9A08 	// 
REG=0x31CA, 0x00FF 	// 
REG=0x31C2, 0x00FF 	// 
REG=0x31C4, 0x00FF 	// 
REG=0x30F2, 0x9804 	// 
REG=0x3128, 0x9802 	// 
REG=0x31C0, 0x00FF 	//
REG=0x3114, 0x00FF 	// 
REG=0x30F4, 0x00FF 	// 
REG=0x30EA, 0x9804 	// 
REG=0x31CE, 0x9902 	// 
REG=0x30EE, 0x990C 	// 
REG=0x3106, 0x4C16 	// 
REG=0x31CC, 0x00FF 	// 
REG=0x30FE, 0x644E 	// 
REG=0x311A, 0x6050 	// 
REG=0x3100, 0x6153 	// 
REG=0x30E2, 0x00FF 	// 
REG=0x31D0, 0x00FF 	// 
REG=0x30E6, 0x00FF 	// 
REG=0x3102, 0x964E 	// 
REG=0x310A, 0x9802 	// 
REG=0x310C, 0x9802 	// 
REG=0x310E, 0x9814 	// 
REG=0x3110, 0xA802 	// 
REG=0x3112, 0x00FF 	// 
REG=0x312A, 0x9A02 	// 
BITFIELD=0x3170,0x003F, 0X14	//
BITFIELD=0x312C,0x00FF, 0X9C	//
BITFIELD=0x312E,0x00FF, 0XAA	//


////////////////////////////////////////////////////////////

[CCM D65]
STATE=Color Correction, 1	
STATE=White Balance, 3	
STATE=WB Custom, 2.152 -1.637 0.509 -0.975 2.855 -0.758 -0.402 -0.703 2.104
STATE=WB Speed, 30 

[CCM D50]
STATE=Color Correction, 1	
STATE=White Balance, 3	
STATE=WB Custom, 1.597 -0.941 0.372 -1.307 2.627 -0.221 -0.93 -1.839 3.769
STATE=WB Speed, 30 

[CCM 3000K]
STATE=Color Correction, 1	
STATE=White Balance, 3	
STATE=WB Custom, 1.931 -1.625 0.821 -1.203 2.794 -0.349 -0.832 -2.599 4.431
STATE=WB Speed, 30 

[Color Processing ON]
REG= 0x302A, 0x0008 	// ANALOGUE_GAIN_CODE_GREENR_
REG= 0x302C, 0x000C 	// ANALOGUE_GAIN_CODE_RED_
REG= 0x302E, 0x0008 	// ANALOGUE_GAIN_CODE_BLUE_
REG= 0x3030, 0x0008 	// ANALOGUE_GAIN_CODE_GREENB_
REG=0x20E, 0x0100      // DIGITAL_GAIN_GREENR
REG=0x210, 0x0100      // DIGITAL_GAIN_RED
REG=0x212, 0x0100      // DIGITAL_GAIN_BLUE
REG=0x214, 0x0100      // DIGITAL_GAIN_GREENB
STATE=Auto Exposure,                    1
STATE=True Black Enable,                1
STATE=Defect Enable,                    1
STATE=Aperture Enable,                  1
STATE=Color Correction,                 1
STATE=White Balance,                    1
STATE=Noise Removal,                    4
STATE=WB Speed, 30 

[Color Processing OFF]
STATE=Auto Exposure,                    0
STATE=True Black Enable,                0
STATE=Defect Enable,                    0
STATE=Defect Auto Defect Correction,    0
STATE=Aperture Enable,                  0
STATE=Color Correction,                 0
STATE=White Balance,                    0
STATE=Noise Removal,                    0

[96MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 128		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[48MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 64		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[24MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 32		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[12MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 16		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[24MHz with 6MHz Input - Run internal clock at 48MHz]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 64		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,2 // row_speed[10:8] (op_speed)

[Viewfinder ON]
LOAD = VGA 30FPS 9M skip2x bin2x unscaled w/ 96MHz Clock

[Viewfinder OFF]
LOAD = 9M Max 9.9fps w/ 96MHz Clock

[Lens Correction for D65 light - Sept 19th 2007]
REG= 0x360A, 0x0150 	// P_RD_P0Q0
REG= 0x360C, 0xD448 	// P_RD_P0Q1
REG= 0x360E, 0x69AE 	// P_RD_P0Q2
REG= 0x3610, 0x6CEB 	// P_RD_P0Q3
REG= 0x3612, 0x486B 	// P_RD_P0Q4
REG= 0x364A, 0x9B4B 	// P_RD_P1Q0
REG= 0x364C, 0x0C0B 	// P_RD_P1Q1
REG= 0x364E, 0xA3ED 	// P_RD_P1Q2
REG= 0x3650, 0x89AB 	// P_RD_P1Q3
REG= 0x3652, 0xB62B 	// P_RD_P1Q4
REG= 0x368A, 0x0A6E 	// P_RD_P2Q0
REG= 0x368C, 0x036B 	// P_RD_P2Q1
REG= 0x368E, 0x13AD 	// P_RD_P2Q2
REG= 0x3690, 0x8A6D 	// P_RD_P2Q3
REG= 0x3692, 0x33AF 	// P_RD_P2Q4
REG= 0x36CA, 0x0966 	// P_RD_P3Q0
REG= 0x36CC, 0xDACC 	// P_RD_P3Q1
REG= 0x36CE, 0x2AEB 	// P_RD_P3Q2
REG= 0x36D0, 0x442F 	// P_RD_P3Q3
REG= 0x36D2, 0xC910 	// P_RD_P3Q4
REG= 0x370A, 0x034A 	// P_RD_P4Q0
REG= 0x370C, 0x1D2C 	// P_RD_P4Q1
REG= 0x370E, 0x25EB 	// P_RD_P4Q2
REG= 0x3710, 0xBAEF 	// P_RD_P4Q3
REG= 0x3712, 0x1730 	// P_RD_P4Q4
REG= 0x3600, 0x0610 	// P_GR_P0Q0
REG= 0x3602, 0xDB28 	// P_GR_P0Q1
REG= 0x3604, 0x51EE 	// P_GR_P0Q2
REG= 0x3606, 0x1B8A 	// P_GR_P0Q3
REG= 0x3608, 0x45EC 	// P_GR_P0Q4
REG= 0x3640, 0x53EB 	// P_GR_P1Q0
REG= 0x3642, 0x0AED 	// P_GR_P1Q1
REG= 0x3644, 0xD6CE 	// P_GR_P1Q2
REG= 0x3646, 0xCFAC 	// P_GR_P1Q3
REG= 0x3648, 0x4F89 	// P_GR_P1Q4
REG= 0x3680, 0x24EE 	// P_GR_P2Q0
REG= 0x3682, 0xDEAC 	// P_GR_P2Q1
REG= 0x3684, 0x132E 	// P_GR_P2Q2
REG= 0x3686, 0x5E8B 	// P_GR_P2Q3
REG= 0x3688, 0x0DCF 	// P_GR_P2Q4
REG= 0x36C0, 0x88EF 	// P_GR_P3Q0
REG= 0x36C2, 0xAC0C 	// P_GR_P3Q1
REG= 0x36C4, 0x7CAE 	// P_GR_P3Q2
REG= 0x36C6, 0x612D 	// P_GR_P3Q3
REG= 0x36C8, 0xEECF 	// P_GR_P3Q4
REG= 0x3700, 0x572E 	// P_GR_P4Q0
REG= 0x3702, 0x1B4B 	// P_GR_P4Q1
REG= 0x3704, 0xB12D 	// P_GR_P4Q2
REG= 0x3706, 0xDA0D 	// P_GR_P4Q3
REG= 0x3708, 0x098F 	// P_GR_P4Q4
REG= 0x3614, 0x00B0 	// P_BL_P0Q0
REG= 0x3616, 0xDF28 	// P_BL_P0Q1
REG= 0x3618, 0x62CE 	// P_BL_P0Q2
REG= 0x361A, 0x412B 	// P_BL_P0Q3
REG= 0x361C, 0x004D 	// P_BL_P0Q4
REG= 0x3654, 0xCCE9 	// P_BL_P1Q0
REG= 0x3656, 0x15CD 	// P_BL_P1Q1
REG= 0x3658, 0xF8EE 	// P_BL_P1Q2
REG= 0x365A, 0xA16E 	// P_BL_P1Q3
REG= 0x365C, 0x3F6E 	// P_BL_P1Q4
REG= 0x3694, 0x4C0E 	// P_BL_P2Q0
REG= 0x3696, 0x458C 	// P_BL_P2Q1
REG= 0x3698, 0xE26C 	// P_BL_P2Q2
REG= 0x369A, 0xB0EB 	// P_BL_P2Q3
REG= 0x369C, 0x186F 	// P_BL_P2Q4
REG= 0x36D4, 0x9B0F 	// P_BL_P3Q0
REG= 0x36D6, 0xD1AF 	// P_BL_P3Q1
REG= 0x36D8, 0x0FD1 	// P_BL_P3Q2
REG= 0x36DA, 0x5D50 	// P_BL_P3Q3
REG= 0x36DC, 0xC931 	// P_BL_P3Q4
REG= 0x3714, 0x06EF 	// P_BL_P4Q0
REG= 0x3716, 0x1CEF 	// P_BL_P4Q1
REG= 0x3718, 0xC5D0 	// P_BL_P4Q2
REG= 0x371A, 0xB410 	// P_BL_P4Q3
REG= 0x371C, 0x13F1 	// P_BL_P4Q4
REG= 0x361E, 0x0170 	// P_GB_P0Q0
REG= 0x3620, 0xD087 	// P_GB_P0Q1
REG= 0x3622, 0x3ECE 	// P_GB_P0Q2
REG= 0x3624, 0x5109 	// P_GB_P0Q3
REG= 0x3626, 0x3FCC 	// P_GB_P0Q4
REG= 0x365E, 0x31AC 	// P_GB_P1Q0
REG= 0x3660, 0x71CC 	// P_GB_P1Q1
REG= 0x3662, 0xC48E 	// P_GB_P1Q2
REG= 0x3664, 0xEFEB 	// P_GB_P1Q3
REG= 0x3666, 0x83CB 	// P_GB_P1Q4
REG= 0x369E, 0x7AED 	// P_GB_P2Q0
REG= 0x36A0, 0xEAEC 	// P_GB_P2Q1
REG= 0x36A2, 0x1F2E 	// P_GB_P2Q2
REG= 0x36A4, 0x47E9 	// P_GB_P2Q3
REG= 0x36A6, 0x050F 	// P_GB_P2Q4
REG= 0x36DE, 0x892F 	// P_GB_P3Q0
REG= 0x36E0, 0x580A 	// P_GB_P3Q1
REG= 0x36E2, 0x352D 	// P_GB_P3Q2
REG= 0x36E4, 0x0C2B 	// P_GB_P3Q3
REG= 0x36E6, 0x83CF 	// P_GB_P3Q4
REG= 0x371E, 0x5C2E 	// P_GB_P4Q0
REG= 0x3720, 0xE28B 	// P_GB_P4Q1
REG= 0x3722, 0x3BEC 	// P_GB_P4Q2
REG= 0x3724, 0xA92A 	// P_GB_P4Q3
REG= 0x3726, 0x444D 	// P_GB_P4Q4
REG= 0x3782, 0x060C 	// POLY_ORIGIN_C
REG= 0x3784, 0x0290 	// POLY_ORIGIN_R
REG= 0x3782, 0x060C 	// POLY_ORIGIN_C
REG= 0x3784, 0x0290 	// POLY_ORIGIN_R
REG= 0x3782, 0x060C 	// POLY_ORIGIN_C
REG= 0x3784, 0x0290 	// POLY_ORIGIN_R
REG= 0x3780, 0x8000 	// POLY_SC_ENABLE

[Lens Shading Correction Off]
BITFIELD=0x3780,0x8000,0

[SMIA Encoding ON]
BITFIELD=0x3064,0x0100,1

[SMIA Encoding OFF]
BITFIELD=0x3064,0x0100,0

