
*** Running vivado
    with args -log design_12_2_cg_fpga_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_12_2_cg_fpga_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 15 15:22:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_12_2_cg_fpga_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_12_2_cg_fpga_0_0
Command: synth_design -top design_12_2_cg_fpga_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.867 ; gain = 466.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:155]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:157]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:158]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:160]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:161]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:163]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:164]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:166]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:167]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:169]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:170]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/synth/cg_fpga_xbar_0.v:172]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_1/synth/cg_fpga_xbar_1.v:152]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_1/synth/cg_fpga_xbar_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'design_12_2_cg_fpga_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/synth/design_12_2_cg_fpga_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cg_fpga' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:12]
INFO: [Synth 8-6157] synthesizing module 'cg_fpga_axi_mem_intercon_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1022]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_V73XI6' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:2793]
INFO: [Synth 8-6157] synthesizing module 'cg_fpga_auto_pc_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_0/synth/cg_fpga_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_r_axi3_conv' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_r_axi3_conv' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'cg_fpga_auto_pc_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_0/synth/cg_fpga_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_V73XI6' (0#1) [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:2793]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1WMAV9E' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:4115]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1WMAV9E' (0#1) [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:4115]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_VBV3B5' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:4524]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_VBV3B5' (0#1) [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:4524]
INFO: [Synth 8-6157] synthesizing module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_1/synth/cg_fpga_xbar_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_crossbar' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_splitter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_splitter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_router' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_router' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_crossbar' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'cg_fpga_xbar_1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_1/synth/cg_fpga_xbar_1.v:53]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1585]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1602]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1603]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1605]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'cg_fpga_xbar_1' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1606]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'cg_fpga_xbar_1' is unconnected for instance 'xbar' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1535]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'cg_fpga_xbar_1' is unconnected for instance 'xbar' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1535]
WARNING: [Synth 8-7023] instance 'xbar' of module 'cg_fpga_xbar_1' has 78 connections declared, but only 76 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'cg_fpga_axi_mem_intercon_0' (0#1) [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:1022]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_axi_intc_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/synth/cg_fpga_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: cg_fpga_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111100001 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111100000 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:3442' bound to instance 'U0' of component 'axi_intc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/synth/cg_fpga_axi_intc_0_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'intc_core' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_axi_intc_0_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/synth/cg_fpga_axi_intc_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_axi_uartlite_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/synth/cg_fpga_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/synth/cg_fpga_axi_uartlite_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_axi_uartlite_0_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/synth/cg_fpga_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_axi_vdma_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/synth/cg_fpga_axi_vdma_0_0.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:69125' bound to instance 'U0' of component 'axi_vdma' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/synth/cg_fpga_axi_vdma_0_0.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:69564]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:16322]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:14733]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:14733]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:16322]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:39742]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:16811]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:16811]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:39742]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:40462]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:40462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:38902]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:18566]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:18566]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:20376]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:20376]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:29433]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:29433]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:38902]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:61588]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:61588]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:62798]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:62798]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63299]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63299]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:55802]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:53718]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:53718]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:55291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:55291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:55802]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58321]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:57071]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:57071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58040]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58040]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58040]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58040]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58321]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:52853]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:52853]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:13132]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:13132]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41066]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41066]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:46182]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41858]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:42065]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41858]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41307]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41307]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:46182]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41307]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41307]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:68753]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1930' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axis_dwidth_converter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:68884]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axis_dwidth_converter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1930]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_upsizer' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1185]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_upsizer' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1185]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_downsizer' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1551]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_downsizer' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1551]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axis_register_slice' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:974]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_axis2vector' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_axis2vector' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axisc_register_slice' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:387]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axisc_register_slice' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:387]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_vector2axis' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:225]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_vector2axis' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:225]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axis_register_slice' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:974]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axis_register_slice__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:974]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_axis2vector__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_axis2vector__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axisc_register_slice__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:387]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axisc_register_slice__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:387]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_vector2axis__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:225]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_infrastructure_v1_0_util_vector2axis__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:225]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_register_slice_v1_0_axis_register_slice__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:974]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axis_dwidth_converter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v:1930]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:68753]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:38902]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:18566]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:18566]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:20376]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:20376]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:29433]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:29433]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:38902]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:61588]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:61588]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:62798]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:62798]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58321]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:58321]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:63909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:52853]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:52853]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:49047]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41858]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:42065]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:41858]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:49047]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:9442]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:20100]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:20100]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:25599]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:25599]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:46818]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:44930]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:43987]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:42429]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:42429]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:43987]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:44675]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:44675]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:44930]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:46818]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:28292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:23290]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:23290]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized7' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:23290]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:23290]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:28292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:69564]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_axi_vdma_0_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/synth/cg_fpga_axi_vdma_0_0.vhd:131]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tuser' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'cg_fpga_axi_vdma_0_0' is unconnected for instance 'cg_axi_vdma_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
WARNING: [Synth 8-7023] instance 'cg_axi_vdma_0' of module 'cg_fpga_axi_vdma_0_0' has 67 connections declared, but only 60 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:528]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_cg_fpga_axi_gpio_o1_1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/synth/cg_fpga_cg_fpga_axi_gpio_o1_1.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/synth/cg_fpga_cg_fpga_axi_gpio_o1_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:837]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_cg_fpga_axi_gpio_o1_1' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/synth/cg_fpga_cg_fpga_axi_gpio_o1_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_cg_fpga_axi_gpio_i1_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/synth/cg_fpga_cg_fpga_axi_gpio_i1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/synth/cg_fpga_cg_fpga_axi_gpio_i1_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_cg_fpga_axi_gpio_i1_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/synth/cg_fpga_cg_fpga_axi_gpio_i1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_axi_gpio_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/synth/cg_fpga_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/synth/cg_fpga_axi_gpio_0_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_axi_gpio_0_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/synth/cg_fpga_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_cg_fpga_axi_gpio_o1_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/synth/cg_fpga_cg_fpga_axi_gpio_o1_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/synth/cg_fpga_cg_fpga_axi_gpio_o1_0.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_cg_fpga_axi_gpio_o1_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/synth/cg_fpga_cg_fpga_axi_gpio_o1_0.vhd:85]
WARNING: [Synth 8-7071] port 'gpio2_io_o' of module 'cg_fpga_cg_fpga_axi_gpio_o1_0' is unconnected for instance 'cg_fpga_axi_gpio_o2' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:657]
WARNING: [Synth 8-7023] instance 'cg_fpga_axi_gpio_o2' of module 'cg_fpga_cg_fpga_axi_gpio_o1_0' has 21 connections declared, but only 20 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:657]
INFO: [Synth 8-6157] synthesizing module 'cg_fpga_processing_system7_0_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:476]
INFO: [Synth 8-6155] done synthesizing module 'cg_fpga_processing_system7_0_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/synth/cg_fpga_processing_system7_0_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'cg_fpga_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'cg_fpga_processing_system7_0_0' has 111 connections declared, but only 105 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:678]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-226] default block is never used [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'SI_REG' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'MI_REG' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'cg_fpga_xbar_0' is unconnected for instance 'xbar' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:2752]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'cg_fpga_xbar_0' is unconnected for instance 'xbar' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:2752]
WARNING: [Synth 8-7023] instance 'xbar' of module 'cg_fpga_xbar_0' has 40 connections declared, but only 38 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:2752]
INFO: [Synth 8-638] synthesizing module 'cg_fpga_rst_ps7_0_50M_0' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/synth/cg_fpga_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/synth/cg_fpga_rst_ps7_0_50M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'cg_fpga_rst_ps7_0_50M_0' (0#1) [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/synth/cg_fpga_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'cg_fpga_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_100M' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:959]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'cg_fpga_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_100M' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:959]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cg_fpga_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_100M' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:959]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cg_fpga_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_100M' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:959]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'cg_fpga_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:959]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:107]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:107]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:107]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:107]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:107]
WARNING: [Synth 8-7071] port 'fid' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_active_video' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_hblank' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_vsync' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_hsync' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'overflow' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7071] port 'underflow' of module 'cg_fpga_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'cg_fpga_v_vid_in_axi4s_0_0' has 28 connections declared, but only 19 given [e:/lab12_/design_12_2/ipshared/1d03/src/cg_fpga.v:966]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:852]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:636]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd:2674]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_SLAVE.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:60274]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:64358]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:64359]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:64439]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:47234]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:47274]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:59569]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:64095]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:64111]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:49184]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:8000]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:8311]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12752]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12753]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12820]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12821]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:12991]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:13159]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:26242]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:26446]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:26902]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:27447]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:27946]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:28039]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:28040]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:47317]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:29179]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:16881]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd:16886]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:72497]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:72515]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:72527]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:72556]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd:72585]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v5_0_5 does not have driver. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:2014]
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1609.176 ; gain = 955.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1609.176 ; gain = 955.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1609.176 ; gain = 955.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1609.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc] for cell 'inst/processing_system7_0/inst'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc] for cell 'inst/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc] for cell 'inst/cg_axi_vdma_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc] for cell 'inst/cg_axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'inst/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'inst/rst_ps7_0_100M/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc] for cell 'inst/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc] for cell 'inst/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0.xdc] for cell 'inst/cg_axi_intc_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0.xdc] for cell 'inst/cg_axi_intc_0/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0_board.xdc] for cell 'inst/cg_axi_uartlite_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0_board.xdc] for cell 'inst/cg_axi_uartlite_0/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0.xdc] for cell 'inst/cg_axi_uartlite_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0.xdc] for cell 'inst/cg_axi_uartlite_0/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_i2/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_i2/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0.xdc] for cell 'inst/cg_fpga_axi_gpio_i2/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0.xdc] for cell 'inst/cg_fpga_axi_gpio_i2/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1_board.xdc] for cell 'inst/cg_fpga_axi_gpio_i1/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1_board.xdc] for cell 'inst/cg_fpga_axi_gpio_i1/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1.xdc] for cell 'inst/cg_fpga_axi_gpio_i1/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1.xdc] for cell 'inst/cg_fpga_axi_gpio_i1/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_o2/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_o2/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0.xdc] for cell 'inst/cg_fpga_axi_gpio_o2/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0.xdc] for cell 'inst/cg_fpga_axi_gpio_o2/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_o1/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0_board.xdc] for cell 'inst/cg_fpga_axi_gpio_o1/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0.xdc] for cell 'inst/cg_fpga_axi_gpio_o1/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0.xdc] for cell 'inst/cg_fpga_axi_gpio_o1/U0'
Parsing XDC File [E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0_clocks.xdc] for cell 'inst/cg_axi_vdma_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0_clocks.xdc] for cell 'inst/cg_axi_vdma_0/U0'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/cg_fpga_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'inst/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/cg_fpga_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'inst/v_vid_in_axi4s_0/inst'
Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0_clocks.xdc] for cell 'inst/cg_axi_intc_0/U0'
Finished Parsing XDC File [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0_clocks.xdc] for cell 'inst/cg_axi_intc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_12_2_cg_fpga_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1683.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1813 instances were transformed.
  FDR => FDRE: 1812 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1684.371 ; gain = 0.844
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.371 ; gain = 1030.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.371 ; gain = 1030.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_ooc.xdc, line 9).
Applied set_property keep_hierarchy = soft for inst/processing_system7_0/inst. (constraint file  e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_ooc.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_o1/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 80).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_o2/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_i1/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_i2/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 108).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_uartlite_0/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 116).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_intc_0/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 124).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rst_ps7_0_100M/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 132).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 140).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 145).
Applied set_property KEEP_HIERARCHY = SOFT for inst/processing_system7_0/inst. (constraint file  E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/dont_touch.xdc, line 153).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_val_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_val_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconcat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconcat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconcat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_o2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_fpga_axi_gpio_o1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.371 ; gain = 1030.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_34_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_downsizer'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              010
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_21_axis_dwidth_converter_v1_0_axisc_downsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.371 ; gain = 1030.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 8     
	   4 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   4 Input   10 Bit       Adders := 11    
	   3 Input   10 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 17    
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 7     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 22    
	   3 Input    5 Bit       Adders := 7     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 24    
	   3 Input    4 Bit       Adders := 5     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 11    
	   3 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 14    
	   4 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 149   
+---Registers : 
	               96 Bit    Registers := 1     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 6     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 77    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 10    
	               16 Bit    Registers := 29    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 86    
	                1 Bit    Registers := 1365  
+---RAMs : 
	              27K Bit	(1024 X 27 bit)          RAMs := 1     
	              18K Bit	(512 X 37 bit)          RAMs := 1     
	              17K Bit	(512 X 34 bit)          RAMs := 1     
	               9K Bit	(128 X 74 bit)          RAMs := 1     
	               8K Bit	(128 X 67 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   72 Bit        Muxes := 5     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 41    
	   3 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 15    
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 8     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 36    
	   8 Input    8 Bit        Muxes := 7     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 45    
	   5 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 70    
	   4 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 46    
	   6 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 294   
	   4 Input    2 Bit        Muxes := 62    
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 570   
	   4 Input    1 Bit        Muxes := 33    
	   6 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/lab12_/design_12_2/ip/design_12_2_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 67 bits, new ram width 66 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_reg_if.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1684.371 ; gain = 1030.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 37(READ_FIRST)   | W |   | 512 x 37(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|inst/v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                               | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                         | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\axi_mem_intercon/m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/processing_system7_0/FCLK_CLK0' to pin 'inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1746.109 ; gain = 1091.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 1781.395 ; gain = 1127.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/cg_axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 37(READ_FIRST)   | W |   | 512 x 37(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|inst/v_vid_in_axi4s_0/inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                                                               | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                         | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\axi_mem_intercon/m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 1806.695 ; gain = 1152.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1987.582 ; gain = 1333.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1987.582 ; gain = 1333.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1987.582 ; gain = 1333.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1987.582 ; gain = 1333.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2005.414 ; gain = 1351.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2005.414 ; gain = 1351.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                              | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_vdma     | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|axi_vdma     | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 68     | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[5]  | 23     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   128|
|4     |LUT1     |   407|
|5     |LUT2     |   881|
|6     |LUT3     |  1012|
|7     |LUT4     |   840|
|8     |LUT5     |  1167|
|9     |LUT6     |  1066|
|10    |MUXF7    |     1|
|11    |PS7      |     1|
|12    |RAM32M   |     3|
|13    |RAMB18E1 |     2|
|15    |RAMB36E1 |     4|
|18    |SRL16    |     1|
|19    |SRL16E   |   308|
|20    |SRLC32E  |    50|
|21    |FDCE     |    69|
|22    |FDPE     |    33|
|23    |FDR      |   488|
|24    |FDRE     |  6115|
|25    |FDSE     |   336|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2005.414 ; gain = 1351.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3182 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2005.414 ; gain = 1276.105
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2005.414 ; gain = 1351.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2010.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2018.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 492 instances were transformed.
  FDR => FDRE: 488 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 4075650b
INFO: [Common 17-83] Releasing license: Synthesis
964 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 2018.199 ; gain = 1615.359
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2018.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/design_12_2_cg_fpga_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_12_2_cg_fpga_0_0, cache-ID = f08bdc19c64ae29f
INFO: [Coretcl 2-1174] Renamed 439 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2018.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lab12_/design_12_2_cg_fpga_0_0_synth_1/design_12_2_cg_fpga_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_12_2_cg_fpga_0_0_utilization_synth.rpt -pb design_12_2_cg_fpga_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 15:24:07 2025...
