digraph "CFG for '_Z27outerProductSmartBruteForcePfS_i' function" {
	label="CFG for '_Z27outerProductSmartBruteForcePfS_i' function";

	Node0x45514f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = icmp sge i32 %20, %2\l  %22 = icmp sge i32 %12, %2\l  %23 = select i1 %21, i1 true, i1 %22\l  %24 = icmp sgt i32 %20, %12\l  %25 = select i1 %23, i1 true, i1 %24\l  br i1 %25, label %44, label %26\l|{<s0>T|<s1>F}}"];
	Node0x45514f0:s0 -> Node0x4555120;
	Node0x45514f0:s1 -> Node0x45551b0;
	Node0x45551b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %20, %2\l  %28 = add nsw i32 %27, %12\l  %29 = add nsw i32 %20, 1\l  %30 = mul nsw i32 %29, %20\l  %31 = sdiv i32 %30, -2\l  %32 = add i32 %28, %31\l  %33 = sext i32 %20 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = sext i32 %12 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fmul contract float %35, %38\l  %40 = sext i32 %32 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %43 = fadd contract float %42, %39\l  store float %43, float addrspace(1)* %41, align 4, !tbaa !7\l  br label %44\l}"];
	Node0x45551b0 -> Node0x4555120;
	Node0x4555120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
