// Seed: 2545803652
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    output wire id_4,
    output supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13 = id_0 + 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  assign id_2 = id_1 ? 1 : 1 == id_0;
  module_0(
      id_1, id_2, id_3, id_1, id_2, id_3, id_1, id_1, id_2
  );
endmodule
