vendor_name = ModelSim
source_file = 1, C:/Users/Brandon/Desktop/Taller1/software/led/mem_init/meminit.qip
source_file = 1, C:/Users/Brandon/Desktop/Taller1/platform.qsys
source_file = 1, C:/Users/Brandon/Desktop/Taller1/Taller1.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/platform.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_reset_controller.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_cpu.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_cpu_cpu.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_cpu_cpu_rf_ram_a.mif
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_cpu_cpu_rf_ram_b.mif
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_leds.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_ram.hex
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_ram.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_rom.hex
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_rom.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_switch.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_irq_mapper.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1.v
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv
source_file = 1, c:/users/brandon/desktop/taller1/db/ip/platform/submodules/platform_timer_0.v
source_file = 1, e:/basura/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/basura/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/basura/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Brandon/Desktop/Taller1/db/altsyncram_msi1.tdf
source_file = 1, C:/Users/Brandon/Desktop/Taller1/db/altsyncram_r7m1.tdf
source_file = 1, C:/Users/Brandon/Desktop/Taller1/software/led/mem_init/platform_ram.hex
source_file = 1, C:/Users/Brandon/Desktop/Taller1/db/altsyncram_f7m1.tdf
source_file = 1, C:/Users/Brandon/Desktop/Taller1/software/led/mem_init/platform_rom.hex
design_name = Taller1
instance = comp, \leds[0]~output , leds[0]~output, Taller1, 1
instance = comp, \leds[1]~output , leds[1]~output, Taller1, 1
instance = comp, \leds[2]~output , leds[2]~output, Taller1, 1
instance = comp, \leds[3]~output , leds[3]~output, Taller1, 1
instance = comp, \leds[4]~output , leds[4]~output, Taller1, 1
instance = comp, \leds[5]~output , leds[5]~output, Taller1, 1
instance = comp, \leds[6]~output , leds[6]~output, Taller1, 1
instance = comp, \leds[7]~output , leds[7]~output, Taller1, 1
instance = comp, \leds[8]~output , leds[8]~output, Taller1, 1
instance = comp, \leds[9]~output , leds[9]~output, Taller1, 1
instance = comp, \clk~input , clk~input, Taller1, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Taller1, 1
instance = comp, \rst_n~input , rst_n~input, Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|altera_reset_synchronizer_int_chain[0], Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|altera_reset_synchronizer_int_chain[1], Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[2] , plat|rst_controller|altera_reset_synchronizer_int_chain[2], Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[3] , plat|rst_controller|r_sync_rst_chain[3], Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain~1 , plat|rst_controller|r_sync_rst_chain~1, Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[2] , plat|rst_controller|r_sync_rst_chain[2], Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Taller1, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Taller1, 1
instance = comp, \plat|rst_controller|always2~0 , plat|rst_controller|always2~0, Taller1, 1
instance = comp, \plat|rst_controller|r_early_rst~DUPLICATE , plat|rst_controller|r_early_rst~DUPLICATE, Taller1, 1
instance = comp, \~GND , ~GND, Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain~0 , plat|rst_controller|r_sync_rst_chain~0, Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[1] , plat|rst_controller|r_sync_rst_chain[1], Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[3] , plat|rst_controller|altera_reset_synchronizer_int_chain[3], Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Taller1, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[4] , plat|rst_controller|altera_reset_synchronizer_int_chain[4], Taller1, 1
instance = comp, \plat|rst_controller|WideOr0~0 , plat|rst_controller|WideOr0~0, Taller1, 1
instance = comp, \plat|rst_controller|r_sync_rst , plat|rst_controller|r_sync_rst, Taller1, 1
instance = comp, \plat|cpu|cpu|i_read , plat|cpu|cpu|i_read, Taller1, 1
instance = comp, \plat|cpu|cpu|i_read_nxt~0 , plat|cpu|cpu|i_read_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|i_read~DUPLICATE , plat|cpu|cpu|i_read~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder , plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE , plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1, Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0], Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1], Taller1, 1
instance = comp, \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 , plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0, Taller1, 1
instance = comp, \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted , plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted, Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0, Taller1, 1
instance = comp, \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0], Taller1, 1
instance = comp, \plat|cpu|cpu|F_valid~0 , plat|cpu|cpu|F_valid~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[5] , plat|cpu|cpu|D_iw[5], Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~45 , plat|cpu|cpu|Add0~45, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~49 , plat|cpu|cpu|Add0~49, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~1 , plat|cpu|cpu|Add0~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_jmp_direct , plat|cpu|cpu|R_ctrl_jmp_direct, Taller1, 1
instance = comp, \plat|cpu|cpu|D_valid , plat|cpu|cpu|D_valid, Taller1, 1
instance = comp, \plat|cpu|cpu|R_valid , plat|cpu|cpu|R_valid, Taller1, 1
instance = comp, \plat|cpu|cpu|E_new_inst , plat|cpu|cpu|E_new_inst, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[4]~DUPLICATE , plat|cpu|cpu|D_iw[4]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[9]~feeder , plat|cpu|cpu|E_src2[9]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[10]~feeder , plat|cpu|cpu|E_src2[10]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[3] , plat|cpu|cpu|D_iw[3], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~0 , plat|cpu|cpu|Equal0~0, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc_sel_nxt.10~1 , plat|cpu|cpu|F_pc_sel_nxt.10~1, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[1] , plat|cpu|cpu|F_pc[1], Taller1, 1
instance = comp, \plat|rom|the_altsyncram|auto_generated|ram_block1a6 , plat|rom|the_altsyncram|auto_generated|ram_block1a6, Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~11 , plat|cpu|cpu|F_iw~11, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[17] , plat|cpu|cpu|D_iw[17], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[11]~feeder , plat|cpu|cpu|E_src2[11]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~7 , plat|cpu|cpu|Equal0~7, Taller1, 1
instance = comp, \plat|rom|the_altsyncram|auto_generated|ram_block1a5 , plat|rom|the_altsyncram|auto_generated|ram_block1a5, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[12] , plat|cpu|cpu|D_iw[12], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[13] , plat|cpu|cpu|D_iw[13], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~4 , plat|cpu|cpu|D_ctrl_exception~4, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~3 , plat|cpu|cpu|D_ctrl_exception~3, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~9 , plat|cpu|cpu|Equal0~9, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~5 , plat|cpu|cpu|D_ctrl_exception~5, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~0 , plat|cpu|cpu|D_ctrl_exception~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[18]~feeder , plat|cpu|cpu|D_iw[18]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[18] , plat|cpu|cpu|D_iw[18], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_b_is_dst~0 , plat|cpu|cpu|D_ctrl_b_is_dst~0, Taller1, 1
instance = comp, \plat|rom|the_altsyncram|auto_generated|ram_block1a0 , plat|rom|the_altsyncram|auto_generated|ram_block1a0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[23] , plat|cpu|cpu|D_iw[23], Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[1]~0 , plat|cpu|cpu|D_dst_regnum[1]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[1]~1 , plat|cpu|cpu|D_dst_regnum[1]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_dst_regnum[1] , plat|cpu|cpu|R_dst_regnum[1], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~10 , plat|cpu|cpu|F_iw~10, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[19] , plat|cpu|cpu|D_iw[19], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[24] , plat|cpu|cpu|D_iw[24], Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[2]~2 , plat|cpu|cpu|D_dst_regnum[2]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[2]~3 , plat|cpu|cpu|D_dst_regnum[2]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|R_dst_regnum[2] , plat|cpu|cpu|R_dst_regnum[2], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[25] , plat|cpu|cpu|D_iw[25], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~9 , plat|cpu|cpu|F_iw~9, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[20] , plat|cpu|cpu|D_iw[20], Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[3]~4 , plat|cpu|cpu|D_dst_regnum[3]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[3]~5 , plat|cpu|cpu|D_dst_regnum[3]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|R_dst_regnum[3] , plat|cpu|cpu|R_dst_regnum[3], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[26] , plat|cpu|cpu|D_iw[26], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~12 , plat|cpu|cpu|F_iw~12, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[21] , plat|cpu|cpu|D_iw[21], Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[4]~6 , plat|cpu|cpu|D_dst_regnum[4]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[4]~7 , plat|cpu|cpu|D_dst_regnum[4]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|R_dst_regnum[4] , plat|cpu|cpu|R_dst_regnum[4], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[22] , plat|cpu|cpu|D_iw[22], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[12]~DUPLICATE , plat|cpu|cpu|D_iw[12]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~4 , plat|cpu|cpu|Equal62~4, Taller1, 1
instance = comp, \plat|cpu|cpu|D_op_rdctl , plat|cpu|cpu|D_op_rdctl, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_rd_ctl_reg , plat|cpu|cpu|R_ctrl_rd_ctl_reg, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_rot~0 , plat|cpu|cpu|D_ctrl_shift_rot~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_rot~1 , plat|cpu|cpu|D_ctrl_shift_rot~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_shift_rot , plat|cpu|cpu|R_ctrl_shift_rot, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_rot_right~0 , plat|cpu|cpu|D_ctrl_shift_rot_right~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_rot_right~1 , plat|cpu|cpu|D_ctrl_shift_rot_right~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_shift_rot_right~DUPLICATE , plat|cpu|cpu|R_ctrl_shift_rot_right~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_shift_rot_right , plat|cpu|cpu|R_ctrl_shift_rot_right, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[6] , plat|cpu|cpu|D_iw[6], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[27] , plat|cpu|cpu|D_iw[27], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[28] , plat|cpu|cpu|D_iw[28], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[29] , plat|cpu|cpu|D_iw[29], Taller1, 1
instance = comp, \plat|rom|the_altsyncram|auto_generated|ram_block1a30 , plat|rom|the_altsyncram|auto_generated|ram_block1a30, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[30]~feeder , plat|cpu|cpu|D_iw[30]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[30] , plat|cpu|cpu|D_iw[30], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[31] , plat|cpu|cpu|D_iw[31], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~5 , plat|cpu|cpu|Equal62~5, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[16] , plat|cpu|cpu|D_iw[16], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~6 , plat|cpu|cpu|Equal62~6, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~1 , plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_alu_force_xor~1 , plat|cpu|cpu|D_ctrl_alu_force_xor~1, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~5 , plat|cpu|cpu|Equal0~5, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br_nxt~1 , plat|cpu|cpu|R_ctrl_br_nxt~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br_nxt~0 , plat|cpu|cpu|R_ctrl_br_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~6 , plat|cpu|cpu|Equal0~6, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~4 , plat|cpu|cpu|Equal0~4, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~1 , plat|cpu|cpu|Equal0~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_br_cmp~0 , plat|cpu|cpu|D_ctrl_br_cmp~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_br_cmp~1 , plat|cpu|cpu|D_ctrl_br_cmp~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br_cmp , plat|cpu|cpu|R_ctrl_br_cmp, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0], Taller1, 1
instance = comp, \plat|cpu|cpu|d_read , plat|cpu|cpu|d_read, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0 , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], Taller1, 1
instance = comp, \plat|cpu|cpu|D_logic_op_raw[0]~1 , plat|cpu|cpu|D_logic_op_raw[0]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[0] , plat|cpu|cpu|D_iw[0], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_alu_subtract~2 , plat|cpu|cpu|D_ctrl_alu_subtract~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_alu_force_xor~0 , plat|cpu|cpu|D_ctrl_alu_force_xor~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_logic_op[0]~1 , plat|cpu|cpu|D_logic_op[0]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_logic_op[0] , plat|cpu|cpu|R_logic_op[0], Taller1, 1
instance = comp, \plat|cpu|cpu|D_logic_op_raw[1]~0 , plat|cpu|cpu|D_logic_op_raw[1]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_logic_op[1]~0 , plat|cpu|cpu|D_logic_op[1]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_logic_op[1]~DUPLICATE , plat|cpu|cpu|R_logic_op[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[8] , plat|cpu|cpu|D_iw[8], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_ld~0 , plat|cpu|cpu|D_ctrl_ld~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_ld , plat|cpu|cpu|R_ctrl_ld, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_logic , plat|cpu|cpu|R_ctrl_logic, Taller1, 1
instance = comp, \plat|cpu|cpu|R_logic_op[1] , plat|cpu|cpu|R_logic_op[1], Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_force_src2_zero , plat|cpu|cpu|R_ctrl_force_src2_zero, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 , plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 , plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot , plat|cpu|cpu|R_ctrl_src_imm5_shift_rot, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br_nxt~2 , plat|cpu|cpu|R_ctrl_br_nxt~2, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_use_imm~5 , plat|cpu|cpu|R_src2_use_imm~5, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_use_imm~1 , plat|cpu|cpu|R_src2_use_imm~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_use_imm~0 , plat|cpu|cpu|R_src2_use_imm~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_use_imm , plat|cpu|cpu|R_src2_use_imm, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo~0 , plat|cpu|cpu|R_src2_lo~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[7]~feeder , plat|cpu|cpu|D_iw[7]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[7] , plat|cpu|cpu|D_iw[7], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[4]~0 , plat|cpu|cpu|E_shift_rot_result_nxt[4]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[4] , plat|cpu|cpu|E_shift_rot_result[4], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[5]~1 , plat|cpu|cpu|E_shift_rot_result_nxt[5]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[9] , plat|cpu|cpu|D_iw[9], Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~5 , plat|cpu|cpu|Add0~5, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_aligning_data_nxt~1 , plat|cpu|cpu|av_ld_aligning_data_nxt~1, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_aligning_data_nxt~2 , plat|cpu|cpu|av_ld_aligning_data_nxt~2, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 , plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_align_cycle[0] , plat|cpu|cpu|av_ld_align_cycle[0], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 , plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_align_cycle[1] , plat|cpu|cpu|av_ld_align_cycle[1], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_align_cycle[0]~DUPLICATE , plat|cpu|cpu|av_ld_align_cycle[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_mem16~0 , plat|cpu|cpu|D_ctrl_mem16~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_aligning_data_nxt~0 , plat|cpu|cpu|av_ld_aligning_data_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_aligning_data_nxt~3 , plat|cpu|cpu|av_ld_aligning_data_nxt~3, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_aligning_data , plat|cpu|cpu|av_ld_aligning_data, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[7]~7 , plat|cpu|cpu|E_shift_rot_result_nxt[7]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~25 , plat|cpu|cpu|Add0~25, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~29 , plat|cpu|cpu|Add0~29, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE , plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[5]~feeder , plat|cpu|cpu|E_src2[5]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[15]~0 , plat|cpu|cpu|E_src2[15]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[5] , plat|cpu|cpu|E_src2[5], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[5]~1 , plat|cpu|cpu|E_logic_result[5]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[3] , plat|cpu|cpu|E_src1[3], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[2] , plat|cpu|cpu|E_src1[2], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_mem16~1 , plat|cpu|cpu|D_ctrl_mem16~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_mem8~0 , plat|cpu|cpu|D_ctrl_mem8~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_mem8~1 , plat|cpu|cpu|D_ctrl_mem8~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_ld~DUPLICATE , plat|cpu|cpu|R_ctrl_ld~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_ld_signed~0 , plat|cpu|cpu|D_ctrl_ld_signed~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_ld_signed , plat|cpu|cpu|R_ctrl_ld_signed, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result~1 , plat|cpu|cpu|E_alu_result~1, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[4] , plat|cpu|cpu|W_alu_result[4], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[6]~DUPLICATE , plat|cpu|cpu|W_alu_result[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[7]~7 , plat|cpu|cpu|E_logic_result[7]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[7]~8 , plat|cpu|cpu|E_alu_result[7]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[7] , plat|cpu|cpu|W_alu_result[7], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[16]~feeder , plat|cpu|cpu|d_writedata[16]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[11]~DUPLICATE , plat|cpu|cpu|E_src2[11]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~33 , plat|cpu|cpu|Add0~33, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~37 , plat|cpu|cpu|Add0~37, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~41 , plat|cpu|cpu|Add0~41, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[8]~DUPLICATE , plat|cpu|cpu|F_pc[8]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~17 , plat|cpu|cpu|Add0~17, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_sub~DUPLICATE , plat|cpu|cpu|E_alu_sub~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[6] , plat|cpu|cpu|av_ld_byte2_data[6], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[10]~12 , plat|cpu|cpu|R_src2_hi[10]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_logic~2 , plat|cpu|cpu|D_ctrl_logic~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 , plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 , plat|cpu|cpu|R_ctrl_unsigned_lo_imm16, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi~1 , plat|cpu|cpu|R_src2_hi~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[26] , plat|cpu|cpu|E_src2[26], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[14]~14 , plat|cpu|cpu|R_src2_hi[14]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[30]~DUPLICATE , plat|cpu|cpu|E_src2[30]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[15]~13 , plat|cpu|cpu|R_src2_hi[15]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[31] , plat|cpu|cpu|E_src2[31], Taller1, 1
instance = comp, \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[24]~0 , plat|cpu|cpu|E_src1[24]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[31] , plat|cpu|cpu|E_src1[31], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[31]~22 , plat|cpu|cpu|E_logic_result[31]~22, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~3 , plat|cpu|cpu|Equal62~3, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~2 , plat|cpu|cpu|Equal0~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_invert_arith_src_msb~0 , plat|cpu|cpu|E_invert_arith_src_msb~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~11 , plat|cpu|cpu|Equal0~11, Taller1, 1
instance = comp, \plat|cpu|cpu|E_invert_arith_src_msb~1 , plat|cpu|cpu|E_invert_arith_src_msb~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_invert_arith_src_msb , plat|cpu|cpu|E_invert_arith_src_msb, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~73 , plat|cpu|cpu|Add2~73, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~65 , plat|cpu|cpu|Add2~65, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[31]~29 , plat|cpu|cpu|E_alu_result[31]~29, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[31] , plat|cpu|cpu|W_alu_result[31], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[31]~27 , plat|cpu|cpu|W_rf_wr_data[31]~27, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[29] , plat|cpu|cpu|E_src1[29], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[12]~16 , plat|cpu|cpu|R_src2_hi[12]~16, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[28] , plat|cpu|cpu|E_src2[28], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[11]~11 , plat|cpu|cpu|R_src2_hi[11]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[27] , plat|cpu|cpu|E_src2[27], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[27] , plat|cpu|cpu|E_src1[27], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[25] , plat|cpu|cpu|E_src1[25], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[9]~9 , plat|cpu|cpu|R_src2_hi[9]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[25] , plat|cpu|cpu|E_src2[25], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[8]~10 , plat|cpu|cpu|R_src2_hi[8]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[24]~DUPLICATE , plat|cpu|cpu|E_src2[24]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[7]~0 , plat|cpu|cpu|R_src2_hi[7]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[23] , plat|cpu|cpu|E_src2[23], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[6]~7 , plat|cpu|cpu|R_src2_hi[6]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[22] , plat|cpu|cpu|E_src2[22], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[5]~8 , plat|cpu|cpu|R_src2_hi[5]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[21] , plat|cpu|cpu|E_src2[21], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[20] , plat|cpu|cpu|E_src1[20], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[3]~2 , plat|cpu|cpu|R_src2_hi[3]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[19] , plat|cpu|cpu|E_src2[19], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[18] , plat|cpu|cpu|E_src1[18], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[1]~5 , plat|cpu|cpu|R_src2_hi[1]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[17] , plat|cpu|cpu|E_src2[17], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[17] , plat|cpu|cpu|E_src1[17], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[0]~6 , plat|cpu|cpu|R_src2_hi[0]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[16] , plat|cpu|cpu|E_src2[16], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[16] , plat|cpu|cpu|E_src1[16], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[15] , plat|cpu|cpu|E_src1[15], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[15]~feeder , plat|cpu|cpu|E_src2[15]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[15] , plat|cpu|cpu|E_src2[15], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[14]~feeder , plat|cpu|cpu|E_src2[14]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[14] , plat|cpu|cpu|E_src2[14], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[13]~feeder , plat|cpu|cpu|E_src2[13]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[13] , plat|cpu|cpu|E_src2[13], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[12]~feeder , plat|cpu|cpu|E_src2[12]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[12] , plat|cpu|cpu|E_src2[12], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[10]~12 , plat|cpu|cpu|R_src1[10]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[10] , plat|cpu|cpu|E_src1[10], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[9]~11 , plat|cpu|cpu|R_src1[9]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[9] , plat|cpu|cpu|E_src1[9], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[8]~feeder , plat|cpu|cpu|E_src2[8]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[8] , plat|cpu|cpu|E_src2[8], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[6]~feeder , plat|cpu|cpu|E_src2[6]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[6]~DUPLICATE , plat|cpu|cpu|E_src2[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~5 , plat|cpu|cpu|Add2~5, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~25 , plat|cpu|cpu|Add2~25, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~29 , plat|cpu|cpu|Add2~29, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~33 , plat|cpu|cpu|Add2~33, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~37 , plat|cpu|cpu|Add2~37, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~41 , plat|cpu|cpu|Add2~41, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~17 , plat|cpu|cpu|Add2~17, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~21 , plat|cpu|cpu|Add2~21, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[10]~feeder , plat|cpu|cpu|F_pc[10]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[10] , plat|cpu|cpu|F_pc[10], Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~21 , plat|cpu|cpu|Add0~21, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[12]~7 , plat|cpu|cpu|R_src1[12]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[12] , plat|cpu|cpu|E_src1[12], Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~13 , plat|cpu|cpu|Add2~13, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[11]~feeder , plat|cpu|cpu|F_pc[11]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[11] , plat|cpu|cpu|F_pc[11], Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~13 , plat|cpu|cpu|Add0~13, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[13]~5 , plat|cpu|cpu|R_src1[13]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[13]~DUPLICATE , plat|cpu|cpu|E_src1[13]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~9 , plat|cpu|cpu|Add2~9, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1 , plat|cpu|cpu|F_pc_no_crst_nxt[12]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[12] , plat|cpu|cpu|F_pc[12], Taller1, 1
instance = comp, \plat|cpu|cpu|Add0~9 , plat|cpu|cpu|Add0~9, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[14]~4 , plat|cpu|cpu|R_src1[14]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[14] , plat|cpu|cpu|E_src1[14], Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~105 , plat|cpu|cpu|Add2~105, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~101 , plat|cpu|cpu|Add2~101, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~97 , plat|cpu|cpu|Add2~97, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~93 , plat|cpu|cpu|Add2~93, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~85 , plat|cpu|cpu|Add2~85, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~89 , plat|cpu|cpu|Add2~89, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~113 , plat|cpu|cpu|Add2~113, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~109 , plat|cpu|cpu|Add2~109, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~81 , plat|cpu|cpu|Add2~81, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~121 , plat|cpu|cpu|Add2~121, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~117 , plat|cpu|cpu|Add2~117, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~129 , plat|cpu|cpu|Add2~129, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~125 , plat|cpu|cpu|Add2~125, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~133 , plat|cpu|cpu|Add2~133, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~77 , plat|cpu|cpu|Add2~77, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[30] , plat|cpu|cpu|E_src2[30], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[30]~23 , plat|cpu|cpu|E_logic_result[30]~23, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[30]~30 , plat|cpu|cpu|E_alu_result[30]~30, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[30] , plat|cpu|cpu|W_alu_result[30], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[30]~28 , plat|cpu|cpu|W_rf_wr_data[30]~28, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[13]~15 , plat|cpu|cpu|R_src2_hi[13]~15, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[29] , plat|cpu|cpu|E_src2[29], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[29]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[29]~24 , plat|cpu|cpu|E_logic_result[29]~24, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[29]~31 , plat|cpu|cpu|E_alu_result[29]~31, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[29] , plat|cpu|cpu|W_alu_result[29], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[10]~DUPLICATE , plat|cpu|cpu|W_alu_result[10]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[12]~5 , plat|cpu|cpu|E_logic_result[12]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[12]~6 , plat|cpu|cpu|E_alu_result[12]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[12]~DUPLICATE , plat|cpu|cpu|W_alu_result[12]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[13]~3 , plat|cpu|cpu|E_logic_result[13]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[13]~4 , plat|cpu|cpu|E_alu_result[13]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[13] , plat|cpu|cpu|W_alu_result[13], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[0] , plat|cpu|cpu|E_src1[0], Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo[0]~5 , plat|cpu|cpu|R_src2_lo[0]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[0]~DUPLICATE , plat|cpu|cpu|E_src2[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~70 , plat|cpu|cpu|Add2~70, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~61 , plat|cpu|cpu|Add2~61, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~53 , plat|cpu|cpu|Add2~53, Taller1, 1
instance = comp, \plat|cpu|cpu|E_mem_byte_en[3]~3 , plat|cpu|cpu|E_mem_byte_en[3]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|d_byteenable[3] , plat|cpu|cpu|d_byteenable[3], Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[29]~7 , plat|cpu|cpu|E_st_data[29]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[29] , plat|cpu|cpu|d_writedata[29], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a28 , plat|ram|the_altsyncram|auto_generated|ram_block1a28, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~13 , plat|mm_interconnect_0|rsp_mux|src_payload~13, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[0] , plat|cpu|cpu|W_alu_result[0], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[1]~DUPLICATE , plat|cpu|cpu|W_alu_result[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_rshift8~0 , plat|cpu|cpu|av_ld_rshift8~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[5] , plat|cpu|cpu|av_ld_byte3_data[5], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[29]~29 , plat|cpu|cpu|W_rf_wr_data[29]~29, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[28] , plat|cpu|cpu|E_src1[28], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[28]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[28]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[28]~25 , plat|cpu|cpu|E_logic_result[28]~25, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[28]~32 , plat|cpu|cpu|E_alu_result[28]~32, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[28] , plat|cpu|cpu|W_alu_result[28], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[28]~30 , plat|cpu|cpu|W_rf_wr_data[28]~30, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[30] , plat|cpu|cpu|E_src1[30], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[30] , plat|cpu|cpu|E_shift_rot_result[30], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~0 , plat|cpu|cpu|Equal62~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~2 , plat|cpu|cpu|Equal62~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_logical~0 , plat|cpu|cpu|D_ctrl_shift_logical~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_shift_logical~1 , plat|cpu|cpu|D_ctrl_shift_logical~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_shift_logical , plat|cpu|cpu|R_ctrl_shift_logical, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~1 , plat|cpu|cpu|Equal62~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_rot_right_nxt , plat|cpu|cpu|R_ctrl_rot_right_nxt, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_rot_right , plat|cpu|cpu|R_ctrl_rot_right, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_fill_bit~0 , plat|cpu|cpu|E_shift_rot_fill_bit~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17 , plat|cpu|cpu|E_shift_rot_result_nxt[31]~17, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[31] , plat|cpu|cpu|E_shift_rot_result[31], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19 , plat|cpu|cpu|E_shift_rot_result_nxt[30]~19, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[29]~30 , plat|cpu|cpu|E_shift_rot_result_nxt[29]~30, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[29] , plat|cpu|cpu|E_shift_rot_result[29], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[27] , plat|cpu|cpu|E_shift_rot_result[27], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[28]~31 , plat|cpu|cpu|E_shift_rot_result_nxt[28]~31, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[28] , plat|cpu|cpu|E_shift_rot_result[28], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[26]~29 , plat|cpu|cpu|E_shift_rot_result_nxt[26]~29, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[26] , plat|cpu|cpu|E_shift_rot_result[26], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[27]~28 , plat|cpu|cpu|E_shift_rot_result_nxt[27]~28, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[27]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[27]~30 , plat|cpu|cpu|E_logic_result[27]~30, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[27]~27 , plat|cpu|cpu|E_alu_result[27]~27, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[27] , plat|cpu|cpu|W_alu_result[27], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[27]~25 , plat|cpu|cpu|W_rf_wr_data[27]~25, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[26] , plat|cpu|cpu|E_src1[26], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[26]~31 , plat|cpu|cpu|E_logic_result[26]~31, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[26]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[26]~28 , plat|cpu|cpu|E_alu_result[26]~28, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[26] , plat|cpu|cpu|W_alu_result[26], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[26]~26 , plat|cpu|cpu|W_rf_wr_data[26]~26, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[24]~1 , plat|cpu|cpu|E_st_data[24]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[24] , plat|cpu|cpu|d_writedata[24], Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[25]~2 , plat|cpu|cpu|E_st_data[25]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[25] , plat|cpu|cpu|d_writedata[25], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a24 , plat|ram|the_altsyncram|auto_generated|ram_block1a24, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~8 , plat|mm_interconnect_0|rsp_mux|src_payload~8, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[1] , plat|cpu|cpu|av_ld_byte3_data[1], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[25]~28 , plat|cpu|cpu|E_logic_result[25]~28, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[25]~25 , plat|cpu|cpu|E_alu_result[25]~25, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[25] , plat|cpu|cpu|W_alu_result[25], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[25]~23 , plat|cpu|cpu|W_rf_wr_data[25]~23, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[24] , plat|cpu|cpu|E_src1[24], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[24] , plat|cpu|cpu|E_shift_rot_result[24], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[25]~26 , plat|cpu|cpu|E_shift_rot_result_nxt[25]~26, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[25] , plat|cpu|cpu|E_shift_rot_result[25], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[22]~24 , plat|cpu|cpu|E_shift_rot_result_nxt[22]~24, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[22] , plat|cpu|cpu|E_shift_rot_result[22], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[23]~21 , plat|cpu|cpu|E_shift_rot_result_nxt[23]~21, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[23] , plat|cpu|cpu|E_shift_rot_result[23], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[24]~27 , plat|cpu|cpu|E_shift_rot_result_nxt[24]~27, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[24]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[24] , plat|cpu|cpu|E_src2[24], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[24]~29 , plat|cpu|cpu|E_logic_result[24]~29, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[24]~26 , plat|cpu|cpu|E_alu_result[24]~26, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[24] , plat|cpu|cpu|W_alu_result[24], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~7 , plat|mm_interconnect_0|rsp_mux|src_payload~7, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[0] , plat|cpu|cpu|av_ld_byte3_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[24]~24 , plat|cpu|cpu|W_rf_wr_data[24]~24, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[23] , plat|cpu|cpu|E_src1[23], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[23]~13 , plat|cpu|cpu|E_logic_result[23]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[23]~16 , plat|cpu|cpu|E_alu_result[23]~16, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[23] , plat|cpu|cpu|W_alu_result[23], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[23]~14 , plat|cpu|cpu|W_rf_wr_data[23]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[22] , plat|cpu|cpu|E_src1[22], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[22]~26 , plat|cpu|cpu|E_logic_result[22]~26, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[22]~23 , plat|cpu|cpu|E_alu_result[22]~23, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[22] , plat|cpu|cpu|W_alu_result[22], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[22]~21 , plat|cpu|cpu|W_rf_wr_data[22]~21, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[21] , plat|cpu|cpu|E_src1[21], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[21]~27 , plat|cpu|cpu|E_logic_result[21]~27, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[21]~24 , plat|cpu|cpu|E_alu_result[21]~24, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[21] , plat|cpu|cpu|W_alu_result[21], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[21]~feeder , plat|cpu|cpu|d_writedata[21]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[23]~0 , plat|cpu|cpu|E_st_data[23]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[21] , plat|cpu|cpu|d_writedata[21], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[7]~DUPLICATE , plat|cpu|cpu|W_alu_result[7]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_mem_byte_en[2]~2 , plat|cpu|cpu|E_mem_byte_en[2]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|d_byteenable[2] , plat|cpu|cpu|d_byteenable[2], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[22]~feeder , plat|cpu|cpu|d_writedata[22]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[22] , plat|cpu|cpu|d_writedata[22], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a21 , plat|ram|the_altsyncram|auto_generated|ram_block1a21, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~3 , plat|cpu|cpu|av_ld_byte2_data_nxt[5]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[5] , plat|cpu|cpu|av_ld_byte2_data[5], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[21]~22 , plat|cpu|cpu|W_rf_wr_data[21]~22, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[4]~3 , plat|cpu|cpu|R_src2_hi[4]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[20] , plat|cpu|cpu|E_src2[20], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[20]~15 , plat|cpu|cpu|E_logic_result[20]~15, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[20]~18 , plat|cpu|cpu|E_alu_result[20]~18, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[20] , plat|cpu|cpu|W_alu_result[20], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[20]~16 , plat|cpu|cpu|W_rf_wr_data[20]~16, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[19] , plat|cpu|cpu|E_src1[19], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[19]~14 , plat|cpu|cpu|E_logic_result[19]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[19]~17 , plat|cpu|cpu|E_alu_result[19]~17, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[19] , plat|cpu|cpu|W_alu_result[19], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[19]~15 , plat|cpu|cpu|W_rf_wr_data[19]~15, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_hi[2]~4 , plat|cpu|cpu|R_src2_hi[2]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[18] , plat|cpu|cpu|E_src2[18], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[18]~16 , plat|cpu|cpu|E_logic_result[18]~16, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[18]~19 , plat|cpu|cpu|E_alu_result[18]~19, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[18] , plat|cpu|cpu|W_alu_result[18], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[18]~17 , plat|cpu|cpu|W_rf_wr_data[18]~17, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[11]~6 , plat|cpu|cpu|R_src1[11]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[11] , plat|cpu|cpu|E_src1[11], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[11]~4 , plat|cpu|cpu|E_logic_result[11]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[11]~5 , plat|cpu|cpu|E_alu_result[11]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[11] , plat|cpu|cpu|W_alu_result[11], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[17]~feeder , plat|cpu|cpu|d_writedata[17]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[17] , plat|cpu|cpu|d_writedata[17], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a16 , plat|ram|the_altsyncram|auto_generated|ram_block1a16, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~1 , plat|cpu|cpu|av_ld_byte2_data_nxt[1]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[1] , plat|cpu|cpu|av_ld_byte2_data[1], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[17]~17 , plat|cpu|cpu|E_logic_result[17]~17, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[17]~20 , plat|cpu|cpu|E_alu_result[17]~20, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[17] , plat|cpu|cpu|W_alu_result[17], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[17]~18 , plat|cpu|cpu|W_rf_wr_data[17]~18, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[16] , plat|cpu|cpu|d_writedata[16], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 , plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[0] , plat|cpu|cpu|av_ld_byte2_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[16]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[16]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[16]~18 , plat|cpu|cpu|E_logic_result[16]~18, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[16]~21 , plat|cpu|cpu|E_alu_result[16]~21, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[16] , plat|cpu|cpu|W_alu_result[16], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[16]~19 , plat|cpu|cpu|W_rf_wr_data[16]~19, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[15]~DUPLICATE , plat|cpu|cpu|E_src1[15]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[15]~19 , plat|cpu|cpu|E_logic_result[15]~19, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[15]~22 , plat|cpu|cpu|E_alu_result[15]~22, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[15] , plat|cpu|cpu|W_alu_result[15], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[15]~20 , plat|cpu|cpu|W_rf_wr_data[15]~20, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[20]~DUPLICATE , plat|cpu|cpu|E_src1[20]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[21]~25 , plat|cpu|cpu|E_shift_rot_result_nxt[21]~25, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[21] , plat|cpu|cpu|E_shift_rot_result[21], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[20]~23 , plat|cpu|cpu|E_shift_rot_result_nxt[20]~23, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[20] , plat|cpu|cpu|E_shift_rot_result[20], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[19]~22 , plat|cpu|cpu|E_shift_rot_result_nxt[19]~22, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[19] , plat|cpu|cpu|E_shift_rot_result[19], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20 , plat|cpu|cpu|E_shift_rot_result_nxt[18]~20, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[18] , plat|cpu|cpu|E_shift_rot_result[18], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18 , plat|cpu|cpu|E_shift_rot_result_nxt[17]~18, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[17] , plat|cpu|cpu|E_shift_rot_result[17], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16 , plat|cpu|cpu|E_shift_rot_result_nxt[16]~16, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[16] , plat|cpu|cpu|E_shift_rot_result[16], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[15]~13 , plat|cpu|cpu|E_shift_rot_result_nxt[15]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[15] , plat|cpu|cpu|E_shift_rot_result[15], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[14]~2 , plat|cpu|cpu|E_shift_rot_result_nxt[14]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[14]~DUPLICATE , plat|cpu|cpu|E_src1[14]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[14] , plat|cpu|cpu|E_shift_rot_result[14], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[12] , plat|cpu|cpu|E_shift_rot_result[12], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[13]~3 , plat|cpu|cpu|E_shift_rot_result_nxt[13]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[13] , plat|cpu|cpu|E_src1[13], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[13] , plat|cpu|cpu|E_shift_rot_result[13], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[12]~5 , plat|cpu|cpu|E_shift_rot_result_nxt[12]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[12]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[12]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[10] , plat|cpu|cpu|E_shift_rot_result[10], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4 , plat|cpu|cpu|E_shift_rot_result_nxt[11]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[11] , plat|cpu|cpu|E_shift_rot_result[11], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[9] , plat|cpu|cpu|E_shift_rot_result[9], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[10]~10 , plat|cpu|cpu|E_shift_rot_result_nxt[10]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[10]~10 , plat|cpu|cpu|E_logic_result[10]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[10]~11 , plat|cpu|cpu|E_alu_result[10]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[10] , plat|cpu|cpu|W_alu_result[10], Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[31]~5 , plat|cpu|cpu|E_st_data[31]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[31] , plat|cpu|cpu|d_writedata[31], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a30 , plat|ram|the_altsyncram|auto_generated|ram_block1a30, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~12 , plat|mm_interconnect_0|rsp_mux|src_payload~12, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[6] , plat|cpu|cpu|av_ld_byte3_data[6], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~2 , plat|cpu|cpu|av_ld_byte2_data_nxt[6]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[6]~DUPLICATE , plat|cpu|cpu|av_ld_byte2_data[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[13]~feeder , plat|cpu|cpu|d_writedata[13]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[13] , plat|cpu|cpu|d_writedata[13], Taller1, 1
instance = comp, \plat|cpu|cpu|E_mem_byte_en[1]~1 , plat|cpu|cpu|E_mem_byte_en[1]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|d_byteenable[1] , plat|cpu|cpu|d_byteenable[1], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[14]~feeder , plat|cpu|cpu|d_writedata[14]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[14] , plat|cpu|cpu|d_writedata[14], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a13 , plat|ram|the_altsyncram|auto_generated|ram_block1a13, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~2 , plat|cpu|cpu|av_ld_byte1_data_nxt[6]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[6]~0 , plat|cpu|cpu|av_ld_byte0_data[6]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_en~0 , plat|cpu|cpu|av_ld_byte1_data_en~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[6] , plat|cpu|cpu|av_ld_byte1_data[6], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[14]~2 , plat|cpu|cpu|E_logic_result[14]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[14]~3 , plat|cpu|cpu|E_alu_result[14]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[14] , plat|cpu|cpu|W_alu_result[14], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[14]~9 , plat|cpu|cpu|W_rf_wr_data[14]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[30]~6 , plat|cpu|cpu|E_st_data[30]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[30] , plat|cpu|cpu|d_writedata[30], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~11 , plat|mm_interconnect_0|rsp_mux|src_payload~11, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[7] , plat|cpu|cpu|av_ld_byte3_data[7], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[18]~feeder , plat|cpu|cpu|d_writedata[18]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[18] , plat|cpu|cpu|d_writedata[18], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[5] , plat|cpu|cpu|W_alu_result[5], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[23]~feeder , plat|cpu|cpu|d_writedata[23]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[23] , plat|cpu|cpu|d_writedata[23], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a18 , plat|ram|the_altsyncram|auto_generated|ram_block1a18, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7 , plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[7] , plat|cpu|cpu|av_ld_byte2_data[7], Taller1, 1
instance = comp, \plat|rst_controller|r_early_rst , plat|rst_controller|r_early_rst, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[10]~feeder , plat|cpu|cpu|d_writedata[10]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[10] , plat|cpu|cpu|d_writedata[10], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[15]~feeder , plat|cpu|cpu|d_writedata[15]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[15] , plat|cpu|cpu|d_writedata[15], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a10 , plat|ram|the_altsyncram|auto_generated|ram_block1a10, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7 , plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[7] , plat|cpu|cpu|av_ld_byte1_data[7], Taller1, 1
instance = comp, \plat|cpu|cpu|av_fill_bit~0 , plat|cpu|cpu|av_fill_bit~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~3 , plat|cpu|cpu|av_ld_byte1_data_nxt[5]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[5] , plat|cpu|cpu|av_ld_byte1_data[5], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[13]~10 , plat|cpu|cpu|W_rf_wr_data[13]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[28]~8 , plat|cpu|cpu|E_st_data[28]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[28] , plat|cpu|cpu|d_writedata[28], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~14 , plat|mm_interconnect_0|rsp_mux|src_payload~14, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[4] , plat|cpu|cpu|av_ld_byte3_data[4], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[19]~feeder , plat|cpu|cpu|d_writedata[19]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[19] , plat|cpu|cpu|d_writedata[19], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[20]~feeder , plat|cpu|cpu|d_writedata[20]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[20] , plat|cpu|cpu|d_writedata[20], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a19 , plat|ram|the_altsyncram|auto_generated|ram_block1a19, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5 , plat|cpu|cpu|av_ld_byte2_data_nxt[4]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[4] , plat|cpu|cpu|av_ld_byte2_data[4], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[11]~feeder , plat|cpu|cpu|d_writedata[11]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[11] , plat|cpu|cpu|d_writedata[11], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[12]~feeder , plat|cpu|cpu|d_writedata[12]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[12] , plat|cpu|cpu|d_writedata[12], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a11 , plat|ram|the_altsyncram|auto_generated|ram_block1a11, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~5 , plat|cpu|cpu|av_ld_byte1_data_nxt[4]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[4] , plat|cpu|cpu|av_ld_byte1_data[4], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[12]~12 , plat|cpu|cpu|W_rf_wr_data[12]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[26]~4 , plat|cpu|cpu|E_st_data[26]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[26] , plat|cpu|cpu|d_writedata[26], Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_data[27]~3 , plat|cpu|cpu|E_st_data[27]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[27] , plat|cpu|cpu|d_writedata[27], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a26 , plat|ram|the_altsyncram|auto_generated|ram_block1a26, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~9 , plat|mm_interconnect_0|rsp_mux|src_payload~9, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[3] , plat|cpu|cpu|av_ld_byte3_data[3], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4 , plat|cpu|cpu|av_ld_byte2_data_nxt[3]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[3] , plat|cpu|cpu|av_ld_byte2_data[3], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~4 , plat|cpu|cpu|av_ld_byte1_data_nxt[3]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[3] , plat|cpu|cpu|av_ld_byte1_data[3], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[11]~11 , plat|cpu|cpu|W_rf_wr_data[11]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo[1]~4 , plat|cpu|cpu|R_src2_lo[1]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[1] , plat|cpu|cpu|E_src2[1], Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~45 , plat|cpu|cpu|Add2~45, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~49 , plat|cpu|cpu|Add2~49, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~1 , plat|cpu|cpu|Add2~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[5]~2 , plat|cpu|cpu|E_alu_result[5]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[5]~DUPLICATE , plat|cpu|cpu|W_alu_result[5]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[12] , plat|cpu|cpu|W_alu_result[12], Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~0 , plat|mm_interconnect_0|router|Equal0~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|src_channel[0]~0 , plat|mm_interconnect_0|router|src_channel[0]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|ram|wren~0 , plat|ram|wren~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~10 , plat|mm_interconnect_0|rsp_mux|src_payload~10, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte3_data[2] , plat|cpu|cpu|av_ld_byte3_data[2], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~6 , plat|cpu|cpu|av_ld_byte2_data_nxt[2]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte2_data[2] , plat|cpu|cpu|av_ld_byte2_data[2], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~6 , plat|cpu|cpu|av_ld_byte1_data_nxt[2]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[2] , plat|cpu|cpu|av_ld_byte1_data[2], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[10]~13 , plat|cpu|cpu|W_rf_wr_data[10]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[7]~9 , plat|cpu|cpu|R_src1[7]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[7] , plat|cpu|cpu|E_src1[7], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[7] , plat|cpu|cpu|E_shift_rot_result[7], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[8]~8 , plat|cpu|cpu|E_shift_rot_result_nxt[8]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[8] , plat|cpu|cpu|E_shift_rot_result[8], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[9]~9 , plat|cpu|cpu|E_shift_rot_result_nxt[9]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[9]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[9]~9 , plat|cpu|cpu|E_logic_result[9]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[9]~10 , plat|cpu|cpu|E_alu_result[9]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[9]~DUPLICATE , plat|cpu|cpu|W_alu_result[9]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[8]~feeder , plat|cpu|cpu|d_writedata[8]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[8] , plat|cpu|cpu|d_writedata[8], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[9]~feeder , plat|cpu|cpu|d_writedata[9]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[9] , plat|cpu|cpu|d_writedata[9], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a8 , plat|ram|the_altsyncram|auto_generated|ram_block1a8, Taller1, 1
instance = comp, \plat|leds|always0~1 , plat|leds|always0~1, Taller1, 1
instance = comp, \plat|leds|always0~2 , plat|leds|always0~2, Taller1, 1
instance = comp, \plat|leds|data_out[9] , plat|leds|data_out[9], Taller1, 1
instance = comp, \plat|leds|readdata[9] , plat|leds|readdata[9], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[9], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~9 , plat|cpu|cpu|av_ld_byte1_data_nxt[1]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~1 , plat|cpu|cpu|av_ld_byte1_data_nxt[1]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[1] , plat|cpu|cpu|av_ld_byte1_data[1], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[9]~8 , plat|cpu|cpu|W_rf_wr_data[9]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[1] , plat|cpu|cpu|E_src1[1], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[1] , plat|cpu|cpu|E_shift_rot_result[1], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15 , plat|cpu|cpu|E_shift_rot_result_nxt[0]~15, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[0] , plat|cpu|cpu|E_shift_rot_result[0], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[0] , plat|cpu|cpu|E_src2[0], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[0]~21 , plat|cpu|cpu|E_logic_result[0]~21, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[0]~14 , plat|cpu|cpu|E_alu_result[0]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[0]~DUPLICATE , plat|cpu|cpu|W_alu_result[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|LessThan0~0 , plat|cpu|cpu|LessThan0~0, Taller1, 1
instance = comp, \plat|leds|data_out[8] , plat|leds|data_out[8], Taller1, 1
instance = comp, \plat|leds|readdata[8] , plat|leds|readdata[8], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[8], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~8 , plat|cpu|cpu|av_ld_byte1_data_nxt[0]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 , plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[0] , plat|cpu|cpu|av_ld_byte1_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[8]~7 , plat|cpu|cpu|W_rf_wr_data[8]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[7] , plat|cpu|cpu|d_writedata[7], Taller1, 1
instance = comp, \plat|leds|data_out[7] , plat|leds|data_out[7], Taller1, 1
instance = comp, \plat|leds|readdata[7] , plat|leds|readdata[7], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[6] , plat|cpu|cpu|d_writedata[6], Taller1, 1
instance = comp, \plat|cpu|cpu|E_mem_byte_en~0 , plat|cpu|cpu|E_mem_byte_en~0, Taller1, 1
instance = comp, \plat|cpu|cpu|d_byteenable[0] , plat|cpu|cpu|d_byteenable[0], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a6 , plat|ram|the_altsyncram|auto_generated|ram_block1a6, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~6 , plat|mm_interconnect_0|rsp_mux|src_payload~6, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[7] , plat|cpu|cpu|av_ld_byte0_data[7], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[7]~6 , plat|cpu|cpu|W_rf_wr_data[7]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[5]~3 , plat|cpu|cpu|R_src1[5]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[5] , plat|cpu|cpu|E_src1[5], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[5] , plat|cpu|cpu|E_shift_rot_result[5], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[6]~6 , plat|cpu|cpu|E_shift_rot_result_nxt[6]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[6]~DUPLICATE , plat|cpu|cpu|E_src1[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[6] , plat|cpu|cpu|E_shift_rot_result[6], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[6] , plat|cpu|cpu|E_src2[6], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[6]~6 , plat|cpu|cpu|E_logic_result[6]~6, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[6]~7 , plat|cpu|cpu|E_alu_result[6]~7, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[6] , plat|cpu|cpu|W_alu_result[6], Taller1, 1
instance = comp, \plat|leds|data_out[6]~feeder , plat|leds|data_out[6]~feeder, Taller1, 1
instance = comp, \plat|leds|data_out[6] , plat|leds|data_out[6], Taller1, 1
instance = comp, \plat|leds|readdata[6] , plat|leds|readdata[6], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~5 , plat|mm_interconnect_0|rsp_mux|src_payload~5, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[6] , plat|cpu|cpu|av_ld_byte0_data[6], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[6]~5 , plat|cpu|cpu|W_rf_wr_data[6]~5, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[5] , plat|cpu|cpu|d_writedata[5], Taller1, 1
instance = comp, \plat|leds|data_out[5] , plat|leds|data_out[5], Taller1, 1
instance = comp, \plat|leds|readdata[5] , plat|leds|readdata[5], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[4] , plat|cpu|cpu|d_writedata[4], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a4 , plat|ram|the_altsyncram|auto_generated|ram_block1a4, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~4 , plat|mm_interconnect_0|rsp_mux|src_payload~4, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[5] , plat|cpu|cpu|av_ld_byte0_data[5], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[5]~4 , plat|cpu|cpu|W_rf_wr_data[5]~4, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[3]~14 , plat|cpu|cpu|R_src1[3]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[3]~DUPLICATE , plat|cpu|cpu|E_src1[3]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[3] , plat|cpu|cpu|E_src2[3], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[3]~12 , plat|cpu|cpu|E_logic_result[3]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[3]~13 , plat|cpu|cpu|E_alu_result[3]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[3] , plat|cpu|cpu|W_alu_result[3], Taller1, 1
instance = comp, \plat|leds|data_out[4] , plat|leds|data_out[4], Taller1, 1
instance = comp, \plat|leds|readdata[4] , plat|leds|readdata[4], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~3 , plat|mm_interconnect_0|rsp_mux|src_payload~3, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[4] , plat|cpu|cpu|av_ld_byte0_data[4], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[4]~3 , plat|cpu|cpu|W_rf_wr_data[4]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo[2]~2 , plat|cpu|cpu|R_src2_lo[2]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[2] , plat|cpu|cpu|E_src2[2], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[2]~11 , plat|cpu|cpu|E_logic_result[2]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[2]~12 , plat|cpu|cpu|E_alu_result[2]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[2] , plat|cpu|cpu|W_alu_result[2], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[3] , plat|cpu|cpu|d_writedata[3], Taller1, 1
instance = comp, \plat|leds|data_out[3] , plat|leds|data_out[3], Taller1, 1
instance = comp, \plat|leds|readdata[3] , plat|leds|readdata[3], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[2] , plat|cpu|cpu|d_writedata[2], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a2 , plat|ram|the_altsyncram|auto_generated|ram_block1a2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~2 , plat|mm_interconnect_0|rsp_mux|src_payload~2, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte1_data[3]~DUPLICATE , plat|cpu|cpu|av_ld_byte1_data[3]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[3] , plat|cpu|cpu|av_ld_byte0_data[3], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[3]~2 , plat|cpu|cpu|W_rf_wr_data[3]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[4]~2 , plat|cpu|cpu|R_src1[4]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[4] , plat|cpu|cpu|E_src1[4], Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[4]~0 , plat|cpu|cpu|E_logic_result[4]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[4]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[4]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[4]~0 , plat|cpu|cpu|E_alu_result[4]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[4]~DUPLICATE , plat|cpu|cpu|W_alu_result[4]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~1 , plat|mm_interconnect_0|cmd_demux|sink_ready~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent|m0_write , plat|mm_interconnect_0|leds_s1_agent|m0_write, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~2 , plat|mm_interconnect_0|cmd_demux|sink_ready~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3 , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1 , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~2 , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], Taller1, 1
instance = comp, \plat|leds|always0~0 , plat|leds|always0~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~DUPLICATE , plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE , plat|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|src_channel[1]~1 , plat|mm_interconnect_0|router|src_channel[1]~1, Taller1, 1
instance = comp, \plat|timer_0|period_l_wr_strobe~0 , plat|timer_0|period_l_wr_strobe~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|WideOr1 , plat|mm_interconnect_0|rsp_mux|WideOr1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_ld_stall~0 , plat|cpu|cpu|E_ld_stall~0, Taller1, 1
instance = comp, \plat|cpu|cpu|d_read_nxt , plat|cpu|cpu|d_read_nxt, Taller1, 1
instance = comp, \plat|cpu|cpu|d_read~DUPLICATE , plat|cpu|cpu|d_read~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted , plat|mm_interconnect_0|cpu_data_master_translator|write_accepted, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 , plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 , plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer , plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 , plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 , plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_agent|cp_ready~0 , plat|mm_interconnect_0|ram_s1_agent|cp_ready~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 , plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 , plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted , plat|mm_interconnect_0|cpu_data_master_translator|read_accepted, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 , plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 , plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE , plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|leds|data_out[2] , plat|leds|data_out[2], Taller1, 1
instance = comp, \plat|leds|readdata[2] , plat|leds|readdata[2], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~1 , plat|mm_interconnect_0|rsp_mux|src_payload~1, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[2] , plat|cpu|cpu|av_ld_byte0_data[2], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[2]~1 , plat|cpu|cpu|W_rf_wr_data[2]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[2]~13 , plat|cpu|cpu|R_src1[2]~13, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[2]~DUPLICATE , plat|cpu|cpu|E_src1[2]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[2] , plat|cpu|cpu|E_shift_rot_result[2], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[3]~12 , plat|cpu|cpu|E_shift_rot_result_nxt[3]~12, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[3] , plat|cpu|cpu|E_shift_rot_result[3], Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[2]~11 , plat|cpu|cpu|E_shift_rot_result_nxt[2]~11, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[2]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result_nxt[1]~14 , plat|cpu|cpu|E_shift_rot_result_nxt[1]~14, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[1]~DUPLICATE , plat|cpu|cpu|E_src2[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[1]~20 , plat|cpu|cpu|E_logic_result[1]~20, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[1]~15 , plat|cpu|cpu|E_alu_result[1]~15, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[1] , plat|cpu|cpu|W_alu_result[1], Taller1, 1
instance = comp, \plat|timer_0|counter_is_running~feeder , plat|timer_0|counter_is_running~feeder, Taller1, 1
instance = comp, \plat|timer_0|counter_is_running , plat|timer_0|counter_is_running, Taller1, 1
instance = comp, \plat|timer_0|read_mux_out[1]~0 , plat|timer_0|read_mux_out[1]~0, Taller1, 1
instance = comp, \plat|timer_0|read_mux_out[1]~2 , plat|timer_0|read_mux_out[1]~2, Taller1, 1
instance = comp, \plat|timer_0|readdata[1] , plat|timer_0|readdata[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[1] , plat|cpu|cpu|d_writedata[1], Taller1, 1
instance = comp, \plat|leds|data_out[1] , plat|leds|data_out[1], Taller1, 1
instance = comp, \plat|leds|readdata[1] , plat|leds|readdata[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], Taller1, 1
instance = comp, \plat|ram|the_altsyncram|auto_generated|ram_block1a0 , plat|ram|the_altsyncram|auto_generated|ram_block1a0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~0 , plat|mm_interconnect_0|rsp_mux|src_payload~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[1] , plat|cpu|cpu|av_ld_byte0_data[1], Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[1]~0 , plat|cpu|cpu|W_rf_wr_data[1]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[11] , plat|cpu|cpu|E_src2[11], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[9]~feeder , plat|cpu|cpu|F_pc[9]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[9] , plat|cpu|cpu|F_pc[9], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~5 , plat|cpu|cpu|F_iw~5, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[14] , plat|cpu|cpu|D_iw[14], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[0]~8 , plat|cpu|cpu|D_dst_regnum[0]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|D_dst_regnum[0]~9 , plat|cpu|cpu|D_dst_regnum[0]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|R_dst_regnum[0] , plat|cpu|cpu|R_dst_regnum[0], Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[10] , plat|cpu|cpu|E_src2[10], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[8]~feeder , plat|cpu|cpu|F_pc[8]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[8] , plat|cpu|cpu|F_pc[8], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~3 , plat|cpu|cpu|F_iw~3, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[11]~DUPLICATE , plat|cpu|cpu|D_iw[11]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_logic~0 , plat|cpu|cpu|D_ctrl_logic~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_logic~1 , plat|cpu|cpu|D_ctrl_logic~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_logic~DUPLICATE , plat|cpu|cpu|R_ctrl_logic~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_logic_result[8]~8 , plat|cpu|cpu|E_logic_result[8]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_result[8]~DUPLICATE , plat|cpu|cpu|E_shift_rot_result[8]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_result[8]~9 , plat|cpu|cpu|E_alu_result[8]~9, Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[8] , plat|cpu|cpu|W_alu_result[8], Taller1, 1
instance = comp, \plat|cpu|cpu|W_alu_result[9] , plat|cpu|cpu|W_alu_result[9], Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~1 , plat|mm_interconnect_0|router|Equal0~1, Taller1, 1
instance = comp, \plat|timer_0|period_l_wr_strobe~1 , plat|timer_0|period_l_wr_strobe~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|WideOr0 , plat|mm_interconnect_0|cmd_demux|WideOr0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 , plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE , plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest , plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest, Taller1, 1
instance = comp, \plat|cpu|cpu|d_write~DUPLICATE , plat|cpu|cpu|d_write~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent|m0_write~0 , plat|mm_interconnect_0|switch_s1_agent|m0_write~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|always1~0 , plat|mm_interconnect_0|router|always1~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~DUPLICATE , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|router|always1~1 , plat|mm_interconnect_0|router|always1~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~3 , plat|mm_interconnect_0|cmd_demux|sink_ready~3, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1], Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~3 , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~3, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent|m0_write , plat|mm_interconnect_0|switch_s1_agent|m0_write, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~4 , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~4, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~1 , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~1, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~2 , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~2, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~0 , plat|mm_interconnect_0|cmd_demux|sink_ready~0, Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0], Taller1, 1
instance = comp, \switch~input , switch~input, Taller1, 1
instance = comp, \plat|switch|read_mux_out , plat|switch|read_mux_out, Taller1, 1
instance = comp, \plat|switch|readdata[0] , plat|switch|readdata[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0], Taller1, 1
instance = comp, \plat|timer_0|period_l_wr_strobe~2 , plat|timer_0|period_l_wr_strobe~2, Taller1, 1
instance = comp, \plat|timer_0|force_reload~0 , plat|timer_0|force_reload~0, Taller1, 1
instance = comp, \plat|timer_0|force_reload , plat|timer_0|force_reload, Taller1, 1
instance = comp, \plat|timer_0|always0~1 , plat|timer_0|always0~1, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[6] , plat|timer_0|internal_counter[6], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[17]~DUPLICATE , plat|timer_0|internal_counter[17]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~17 , plat|timer_0|Add0~17, Taller1, 1
instance = comp, \plat|timer_0|Add0~85 , plat|timer_0|Add0~85, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~13 , plat|timer_0|internal_counter~13, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[17] , plat|timer_0|internal_counter[17], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[14] , plat|timer_0|internal_counter[14], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[12] , plat|timer_0|internal_counter[12], Taller1, 1
instance = comp, \plat|timer_0|Equal0~3 , plat|timer_0|Equal0~3, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[0] , plat|timer_0|internal_counter[0], Taller1, 1
instance = comp, \plat|timer_0|Add0~41 , plat|timer_0|Add0~41, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~2 , plat|timer_0|internal_counter~2, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[0]~DUPLICATE , plat|timer_0|internal_counter[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~13 , plat|timer_0|Add0~13, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[18] , plat|timer_0|internal_counter[18], Taller1, 1
instance = comp, \plat|timer_0|Add0~33 , plat|timer_0|Add0~33, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~0 , plat|timer_0|internal_counter~0, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[19]~DUPLICATE , plat|timer_0|internal_counter[19]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~81 , plat|timer_0|Add0~81, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~12 , plat|timer_0|internal_counter~12, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[20]~DUPLICATE , plat|timer_0|internal_counter[20]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~77 , plat|timer_0|Add0~77, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~11 , plat|timer_0|internal_counter~11, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[21] , plat|timer_0|internal_counter[21], Taller1, 1
instance = comp, \plat|timer_0|Add0~73 , plat|timer_0|Add0~73, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~10 , plat|timer_0|internal_counter~10, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[22] , plat|timer_0|internal_counter[22], Taller1, 1
instance = comp, \plat|timer_0|Add0~69 , plat|timer_0|Add0~69, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~9 , plat|timer_0|internal_counter~9, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[23] , plat|timer_0|internal_counter[23], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[21]~DUPLICATE , plat|timer_0|internal_counter[21]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[20] , plat|timer_0|internal_counter[20], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[25] , plat|timer_0|internal_counter[25], Taller1, 1
instance = comp, \plat|timer_0|Add0~9 , plat|timer_0|Add0~9, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[24] , plat|timer_0|internal_counter[24], Taller1, 1
instance = comp, \plat|timer_0|Add0~65 , plat|timer_0|Add0~65, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~8 , plat|timer_0|internal_counter~8, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[25]~DUPLICATE , plat|timer_0|internal_counter[25]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Equal0~2 , plat|timer_0|Equal0~2, Taller1, 1
instance = comp, \plat|timer_0|Add0~61 , plat|timer_0|Add0~61, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~7 , plat|timer_0|internal_counter~7, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[1] , plat|timer_0|internal_counter[1], Taller1, 1
instance = comp, \plat|timer_0|Add0~57 , plat|timer_0|Add0~57, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~6 , plat|timer_0|internal_counter~6, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[2] , plat|timer_0|internal_counter[2], Taller1, 1
instance = comp, \plat|timer_0|Add0~53 , plat|timer_0|Add0~53, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~5 , plat|timer_0|internal_counter~5, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[3] , plat|timer_0|internal_counter[3], Taller1, 1
instance = comp, \plat|timer_0|Add0~49 , plat|timer_0|Add0~49, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~4 , plat|timer_0|internal_counter~4, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[4] , plat|timer_0|internal_counter[4], Taller1, 1
instance = comp, \plat|timer_0|Add0~45 , plat|timer_0|Add0~45, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~3 , plat|timer_0|internal_counter~3, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[5] , plat|timer_0|internal_counter[5], Taller1, 1
instance = comp, \plat|timer_0|Equal0~1 , plat|timer_0|Equal0~1, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[19] , plat|timer_0|internal_counter[19], Taller1, 1
instance = comp, \plat|timer_0|Equal0~4 , plat|timer_0|Equal0~4, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[9] , plat|timer_0|internal_counter[9], Taller1, 1
instance = comp, \plat|timer_0|always0~0 , plat|timer_0|always0~0, Taller1, 1
instance = comp, \plat|timer_0|Add0~37 , plat|timer_0|Add0~37, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~1 , plat|timer_0|internal_counter~1, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[6]~DUPLICATE , plat|timer_0|internal_counter[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~25 , plat|timer_0|Add0~25, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[7] , plat|timer_0|internal_counter[7], Taller1, 1
instance = comp, \plat|timer_0|Add0~29 , plat|timer_0|Add0~29, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[8] , plat|timer_0|internal_counter[8], Taller1, 1
instance = comp, \plat|timer_0|Add0~1 , plat|timer_0|Add0~1, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[9]~DUPLICATE , plat|timer_0|internal_counter[9]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~5 , plat|timer_0|Add0~5, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[10] , plat|timer_0|internal_counter[10], Taller1, 1
instance = comp, \plat|timer_0|Add0~21 , plat|timer_0|Add0~21, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[11] , plat|timer_0|internal_counter[11], Taller1, 1
instance = comp, \plat|timer_0|Add0~101 , plat|timer_0|Add0~101, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~17 , plat|timer_0|internal_counter~17, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[12]~DUPLICATE , plat|timer_0|internal_counter[12]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~97 , plat|timer_0|Add0~97, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~16 , plat|timer_0|internal_counter~16, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[13] , plat|timer_0|internal_counter[13], Taller1, 1
instance = comp, \plat|timer_0|Add0~93 , plat|timer_0|Add0~93, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~15 , plat|timer_0|internal_counter~15, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[14]~DUPLICATE , plat|timer_0|internal_counter[14]~DUPLICATE, Taller1, 1
instance = comp, \plat|timer_0|Add0~89 , plat|timer_0|Add0~89, Taller1, 1
instance = comp, \plat|timer_0|internal_counter~14 , plat|timer_0|internal_counter~14, Taller1, 1
instance = comp, \plat|timer_0|internal_counter[15] , plat|timer_0|internal_counter[15], Taller1, 1
instance = comp, \plat|timer_0|internal_counter[16] , plat|timer_0|internal_counter[16], Taller1, 1
instance = comp, \plat|timer_0|Equal0~0 , plat|timer_0|Equal0~0, Taller1, 1
instance = comp, \plat|timer_0|Equal0~5 , plat|timer_0|Equal0~5, Taller1, 1
instance = comp, \plat|timer_0|delayed_unxcounter_is_zeroxx0 , plat|timer_0|delayed_unxcounter_is_zeroxx0, Taller1, 1
instance = comp, \plat|timer_0|timeout_occurred~0 , plat|timer_0|timeout_occurred~0, Taller1, 1
instance = comp, \plat|timer_0|timeout_occurred~1 , plat|timer_0|timeout_occurred~1, Taller1, 1
instance = comp, \plat|timer_0|timeout_occurred , plat|timer_0|timeout_occurred, Taller1, 1
instance = comp, \plat|timer_0|period_l_wr_strobe~3 , plat|timer_0|period_l_wr_strobe~3, Taller1, 1
instance = comp, \plat|timer_0|control_register~0 , plat|timer_0|control_register~0, Taller1, 1
instance = comp, \plat|timer_0|control_register , plat|timer_0|control_register, Taller1, 1
instance = comp, \plat|timer_0|read_mux_out[0]~1 , plat|timer_0|read_mux_out[0]~1, Taller1, 1
instance = comp, \plat|timer_0|readdata[0] , plat|timer_0|readdata[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 , plat|mm_interconnect_0|rsp_mux|src_data[0]~0, Taller1, 1
instance = comp, \plat|leds|readdata[0] , plat|leds|readdata[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], Taller1, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[0] , plat|mm_interconnect_0|rsp_mux|src_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_byte0_data[0] , plat|cpu|cpu|av_ld_byte0_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[7]~DUPLICATE , plat|cpu|cpu|D_iw[7]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[6]~DUPLICATE , plat|cpu|cpu|D_iw[6]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal132~0 , plat|cpu|cpu|Equal132~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal134~0 , plat|cpu|cpu|Equal134~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~15 , plat|cpu|cpu|Equal62~15, Taller1, 1
instance = comp, \plat|cpu|cpu|D_op_wrctl , plat|cpu|cpu|D_op_wrctl, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_wrctl_inst , plat|cpu|cpu|R_ctrl_wrctl_inst, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~13 , plat|cpu|cpu|Equal62~13, Taller1, 1
instance = comp, \plat|cpu|cpu|D_op_eret , plat|cpu|cpu|D_op_eret, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[11] , plat|cpu|cpu|D_iw[11], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~14 , plat|cpu|cpu|Equal62~14, Taller1, 1
instance = comp, \plat|cpu|cpu|D_op_bret , plat|cpu|cpu|D_op_bret, Taller1, 1
instance = comp, \plat|cpu|cpu|W_status_reg_pie~DUPLICATE , plat|cpu|cpu|W_status_reg_pie~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 , plat|cpu|cpu|W_status_reg_pie_inst_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal133~0 , plat|cpu|cpu|Equal133~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~8 , plat|cpu|cpu|Equal62~8, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~1 , plat|cpu|cpu|D_ctrl_exception~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_exception~2 , plat|cpu|cpu|D_ctrl_exception~2, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_exception , plat|cpu|cpu|R_ctrl_exception, Taller1, 1
instance = comp, \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 , plat|cpu|cpu|W_estatus_reg_inst_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_estatus_reg , plat|cpu|cpu|W_estatus_reg, Taller1, 1
instance = comp, \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 , plat|cpu|cpu|W_status_reg_pie_inst_nxt~1, Taller1, 1
instance = comp, \plat|cpu|cpu|W_status_reg_pie , plat|cpu|cpu|W_status_reg_pie, Taller1, 1
instance = comp, \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 , plat|cpu|cpu|W_bstatus_reg_inst_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_bstatus_reg , plat|cpu|cpu|W_bstatus_reg, Taller1, 1
instance = comp, \plat|cpu|cpu|E_control_rd_data[0]~0 , plat|cpu|cpu|E_control_rd_data[0]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_control_rd_data[0]~1 , plat|cpu|cpu|E_control_rd_data[0]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_control_rd_data[0]~2 , plat|cpu|cpu|E_control_rd_data[0]~2, Taller1, 1
instance = comp, \plat|cpu|cpu|W_control_rd_data[0] , plat|cpu|cpu|W_control_rd_data[0], Taller1, 1
instance = comp, \plat|cpu|cpu|R_compare_op[1] , plat|cpu|cpu|R_compare_op[1], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~1 , plat|cpu|cpu|Equal127~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_compare_op[0] , plat|cpu|cpu|R_compare_op[0], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~0 , plat|cpu|cpu|Equal127~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~8 , plat|cpu|cpu|Equal127~8, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~10 , plat|cpu|cpu|Equal127~10, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~2 , plat|cpu|cpu|Equal127~2, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~9 , plat|cpu|cpu|Equal127~9, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~5 , plat|cpu|cpu|Equal127~5, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~3 , plat|cpu|cpu|Equal127~3, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~4 , plat|cpu|cpu|Equal127~4, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~6 , plat|cpu|cpu|Equal127~6, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~7 , plat|cpu|cpu|Equal127~7, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~11 , plat|cpu|cpu|Equal127~11, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal127~12 , plat|cpu|cpu|Equal127~12, Taller1, 1
instance = comp, \plat|cpu|cpu|Add2~57 , plat|cpu|cpu|Add2~57, Taller1, 1
instance = comp, \plat|cpu|cpu|E_cmp_result~0 , plat|cpu|cpu|E_cmp_result~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_cmp_result , plat|cpu|cpu|W_cmp_result, Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wr_data[0]~31 , plat|cpu|cpu|W_rf_wr_data[0]~31, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[9] , plat|cpu|cpu|E_src2[9], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[7]~feeder , plat|cpu|cpu|F_pc[7]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[7] , plat|cpu|cpu|F_pc[7], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~2 , plat|cpu|cpu|F_iw~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[3]~DUPLICATE , plat|cpu|cpu|D_iw[3]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_st~0 , plat|cpu|cpu|D_ctrl_st~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_st , plat|cpu|cpu|R_ctrl_st, Taller1, 1
instance = comp, \plat|cpu|cpu|d_write_nxt~0 , plat|cpu|cpu|d_write_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_st_stall , plat|cpu|cpu|E_st_stall, Taller1, 1
instance = comp, \plat|cpu|cpu|d_write , plat|cpu|cpu|d_write, Taller1, 1
instance = comp, \plat|cpu|cpu|E_valid_from_R~0 , plat|cpu|cpu|E_valid_from_R~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_valid_from_R , plat|cpu|cpu|E_valid_from_R, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1~1 , plat|cpu|cpu|R_src1~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[8]~10 , plat|cpu|cpu|R_src1[8]~10, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[8] , plat|cpu|cpu|E_src1[8], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[6]~feeder , plat|cpu|cpu|F_pc[6]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[6] , plat|cpu|cpu|F_pc[6], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~4 , plat|cpu|cpu|F_iw~4, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[13]~DUPLICATE , plat|cpu|cpu|D_iw[13]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[7]~feeder , plat|cpu|cpu|E_src2[7]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[7] , plat|cpu|cpu|E_src2[7], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[5]~feeder , plat|cpu|cpu|F_pc[5]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[5] , plat|cpu|cpu|F_pc[5], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[2] , plat|cpu|cpu|D_iw[2], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~8 , plat|cpu|cpu|Equal0~8, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_retaddr~1 , plat|cpu|cpu|D_ctrl_retaddr~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_force_src2_zero~0 , plat|cpu|cpu|D_ctrl_force_src2_zero~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_force_src2_zero~1 , plat|cpu|cpu|D_ctrl_force_src2_zero~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_retaddr~2 , plat|cpu|cpu|D_ctrl_retaddr~2, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_retaddr~0 , plat|cpu|cpu|D_ctrl_retaddr~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_retaddr , plat|cpu|cpu|R_ctrl_retaddr, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br , plat|cpu|cpu|R_ctrl_br, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1~0 , plat|cpu|cpu|R_src1~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src1[6]~8 , plat|cpu|cpu|R_src1[6]~8, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src1[6] , plat|cpu|cpu|E_src1[6], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[4]~feeder , plat|cpu|cpu|F_pc[4]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[4] , plat|cpu|cpu|F_pc[4], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~7 , plat|cpu|cpu|F_iw~7, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[16]~DUPLICATE , plat|cpu|cpu|D_iw[16]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~10 , plat|cpu|cpu|Equal62~10, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_break_nxt , plat|cpu|cpu|R_ctrl_break_nxt, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_break , plat|cpu|cpu|R_ctrl_break, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc_sel_nxt.10~0 , plat|cpu|cpu|F_pc_sel_nxt.10~0, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[2]~DUPLICATE , plat|cpu|cpu|F_pc[2]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~1 , plat|cpu|cpu|F_iw~1, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[1] , plat|cpu|cpu|D_iw[1], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_jmp_direct~0 , plat|cpu|cpu|D_ctrl_jmp_direct~0, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~11 , plat|cpu|cpu|Equal62~11, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~12 , plat|cpu|cpu|Equal62~12, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~9 , plat|cpu|cpu|Equal62~9, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 , plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 , plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_uncond_cti_non_br , plat|cpu|cpu|R_ctrl_uncond_cti_non_br, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~3 , plat|cpu|cpu|Equal0~3, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_br_uncond , plat|cpu|cpu|R_ctrl_br_uncond, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc_sel_nxt~0 , plat|cpu|cpu|F_pc_sel_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0 , plat|cpu|cpu|F_pc_no_crst_nxt[3]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[3] , plat|cpu|cpu|F_pc[3], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~6 , plat|cpu|cpu|F_iw~6, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[15] , plat|cpu|cpu|D_iw[15], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal62~7 , plat|cpu|cpu|Equal62~7, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 , plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_force_src2_zero~2 , plat|cpu|cpu|D_ctrl_force_src2_zero~2, Taller1, 1
instance = comp, \plat|cpu|cpu|Equal0~10 , plat|cpu|cpu|Equal0~10, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_force_src2_zero~3 , plat|cpu|cpu|D_ctrl_force_src2_zero~3, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_force_src2_zero~4 , plat|cpu|cpu|D_ctrl_force_src2_zero~4, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE , plat|cpu|cpu|R_ctrl_force_src2_zero~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo[4]~1 , plat|cpu|cpu|R_src2_lo[4]~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[4] , plat|cpu|cpu|E_src2[4], Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[2]~feeder , plat|cpu|cpu|F_pc[2]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[2] , plat|cpu|cpu|F_pc[2], Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~8 , plat|cpu|cpu|F_iw~8, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[5]~DUPLICATE , plat|cpu|cpu|D_iw[5]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_hi_imm16~0 , plat|cpu|cpu|D_ctrl_hi_imm16~0, Taller1, 1
instance = comp, \plat|cpu|cpu|R_ctrl_hi_imm16 , plat|cpu|cpu|R_ctrl_hi_imm16, Taller1, 1
instance = comp, \plat|cpu|cpu|R_src2_lo[3]~3 , plat|cpu|cpu|R_src2_lo[3]~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_src2[3]~DUPLICATE , plat|cpu|cpu|E_src2[3]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[1]~feeder , plat|cpu|cpu|F_pc[1]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[1]~DUPLICATE , plat|cpu|cpu|F_pc[1]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[10] , plat|cpu|cpu|D_iw[10], Taller1, 1
instance = comp, \plat|cpu|cpu|Equal135~0 , plat|cpu|cpu|Equal135~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_ienable_reg[0]~0 , plat|cpu|cpu|W_ienable_reg[0]~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_ienable_reg[0] , plat|cpu|cpu|W_ienable_reg[0], Taller1, 1
instance = comp, \plat|cpu|cpu|W_ipending_reg_nxt~0 , plat|cpu|cpu|W_ipending_reg_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_ipending_reg[0] , plat|cpu|cpu|W_ipending_reg[0], Taller1, 1
instance = comp, \plat|cpu|cpu|intr_req , plat|cpu|cpu|intr_req, Taller1, 1
instance = comp, \plat|cpu|cpu|F_iw~0 , plat|cpu|cpu|F_iw~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[4] , plat|cpu|cpu|D_iw[4], Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_alu_subtract~0 , plat|cpu|cpu|D_ctrl_alu_subtract~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_ctrl_alu_subtract~1 , plat|cpu|cpu|D_ctrl_alu_subtract~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_sub~0 , plat|cpu|cpu|E_alu_sub~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_alu_sub , plat|cpu|cpu|E_alu_sub, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[0]~feeder , plat|cpu|cpu|F_pc[0]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|F_pc[0] , plat|cpu|cpu|F_pc[0], Taller1, 1
instance = comp, \plat|cpu|cpu|D_iw[0]~DUPLICATE , plat|cpu|cpu|D_iw[0]~DUPLICATE, Taller1, 1
instance = comp, \plat|cpu|cpu|E_stall~0 , plat|cpu|cpu|E_stall~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 , plat|cpu|cpu|av_ld_waiting_for_data_nxt~0, Taller1, 1
instance = comp, \plat|cpu|cpu|av_ld_waiting_for_data , plat|cpu|cpu|av_ld_waiting_for_data, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder , plat|cpu|cpu|E_shift_rot_cnt[0]~feeder, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell , plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[0] , plat|cpu|cpu|E_shift_rot_cnt[0], Taller1, 1
instance = comp, \plat|cpu|cpu|Add3~3 , plat|cpu|cpu|Add3~3, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[1] , plat|cpu|cpu|E_shift_rot_cnt[1], Taller1, 1
instance = comp, \plat|cpu|cpu|Add3~2 , plat|cpu|cpu|Add3~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[2] , plat|cpu|cpu|E_shift_rot_cnt[2], Taller1, 1
instance = comp, \plat|cpu|cpu|Add3~1 , plat|cpu|cpu|Add3~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[3] , plat|cpu|cpu|E_shift_rot_cnt[3], Taller1, 1
instance = comp, \plat|cpu|cpu|Add3~0 , plat|cpu|cpu|Add3~0, Taller1, 1
instance = comp, \plat|cpu|cpu|E_shift_rot_cnt[4] , plat|cpu|cpu|E_shift_rot_cnt[4], Taller1, 1
instance = comp, \plat|cpu|cpu|E_stall~1 , plat|cpu|cpu|E_stall~1, Taller1, 1
instance = comp, \plat|cpu|cpu|E_stall~2 , plat|cpu|cpu|E_stall~2, Taller1, 1
instance = comp, \plat|cpu|cpu|E_stall~3 , plat|cpu|cpu|E_stall~3, Taller1, 1
instance = comp, \plat|cpu|cpu|W_valid~0 , plat|cpu|cpu|W_valid~0, Taller1, 1
instance = comp, \plat|cpu|cpu|W_valid , plat|cpu|cpu|W_valid, Taller1, 1
instance = comp, \plat|cpu|cpu|D_wr_dst_reg~0 , plat|cpu|cpu|D_wr_dst_reg~0, Taller1, 1
instance = comp, \plat|cpu|cpu|D_wr_dst_reg , plat|cpu|cpu|D_wr_dst_reg, Taller1, 1
instance = comp, \plat|cpu|cpu|R_wr_dst_reg , plat|cpu|cpu|R_wr_dst_reg, Taller1, 1
instance = comp, \plat|cpu|cpu|W_rf_wren , plat|cpu|cpu|W_rf_wren, Taller1, 1
instance = comp, \plat|cpu|cpu|d_writedata[0] , plat|cpu|cpu|d_writedata[0], Taller1, 1
instance = comp, \plat|leds|data_out[0]~feeder , plat|leds|data_out[0]~feeder, Taller1, 1
instance = comp, \plat|leds|data_out[0] , plat|leds|data_out[0], Taller1, 1
