{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493277585748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493277585753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:19:45 2017 " "Processing started: Thu Apr 27 15:19:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493277585753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277585753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER " "Command: quartus_map --read_settings_files=on --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277585753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493277586036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493277586036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quick_answer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quick_answer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QUICK_ANSWER-BEHAV " "Found design unit 1: QUICK_ANSWER-BEHAV" {  } { { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595921 ""} { "Info" "ISGN_ENTITY_NAME" "1 QUICK_ANSWER " "Found entity 1: QUICK_ANSWER" {  } { { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_DIV-BEHAV " "Found design unit 1: FREQ_DIV-BEHAV" {  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595923 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DIV " "Found entity 1: FREQ_DIV" {  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flow_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flow_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLOW_CTRL-BEHAV " "Found design unit 1: FLOW_CTRL-BEHAV" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595924 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLOW_CTRL " "Found entity 1: FLOW_CTRL" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_SCAN-BEHAV " "Found design unit 1: KEY_SCAN-BEHAV" {  } { { "KEY_SCAN.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/KEY_SCAN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595925 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_SCAN " "Found entity 1: KEY_SCAN" {  } { { "KEY_SCAN.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/KEY_SCAN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493277595925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QUICK_ANSWER " "Elaborating entity \"QUICK_ANSWER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493277595952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DIV FREQ_DIV:U0 " "Elaborating entity \"FREQ_DIV\" for hierarchy \"FREQ_DIV:U0\"" {  } { { "QUICK_ANSWER.vhd" "U0" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493277595960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOW_CTRL FLOW_CTRL:U1 " "Elaborating entity \"FLOW_CTRL\" for hierarchy \"FLOW_CTRL:U1\"" {  } { { "QUICK_ANSWER.vhd" "U1" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493277595972 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED FLOW_CTRL.vhd(37) " "VHDL Process Statement warning at FLOW_CTRL.vhd(37): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493277595972 "|QUICK_ANSWER|FLOW_CTRL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] FLOW_CTRL.vhd(37) " "Inferred latch for \"LED\[0\]\" at FLOW_CTRL.vhd(37)" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595972 "|QUICK_ANSWER|FLOW_CTRL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] FLOW_CTRL.vhd(37) " "Inferred latch for \"LED\[1\]\" at FLOW_CTRL.vhd(37)" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595973 "|QUICK_ANSWER|FLOW_CTRL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] FLOW_CTRL.vhd(37) " "Inferred latch for \"LED\[2\]\" at FLOW_CTRL.vhd(37)" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277595973 "|QUICK_ANSWER|FLOW_CTRL:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_SCAN KEY_SCAN:U2 " "Elaborating entity \"KEY_SCAN\" for hierarchy \"KEY_SCAN:U2\"" {  } { { "QUICK_ANSWER.vhd" "U2" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493277595981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493277596658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493277597225 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493277597225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493277597290 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493277597290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493277597290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493277597290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493277597316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:19:57 2017 " "Processing ended: Thu Apr 27 15:19:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493277597316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493277597316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493277597316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493277597316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1493277598487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493277598492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:19:58 2017 " "Processing started: Thu Apr 27 15:19:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493277598492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493277598492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493277598492 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493277598590 ""}
{ "Info" "0" "" "Project  = QUICK-ANSWER" {  } {  } 0 0 "Project  = QUICK-ANSWER" 0 0 "Fitter" 0 0 1493277598590 ""}
{ "Info" "0" "" "Revision = QUICK-ANSWER" {  } {  } 0 0 "Revision = QUICK-ANSWER" 0 0 "Fitter" 0 0 1493277598590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1493277598657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493277598658 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "QUICK-ANSWER EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"QUICK-ANSWER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493277598679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493277598748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493277598748 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493277598861 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493277598945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493277598945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493277598945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493277598945 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493277598946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493277598946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493277598946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493277598946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493277598947 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1493277599392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUICK-ANSWER.sdc " "Synopsys Design Constraints File file not found: 'QUICK-ANSWER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493277599393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493277599393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493277599395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493277599396 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493277599396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHZ~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50MHZ~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493277599408 ""}  } { { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493277599408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_DIV:U0\|CLK_1KHZ  " "Automatically promoted node FREQ_DIV:U0\|CLK_1KHZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQ_DIV:U0\|CLK_1KHZ~3 " "Destination node FREQ_DIV:U0\|CLK_1KHZ~3" {  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQ_DIV:U0\|CLK_1KHZ~4 " "Destination node FREQ_DIV:U0\|CLK_1KHZ~4" {  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQ_DIV:U0\|CLK_1KHZ~5 " "Destination node FREQ_DIV:U0\|CLK_1KHZ~5" {  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493277599408 ""}  } { { "FREQ_DIV.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FREQ_DIV.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493277599408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FLOW_CTRL:U1\|ST  " "Automatically promoted node FLOW_CTRL:U1\|ST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLOW_CTRL:U1\|ST~0 " "Destination node FLOW_CTRL:U1\|ST~0" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLOW_CTRL:U1\|ST~1 " "Destination node FLOW_CTRL:U1\|ST~1" {  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[3\]~output " "Destination node LED\[3\]~output" {  } { { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493277599408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493277599408 ""}  } { { "FLOW_CTRL.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/FLOW_CTRL.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493277599408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493277599603 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493277599603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493277599603 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493277599604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493277599604 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493277599605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493277599605 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493277599605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493277599605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493277599606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493277599606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493277599614 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493277599616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493277600049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493277600085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493277600098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493277600454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493277600454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493277600654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493277601092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493277601092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493277601337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493277601337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493277601341 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493277601468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493277601473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493277601613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493277601613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493277601751 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493277602133 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL E1 " "Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493277602405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_CLIENT\[0\] 3.3-V LVTTL E16 " "Pin KEY_CLIENT\[0\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY_CLIENT[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_CLIENT\[0\]" } } } } { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493277602405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_CLIENT\[1\] 3.3-V LVTTL M16 " "Pin KEY_CLIENT\[1\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY_CLIENT[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_CLIENT\[1\]" } } } } { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493277602405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_CLIENT\[2\] 3.3-V LVTTL M15 " "Pin KEY_CLIENT\[2\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY_CLIENT[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_CLIENT\[2\]" } } } } { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493277602405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_MASTER 3.3-V LVTTL N13 " "Pin KEY_MASTER uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY_MASTER } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_MASTER" } } } } { "QUICK_ANSWER.vhd" "" { Text "D:/Develop/FPGA/Project/QUICK-ANSWER/QUICK_ANSWER.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/QUICK-ANSWER/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493277602405 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493277602405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Develop/FPGA/Project/QUICK-ANSWER/output_files/QUICK-ANSWER.fit.smsg " "Generated suppressed messages file D:/Develop/FPGA/Project/QUICK-ANSWER/output_files/QUICK-ANSWER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493277602446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1399 " "Peak virtual memory: 1399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493277602785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:20:02 2017 " "Processing ended: Thu Apr 27 15:20:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493277602785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493277602785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493277602785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493277602785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493277603799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493277603805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:20:03 2017 " "Processing started: Thu Apr 27 15:20:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493277603805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493277603805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off QUICK-ANSWER -c QUICK-ANSWER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493277603805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1493277604076 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493277604391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493277604409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493277604549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:20:04 2017 " "Processing ended: Thu Apr 27 15:20:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493277604549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493277604549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493277604549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493277604549 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493277605342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493277605893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493277605899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:20:05 2017 " "Processing started: Thu Apr 27 15:20:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493277605899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277605899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta QUICK-ANSWER -c QUICK-ANSWER " "Command: quartus_sta QUICK-ANSWER -c QUICK-ANSWER" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277605899 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1493277606001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606182 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUICK-ANSWER.sdc " "Synopsys Design Constraints File file not found: 'QUICK-ANSWER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ " "create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1493277606364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQ_DIV:U0\|CLK_1KHZ FREQ_DIV:U0\|CLK_1KHZ " "create_clock -period 1.000 -name FREQ_DIV:U0\|CLK_1KHZ FREQ_DIV:U0\|CLK_1KHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1493277606364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FLOW_CTRL:U1\|ST FLOW_CTRL:U1\|ST " "create_clock -period 1.000 -name FLOW_CTRL:U1\|ST FLOW_CTRL:U1\|ST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1493277606364 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606364 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606366 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1493277606367 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493277606373 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493277606384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.984 " "Worst-case setup slack is -3.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.984             -34.914 CLK_50MHZ  " "   -3.984             -34.914 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492              -7.473 FLOW_CTRL:U1\|ST  " "   -2.492              -7.473 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155             -30.405 FREQ_DIV:U0\|CLK_1KHZ  " "   -1.155             -30.405 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 FREQ_DIV:U0\|CLK_1KHZ  " "    0.453               0.000 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 CLK_50MHZ  " "    0.525               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 FLOW_CTRL:U1\|ST  " "    1.969               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.766 CLK_50MHZ  " "   -3.000             -29.766 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 FREQ_DIV:U0\|CLK_1KHZ  " "   -1.487             -53.532 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 FLOW_CTRL:U1\|ST  " "    0.469               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493277606452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493277606723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.736 " "Worst-case setup slack is -3.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.736             -30.331 CLK_50MHZ  " "   -3.736             -30.331 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402              -7.206 FLOW_CTRL:U1\|ST  " "   -2.402              -7.206 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940             -24.305 FREQ_DIV:U0\|CLK_1KHZ  " "   -0.940             -24.305 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 FREQ_DIV:U0\|CLK_1KHZ  " "    0.402               0.000 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 CLK_50MHZ  " "    0.435               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.020               0.000 FLOW_CTRL:U1\|ST  " "    2.020               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.766 CLK_50MHZ  " "   -3.000             -29.766 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -56.322 FREQ_DIV:U0\|CLK_1KHZ  " "   -1.487             -56.322 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 FLOW_CTRL:U1\|ST  " "    0.380               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606760 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493277606832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493277606954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.098 " "Worst-case setup slack is -1.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -5.638 CLK_50MHZ  " "   -1.098              -5.638 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -1.981 FLOW_CTRL:U1\|ST  " "   -0.661              -1.981 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 FREQ_DIV:U0\|CLK_1KHZ  " "    0.055               0.000 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLK_50MHZ  " "    0.150               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 FREQ_DIV:U0\|CLK_1KHZ  " "    0.186               0.000 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 FLOW_CTRL:U1\|ST  " "    0.962               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.378 CLK_50MHZ  " "   -3.000             -26.378 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 FREQ_DIV:U0\|CLK_1KHZ  " "   -1.000             -36.000 FREQ_DIV:U0\|CLK_1KHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 FLOW_CTRL:U1\|ST  " "    0.392               0.000 FLOW_CTRL:U1\|ST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493277606991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277606991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277607461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277607461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493277607544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:20:07 2017 " "Processing ended: Thu Apr 27 15:20:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493277607544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493277607544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493277607544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277607544 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493277608230 ""}
