Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Fri Jul 11 08:37:14 2014
| Host         : Xilinx-28 running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file uart_led_control_sets_placed.rpt
| Design       : uart_led
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     8 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-------------------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+-------------------------------+------------------+----------------+
|  clk_pin_IBUF_BUFG | uart_rx_i0/uart_rx_ctl_i0/E[0] | meta_harden_rst_i0/rst_clk_rx |                1 |              8 |
|  clk_pin_IBUF_BUFG |                                | meta_harden_rst_i0/rst_clk_rx |                6 |             14 |
|  clk_pin_IBUF_BUFG |                                |                               |                7 |             18 |
+--------------------+--------------------------------+-------------------------------+------------------+----------------+


