$date
	Sat Jun 28 22:14:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 4 ! outs [3:0] $end
$var reg 1 " clk $end
$var reg 4 # ins [3:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ ins [3:0] $end
$var wire 4 % outs [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
0,
x+
0*
x)
0(
x'
0&
bx %
b0 $
b0 #
0"
bx !
$end
#5
0'
0)
0+
b0 !
b0 %
0-
1"
#10
1(
1,
0"
b1010 #
b1010 $
#15
1-
b1010 !
b1010 %
1)
1"
#20
0(
1*
0"
b1100 #
b1100 $
#25
0)
b1100 !
b1100 %
1+
1"
#30
1&
1(
0,
0"
b111 #
b111 $
#35
0-
1)
b111 !
b111 %
1'
1"
#40
0(
0*
0"
b1 #
b1 $
#45
0)
b1 !
b1 %
0+
1"
#50
0"
#55
1"
#60
0"
