 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:03:50 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.96
  Critical Path Slack:          -0.17
  Critical Path Clk Period:      1.92
  Total Negative Slack:         -7.63
  No. of Violating Paths:       57.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1819
  Buf/Inv Cell Count:             262
  Buf Cell Count:                  23
  Inv Cell Count:                 239
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1624
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3317.849939
  Noncombinational Area:  1290.543274
  Buf/Inv Area:            374.862402
  Total Buffer Area:            67.86
  Total Inverter Area:         307.01
  Macro/Black Box Area:      0.000000
  Net Area:               1090.609497
  -----------------------------------
  Cell Area:              4608.393212
  Design Area:            5699.002709


  Design Rules
  -----------------------------------
  Total Number of Nets:          2062
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                  3.25
  Mapping Optimization:               51.15
  -----------------------------------------
  Overall Compile Time:               63.50
  Overall Compile Wall Clock Time:    64.63

  --------------------------------------------------------------------

  Design  WNS: 0.17  TNS: 7.63  Number of Violating Paths: 57


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
