LSE_CPS_ID_1 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_2 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:13[32:45]"
LSE_CPS_ID_3 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:12[32:45]"
LSE_CPS_ID_4 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_5 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_6 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_7 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[15:16]"
LSE_CPS_ID_8 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[15:16]"
LSE_CPS_ID_9 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[15:16]"
LSE_CPS_ID_10 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[15:16]"
LSE_CPS_ID_11 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[13:14]"
LSE_CPS_ID_12 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[13:14]"
LSE_CPS_ID_13 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[13:14]"
LSE_CPS_ID_14 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:2[13:14]"
LSE_CPS_ID_15 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_16 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_17 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_18 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_19 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:3[14:21]"
LSE_CPS_ID_20 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_21 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:12[32:45]"
LSE_CPS_ID_22 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_23 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:13[32:45]"
LSE_CPS_ID_24 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_25 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:34[20:42]"
LSE_CPS_ID_26 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_27 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_28 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_29 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_30 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:26[20:49]"
LSE_CPS_ID_31 "d:/rtl_fpga/verilog/aula36_wallace/full_adder_wallace.v:13[20] 18[2]"
LSE_CPS_ID_32 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:29[20:42]"
LSE_CPS_ID_33 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_34 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_35 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:12[32:45]"
LSE_CPS_ID_36 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_37 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:13[32:45]"
LSE_CPS_ID_38 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:11[32:45]"
LSE_CPS_ID_39 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_40 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_41 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:12[32:45]"
LSE_CPS_ID_42 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:12[32:45]"
LSE_CPS_ID_43 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_44 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:10[32:45]"
LSE_CPS_ID_45 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:36[20:46]"
LSE_CPS_ID_46 "d:/rtl_fpga/verilog/aula36_wallace/full_adder_wallace.v:13[20] 18[2]"
LSE_CPS_ID_47 "d:/rtl_fpga/verilog/aula36_wallace/full_adder_wallace.v:6[20] 11[2]"
LSE_CPS_ID_48 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:27[20:44]"
LSE_CPS_ID_49 "d:/rtl_fpga/verilog/aula36_wallace/wallace_estrutural.v:13[32:45]"
