#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x556479c93740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x556479ce00e0_0 .net "ALU_Code", 2 0, v0x556479cdc0e0_0;  1 drivers
v0x556479ce01c0_0 .net "Carry", 0 0, L_0x556479ce1d40;  1 drivers
v0x556479ce0280_0 .net "alumuxout", 15 0, v0x556479cdc5c0_0;  1 drivers
v0x556479ce0370_0 .net "aluop", 0 0, v0x556479cdcc80_0;  1 drivers
v0x556479ce0460_0 .net "branch", 0 0, v0x556479cdcd40_0;  1 drivers
v0x556479ce0550_0 .var "clk", 0 0;
v0x556479ce0640_0 .net "func", 3 0, L_0x556479ce1a20;  1 drivers
v0x556479ce06e0_0 .net "immediate", 6 0, L_0x556479ce1b10;  1 drivers
v0x556479ce0780_0 .net "instruction", 15 0, L_0x556479ce24f0;  1 drivers
v0x556479ce08b0_0 .net "isZero", 0 0, L_0x556479ce1dd0;  1 drivers
v0x556479ce0980_0 .net "jump", 0 0, v0x556479cdcde0_0;  1 drivers
v0x556479ce0a50_0 .net "mem_out", 15 0, v0x556479cddf50_0;  1 drivers
v0x556479ce0af0_0 .net "memmuxresult", 15 0, v0x556479cde6c0_0;  1 drivers
v0x556479ce0be0_0 .net "memtoreg", 0 0, v0x556479cdceb0_0;  1 drivers
v0x556479ce0cd0_0 .net "memwrite", 0 0, v0x556479cdcf70_0;  1 drivers
v0x556479ce0dc0_0 .net "opcode", 2 0, L_0x556479ce16e0;  1 drivers
v0x556479ce0eb0_0 .var "pc", 15 0;
v0x556479ce0f50_0 .net "rd", 2 0, L_0x556479ce1980;  1 drivers
v0x556479ce0ff0_0 .net "read1", 15 0, L_0x556479ce2020;  1 drivers
v0x556479ce10e0_0 .net "read2", 15 0, L_0x556479ce2300;  1 drivers
v0x556479ce1180_0 .net "reg_dest", 0 0, v0x556479cdd140_0;  1 drivers
v0x556479ce1270_0 .net "reg_result", 2 0, v0x556479cdfec0_0;  1 drivers
v0x556479ce1380_0 .net "regwrite", 0 0, v0x556479cdd1e0_0;  1 drivers
v0x556479ce1470_0 .net "res", 15 0, L_0x556479ce1c40;  1 drivers
v0x556479ce1530_0 .net "rs", 2 0, L_0x556479ce17f0;  1 drivers
v0x556479ce15f0_0 .net "rt", 2 0, L_0x556479ce18e0;  1 drivers
L_0x556479ce16e0 .part L_0x556479ce24f0, 13, 3;
L_0x556479ce17f0 .part L_0x556479ce24f0, 10, 3;
L_0x556479ce18e0 .part L_0x556479ce24f0, 7, 3;
L_0x556479ce1980 .part L_0x556479ce24f0, 4, 3;
L_0x556479ce1a20 .part L_0x556479ce24f0, 0, 4;
L_0x556479ce1b10 .part L_0x556479ce24f0, 0, 7;
S_0x556479c938d0 .scope module, "alu_test" "alu" 2 44, 3 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x556479ce1c40 .functor BUFZ 16, v0x556479cdbac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x556479ce1d40 .functor BUFZ 1, v0x556479cdbba0_0, C4<0>, C4<0>, C4<0>;
L_0x556479ce1dd0 .functor BUFZ 1, v0x556479cdbd20_0, C4<0>, C4<0>, C4<0>;
v0x556479cbaa00_0 .net "A", 15 0, L_0x556479ce2020;  alias, 1 drivers
v0x556479cdb780_0 .net "ALU_Code", 2 0, v0x556479cdc0e0_0;  alias, 1 drivers
v0x556479cdb860_0 .net "ALU_Out", 15 0, L_0x556479ce1c40;  alias, 1 drivers
v0x556479cdb920_0 .net "B", 15 0, v0x556479cdc5c0_0;  alias, 1 drivers
v0x556479cdba00_0 .net "Carry", 0 0, L_0x556479ce1d40;  alias, 1 drivers
v0x556479cdbac0_0 .var "Result", 15 0;
v0x556479cdbba0_0 .var "carry", 0 0;
v0x556479cdbc60_0 .net "isZero", 0 0, L_0x556479ce1dd0;  alias, 1 drivers
v0x556479cdbd20_0 .var "iszero", 0 0;
E_0x556479cb2320 .event edge, v0x556479cdb780_0, v0x556479cbaa00_0, v0x556479cdb920_0, v0x556479cdbac0_0;
S_0x556479cdbea0 .scope module, "aluctrl_test" "aluctrl" 2 50, 4 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x556479cdc0e0_0 .var "ALU_Code", 2 0;
v0x556479cdc1c0_0 .net "func", 3 0, L_0x556479ce1a20;  alias, 1 drivers
v0x556479cdc280_0 .net "opcode", 2 0, L_0x556479ce16e0;  alias, 1 drivers
E_0x556479cb20a0 .event edge, v0x556479cdc280_0, v0x556479cdc1c0_0;
S_0x556479cdc3c0 .scope module, "alumux_test" "alumux" 2 48, 5 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "aluop";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x556479cdc5c0_0 .var "alumuxout", 15 0;
v0x556479cdc680_0 .net "aluop", 0 0, v0x556479cdcc80_0;  alias, 1 drivers
v0x556479cdc720_0 .net "immediate", 6 0, L_0x556479ce1b10;  alias, 1 drivers
v0x556479cdc7e0_0 .net "read2", 15 0, L_0x556479ce2300;  alias, 1 drivers
E_0x556479cc1520 .event edge, v0x556479cdc680_0, v0x556479cdc7e0_0, v0x556479cdc720_0;
S_0x556479cdc940 .scope module, "control_test" "control" 2 49, 6 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "aluop";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x556479cdcc80_0 .var "aluop", 0 0;
v0x556479cdcd40_0 .var "branch", 0 0;
v0x556479cdcde0_0 .var "jump", 0 0;
v0x556479cdceb0_0 .var "memtoreg", 0 0;
v0x556479cdcf70_0 .var "memwrite", 0 0;
v0x556479cdd080_0 .net "opcode", 2 0, L_0x556479ce16e0;  alias, 1 drivers
v0x556479cdd140_0 .var "reg_dest", 0 0;
v0x556479cdd1e0_0 .var "regwrite", 0 0;
E_0x556479cc15a0 .event edge, v0x556479cdc280_0;
S_0x556479cdd3f0 .scope module, "imem_test" "imem" 2 47, 7 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x556479ce24f0 .functor BUFZ 16, L_0x556479ce2400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x556479cdd5f0_0 .net *"_ivl_0", 15 0, L_0x556479ce2400;  1 drivers
v0x556479cdd6f0_0 .net "instruction", 15 0, L_0x556479ce24f0;  alias, 1 drivers
v0x556479cdd7d0_0 .net "pc", 15 0, v0x556479ce0eb0_0;  1 drivers
v0x556479cdd890 .array "ram", 255 0, 15 0;
L_0x556479ce2400 .array/port v0x556479cdd890, v0x556479ce0eb0_0;
S_0x556479cdd9b0 .scope module, "mem_test" "mem" 2 51, 8 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
v0x556479cddca0_0 .net "address", 15 0, L_0x556479ce1c40;  alias, 1 drivers
v0x556479cdddb0_0 .net "clk", 0 0, v0x556479ce0550_0;  1 drivers
v0x556479cdde50_0 .net "data_in", 15 0, L_0x556479ce2300;  alias, 1 drivers
v0x556479cddf50_0 .var "data_out", 15 0;
v0x556479cde010 .array "ram", 255 0, 15 0;
v0x556479cde120_0 .net "we", 0 0, v0x556479cdcf70_0;  alias, 1 drivers
E_0x556479cddc40 .event posedge, v0x556479cdddb0_0;
S_0x556479cde270 .scope module, "memmux_test" "memmux" 2 52, 9 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x556479cde4d0_0 .net "alu_result", 15 0, L_0x556479ce1c40;  alias, 1 drivers
v0x556479cde600_0 .net "data_from_mem", 15 0, v0x556479cddf50_0;  alias, 1 drivers
v0x556479cde6c0_0 .var "memmuxout", 15 0;
v0x556479cde790_0 .net "memtoreg", 0 0, v0x556479cdceb0_0;  alias, 1 drivers
E_0x556479cde450 .event edge, v0x556479cdceb0_0, v0x556479cdb860_0, v0x556479cddf50_0;
S_0x556479cde8f0 .scope module, "reg_test" "regfile" 2 46, 10 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x556479ce2020 .functor BUFZ 16, L_0x556479ce1e90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x556479ce2300 .functor BUFZ 16, L_0x556479ce20e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x556479cdebf0_0 .net *"_ivl_0", 15 0, L_0x556479ce1e90;  1 drivers
v0x556479cdecf0_0 .net *"_ivl_10", 4 0, L_0x556479ce2180;  1 drivers
L_0x7ff9291d6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556479cdedd0_0 .net *"_ivl_13", 1 0, L_0x7ff9291d6060;  1 drivers
v0x556479cdee90_0 .net *"_ivl_2", 4 0, L_0x556479ce1f30;  1 drivers
L_0x7ff9291d6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556479cdef70_0 .net *"_ivl_5", 1 0, L_0x7ff9291d6018;  1 drivers
v0x556479cdf0a0_0 .net *"_ivl_8", 15 0, L_0x556479ce20e0;  1 drivers
v0x556479cdf180_0 .net "clk", 0 0, v0x556479ce0550_0;  alias, 1 drivers
v0x556479cdf220_0 .net "read1", 15 0, L_0x556479ce2020;  alias, 1 drivers
v0x556479cdf2f0_0 .net "read2", 15 0, L_0x556479ce2300;  alias, 1 drivers
v0x556479cdf390 .array "reg8", 0 7, 15 0;
v0x556479cdf450_0 .net "rega", 2 0, L_0x556479ce17f0;  alias, 1 drivers
v0x556479cdf530_0 .net "regb", 2 0, L_0x556479ce18e0;  alias, 1 drivers
v0x556479cdf610_0 .net "wreg", 2 0, v0x556479cdfec0_0;  alias, 1 drivers
v0x556479cdf6f0_0 .net "write_en", 0 0, v0x556479cdd1e0_0;  alias, 1 drivers
v0x556479cdf790_0 .net "writedata", 15 0, v0x556479cde6c0_0;  alias, 1 drivers
L_0x556479ce1e90 .array/port v0x556479cdf390, L_0x556479ce1f30;
L_0x556479ce1f30 .concat [ 3 2 0 0], L_0x556479ce17f0, L_0x7ff9291d6018;
L_0x556479ce20e0 .array/port v0x556479cdf390, L_0x556479ce2180;
L_0x556479ce2180 .concat [ 3 2 0 0], L_0x556479ce18e0, L_0x7ff9291d6060;
S_0x556479cdf990 .scope module, "regfilemux_test" "regfilemux" 2 45, 11 1 0, S_0x556479c93740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x556479cdfcd0_0 .net "rd", 2 0, L_0x556479ce1980;  alias, 1 drivers
v0x556479cdfdd0_0 .net "reg_dest", 0 0, v0x556479cdd140_0;  alias, 1 drivers
v0x556479cdfec0_0 .var "reg_result", 2 0;
v0x556479cdffc0_0 .net "rt", 2 0, L_0x556479ce18e0;  alias, 1 drivers
E_0x556479cdfc50 .event edge, v0x556479cdd140_0, v0x556479cdfcd0_0, v0x556479cdf530_0;
    .scope S_0x556479c938d0;
T_0 ;
    %wait E_0x556479cb2320;
    %load/vec4 v0x556479cdb780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %add;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x556479cbaa00_0;
    %pad/u 17;
    %load/vec4 v0x556479cdb920_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %store/vec4 v0x556479cdbba0_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x556479cbaa00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %and;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %or;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x556479cbaa00_0;
    %inv;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x556479cbaa00_0;
    %load/vec4 v0x556479cdb920_0;
    %xor;
    %store/vec4 v0x556479cdbac0_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x556479cdbac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x556479cdbd20_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556479cdf990;
T_1 ;
    %wait E_0x556479cdfc50;
    %load/vec4 v0x556479cdfdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x556479cdfcd0_0;
    %store/vec4 v0x556479cdfec0_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x556479cdffc0_0;
    %store/vec4 v0x556479cdfec0_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556479cde8f0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x556479cde8f0;
T_3 ;
    %wait E_0x556479cddc40;
    %load/vec4 v0x556479cdf6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x556479cdf790_0;
    %load/vec4 v0x556479cdf610_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cdf390, 0, 4;
T_3.0 ;
    %vpi_call 10 25 "$monitor", "reg 0 %d reg2 %d", &A<v0x556479cdf390, 0>, &A<v0x556479cdf390, 2> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x556479cdd3f0;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x556479cdd890 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x556479cdc3c0;
T_5 ;
    %wait E_0x556479cc1520;
    %load/vec4 v0x556479cdc680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x556479cdc7e0_0;
    %store/vec4 v0x556479cdc5c0_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x556479cdc720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556479cdc5c0_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556479cdc940;
T_6 ;
    %wait E_0x556479cc15a0;
    %load/vec4 v0x556479cdd080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdd1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdd140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdceb0_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdd1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdcc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdd140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdceb0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdd1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdcc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556479cdd140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479cdceb0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556479cdbea0;
T_7 ;
    %wait E_0x556479cb20a0;
    %load/vec4 v0x556479cdc280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x556479cdc1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556479cdc0e0_0, 0, 3;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556479cdd9b0;
T_8 ;
    %wait E_0x556479cddc40;
    %load/vec4 v0x556479cde120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 8 14 "$display", "%b %b", v0x556479cdde50_0, v0x556479cddca0_0 {0 0 0};
    %load/vec4 v0x556479cdde50_0;
    %ix/getv 3, v0x556479cddca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556479cde010, 0, 4;
T_8.0 ;
    %ix/getv 4, v0x556479cddca0_0;
    %load/vec4a v0x556479cde010, 4;
    %assign/vec4 v0x556479cddf50_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556479cde270;
T_9 ;
    %wait E_0x556479cde450;
    %load/vec4 v0x556479cde790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x556479cde4d0_0;
    %store/vec4 v0x556479cde6c0_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x556479cde600_0;
    %store/vec4 v0x556479cde6c0_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556479c93740;
T_10 ;
    %wait E_0x556479cddc40;
    %vpi_call 2 60 "$display", "pc : %b instruction : %b", v0x556479ce0eb0_0, v0x556479ce0780_0 {0 0 0};
    %load/vec4 v0x556479ce0eb0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x556479ce0eb0_0, 0, 16;
    %load/vec4 v0x556479ce0eb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 63 "$finish" {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556479c93740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556479ce0550_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556479ce0eb0_0, 0, 16;
    %vpi_call 2 70 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, v0x556479ce0550_0, v0x556479ce1470_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x556479c93740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x556479ce0550_0;
    %inv;
    %store/vec4 v0x556479ce0550_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./aluctrl.v";
    "./alumux.v";
    "./control.v";
    "./imem.v";
    "./mem.v";
    "./memmux.v";
    "./regfile.v";
    "./regfilemux.v";
