// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hotspot_HW_hotspot_HW,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.430900,HLS_SYN_LAT=262837560,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5765,HLS_SYN_LUT=4795,HLS_VERSION=2020_2_2}" *)

module hotspot_HW (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        result,
        result_ap_vld,
        temp_i,
        temp_o,
        temp_o_ap_vld,
        power,
        Cap,
        Rx,
        Ry,
        Rz,
        dt,
        amb_temp
);

parameter    ap_ST_fsm_state1 = 105'd1;
parameter    ap_ST_fsm_state2 = 105'd2;
parameter    ap_ST_fsm_state3 = 105'd4;
parameter    ap_ST_fsm_state4 = 105'd8;
parameter    ap_ST_fsm_state5 = 105'd16;
parameter    ap_ST_fsm_state6 = 105'd32;
parameter    ap_ST_fsm_state7 = 105'd64;
parameter    ap_ST_fsm_state8 = 105'd128;
parameter    ap_ST_fsm_state9 = 105'd256;
parameter    ap_ST_fsm_state10 = 105'd512;
parameter    ap_ST_fsm_state11 = 105'd1024;
parameter    ap_ST_fsm_state12 = 105'd2048;
parameter    ap_ST_fsm_state13 = 105'd4096;
parameter    ap_ST_fsm_state14 = 105'd8192;
parameter    ap_ST_fsm_state15 = 105'd16384;
parameter    ap_ST_fsm_state16 = 105'd32768;
parameter    ap_ST_fsm_state17 = 105'd65536;
parameter    ap_ST_fsm_state18 = 105'd131072;
parameter    ap_ST_fsm_state19 = 105'd262144;
parameter    ap_ST_fsm_state20 = 105'd524288;
parameter    ap_ST_fsm_state21 = 105'd1048576;
parameter    ap_ST_fsm_state22 = 105'd2097152;
parameter    ap_ST_fsm_state23 = 105'd4194304;
parameter    ap_ST_fsm_state24 = 105'd8388608;
parameter    ap_ST_fsm_state25 = 105'd16777216;
parameter    ap_ST_fsm_state26 = 105'd33554432;
parameter    ap_ST_fsm_state27 = 105'd67108864;
parameter    ap_ST_fsm_state28 = 105'd134217728;
parameter    ap_ST_fsm_state29 = 105'd268435456;
parameter    ap_ST_fsm_state30 = 105'd536870912;
parameter    ap_ST_fsm_state31 = 105'd1073741824;
parameter    ap_ST_fsm_state32 = 105'd2147483648;
parameter    ap_ST_fsm_state33 = 105'd4294967296;
parameter    ap_ST_fsm_state34 = 105'd8589934592;
parameter    ap_ST_fsm_state35 = 105'd17179869184;
parameter    ap_ST_fsm_state36 = 105'd34359738368;
parameter    ap_ST_fsm_state37 = 105'd68719476736;
parameter    ap_ST_fsm_state38 = 105'd137438953472;
parameter    ap_ST_fsm_state39 = 105'd274877906944;
parameter    ap_ST_fsm_state40 = 105'd549755813888;
parameter    ap_ST_fsm_state41 = 105'd1099511627776;
parameter    ap_ST_fsm_state42 = 105'd2199023255552;
parameter    ap_ST_fsm_state43 = 105'd4398046511104;
parameter    ap_ST_fsm_state44 = 105'd8796093022208;
parameter    ap_ST_fsm_state45 = 105'd17592186044416;
parameter    ap_ST_fsm_state46 = 105'd35184372088832;
parameter    ap_ST_fsm_state47 = 105'd70368744177664;
parameter    ap_ST_fsm_state48 = 105'd140737488355328;
parameter    ap_ST_fsm_state49 = 105'd281474976710656;
parameter    ap_ST_fsm_state50 = 105'd562949953421312;
parameter    ap_ST_fsm_state51 = 105'd1125899906842624;
parameter    ap_ST_fsm_state52 = 105'd2251799813685248;
parameter    ap_ST_fsm_state53 = 105'd4503599627370496;
parameter    ap_ST_fsm_state54 = 105'd9007199254740992;
parameter    ap_ST_fsm_state55 = 105'd18014398509481984;
parameter    ap_ST_fsm_state56 = 105'd36028797018963968;
parameter    ap_ST_fsm_state57 = 105'd72057594037927936;
parameter    ap_ST_fsm_state58 = 105'd144115188075855872;
parameter    ap_ST_fsm_state59 = 105'd288230376151711744;
parameter    ap_ST_fsm_state60 = 105'd576460752303423488;
parameter    ap_ST_fsm_state61 = 105'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 105'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 105'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 105'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 105'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 105'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 105'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 105'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 105'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 105'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 105'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 105'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 105'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 105'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 105'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 105'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 105'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 105'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 105'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 105'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 105'd1208925819614629174706176;
parameter    ap_ST_fsm_pp10_stage0 = 105'd2417851639229258349412352;
parameter    ap_ST_fsm_state84 = 105'd4835703278458516698824704;
parameter    ap_ST_fsm_state85 = 105'd9671406556917033397649408;
parameter    ap_ST_fsm_state86 = 105'd19342813113834066795298816;
parameter    ap_ST_fsm_state87 = 105'd38685626227668133590597632;
parameter    ap_ST_fsm_state88 = 105'd77371252455336267181195264;
parameter    ap_ST_fsm_state89 = 105'd154742504910672534362390528;
parameter    ap_ST_fsm_state90 = 105'd309485009821345068724781056;
parameter    ap_ST_fsm_state91 = 105'd618970019642690137449562112;
parameter    ap_ST_fsm_state92 = 105'd1237940039285380274899124224;
parameter    ap_ST_fsm_state93 = 105'd2475880078570760549798248448;
parameter    ap_ST_fsm_state94 = 105'd4951760157141521099596496896;
parameter    ap_ST_fsm_state95 = 105'd9903520314283042199192993792;
parameter    ap_ST_fsm_state96 = 105'd19807040628566084398385987584;
parameter    ap_ST_fsm_state97 = 105'd39614081257132168796771975168;
parameter    ap_ST_fsm_state98 = 105'd79228162514264337593543950336;
parameter    ap_ST_fsm_state99 = 105'd158456325028528675187087900672;
parameter    ap_ST_fsm_state100 = 105'd316912650057057350374175801344;
parameter    ap_ST_fsm_state101 = 105'd633825300114114700748351602688;
parameter    ap_ST_fsm_state102 = 105'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state103 = 105'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state104 = 105'd5070602400912917605986812821504;
parameter    ap_ST_fsm_pp21_stage0 = 105'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state107 = 105'd20282409603651670423947251286016;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] result;
output   result_ap_vld;
input  [31:0] temp_i;
output  [31:0] temp_o;
output   temp_o_ap_vld;
input  [31:0] power;
input  [31:0] Cap;
input  [31:0] Rx;
input  [31:0] Ry;
input  [31:0] Rz;
input  [31:0] dt;
input  [31:0] amb_temp;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg result_ap_vld;
reg[31:0] temp_o;
reg temp_o_ap_vld;

(* fsm_encoding = "none" *) reg   [104:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] loop_index40_reg_555;
reg   [31:0] p_phi26_reg_566;
reg   [31:0] empty_34_reg_578;
reg   [31:0] empty_35_reg_590;
reg   [12:0] loop_index_reg_810;
wire   [31:0] grp_fu_840_p2;
reg   [31:0] reg_878;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state32;
wire   [63:0] grp_fu_856_p1;
reg   [63:0] reg_887;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state34;
wire   [63:0] grp_fu_867_p2;
reg   [63:0] reg_892;
wire    ap_CS_fsm_state42;
wire   [63:0] grp_fu_862_p2;
reg   [63:0] reg_898;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state21;
reg   [31:0] cw_reg_1368;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_847_p2;
reg   [31:0] cs_reg_1375;
wire   [63:0] grp_fu_859_p1;
reg   [63:0] conv4_reg_1382;
wire   [63:0] grp_fu_872_p2;
reg   [63:0] mul5_reg_1387;
wire    ap_CS_fsm_state60;
wire   [31:0] grp_fu_853_p1;
reg   [31:0] cc_reg_1397;
wire   [31:0] empty_fu_905_p1;
reg   [31:0] empty_reg_1402;
wire   [8:0] i_1_fu_909_p2;
reg   [8:0] i_1_reg_1408;
wire    ap_CS_fsm_state61;
wire   [31:0] empty_10_fu_921_p1;
reg   [31:0] empty_10_reg_1416;
wire   [0:0] icmp_ln140_fu_915_p2;
wire   [3:0] add_ln142_fu_925_p2;
reg   [3:0] add_ln142_reg_1423;
wire    ap_CS_fsm_state62;
wire   [0:0] icmp_ln142_fu_931_p2;
wire   [2:0] trunc_ln146_fu_937_p1;
wire   [12:0] empty_20_fu_941_p2;
wire    ap_CS_fsm_state63;
wire   [12:0] empty_22_fu_958_p2;
wire    ap_CS_fsm_state65;
wire   [12:0] empty_24_fu_975_p2;
wire    ap_CS_fsm_state67;
wire   [12:0] empty_14_fu_992_p2;
wire    ap_CS_fsm_state69;
wire   [12:0] empty_16_fu_1009_p2;
wire    ap_CS_fsm_state71;
wire   [12:0] empty_18_fu_1026_p2;
wire    ap_CS_fsm_state73;
wire   [12:0] empty_26_fu_1043_p2;
wire    ap_CS_fsm_state74;
wire   [12:0] empty_28_fu_1060_p2;
wire    ap_CS_fsm_state76;
wire   [12:0] empty_30_fu_1077_p2;
wire    ap_CS_fsm_state78;
wire   [12:0] empty_32_fu_1094_p2;
wire    ap_CS_fsm_state79;
wire   [12:0] empty_36_fu_1111_p2;
wire    ap_CS_fsm_pp10_stage0;
reg    ap_enable_reg_pp10_iter0;
wire    ap_block_state82_pp10_stage0_iter0;
wire    ap_block_state83_pp10_stage0_iter1;
wire    ap_block_pp10_stage0_11001;
wire   [0:0] exitcond8525_fu_1117_p2;
reg   [0:0] exitcond8525_reg_1521;
wire   [31:0] result_buf_q0;
reg    ap_enable_reg_pp10_iter1;
wire   [3:0] add_ln173_fu_1133_p2;
reg   [3:0] add_ln173_reg_1537;
wire    ap_CS_fsm_state85;
wire   [0:0] icmp_ln173_fu_1139_p2;
wire   [2:0] trunc_ln177_fu_1145_p1;
reg   [2:0] trunc_ln177_reg_1546;
wire   [12:0] empty_49_fu_1149_p2;
wire    ap_CS_fsm_state86;
wire   [12:0] empty_51_fu_1166_p2;
wire    ap_CS_fsm_state88;
wire   [12:0] empty_53_fu_1183_p2;
wire    ap_CS_fsm_state90;
wire   [12:0] empty_43_fu_1200_p2;
wire    ap_CS_fsm_state92;
wire   [12:0] empty_45_fu_1217_p2;
wire    ap_CS_fsm_state94;
wire   [12:0] empty_47_fu_1234_p2;
wire    ap_CS_fsm_state96;
wire   [12:0] empty_55_fu_1251_p2;
wire    ap_CS_fsm_state97;
wire   [12:0] empty_57_fu_1268_p2;
wire    ap_CS_fsm_state99;
wire   [12:0] empty_59_fu_1285_p2;
wire    ap_CS_fsm_state101;
wire   [12:0] empty_64_fu_1302_p2;
wire    ap_CS_fsm_state102;
wire   [12:0] empty_66_fu_1319_p2;
wire    ap_CS_fsm_pp21_stage0;
reg    ap_enable_reg_pp21_iter0;
wire    ap_block_state105_pp21_stage0_iter0;
wire    ap_block_state106_pp21_stage0_iter1;
wire    ap_block_pp21_stage0_11001;
wire   [0:0] exitcond10341_fu_1325_p2;
reg   [0:0] exitcond10341_reg_1635;
wire    ap_CS_fsm_state81;
wire    grp_compute_fu_821_ap_ready;
wire    grp_compute_fu_821_ap_done;
wire    ap_block_pp10_stage0_subdone;
reg    ap_condition_pp10_flush_enable;
wire    ap_CS_fsm_state104;
wire    ap_block_pp21_stage0_subdone;
reg    ap_condition_pp21_exit_iter0_state105;
reg    ap_enable_reg_pp21_iter1;
reg   [11:0] top_buf_address0;
reg    top_buf_ce0;
reg    top_buf_we0;
reg   [31:0] top_buf_d0;
wire   [31:0] top_buf_q0;
reg   [11:0] center_buf_address0;
reg    center_buf_ce0;
reg    center_buf_we0;
reg   [31:0] center_buf_d0;
wire   [31:0] center_buf_q0;
reg    center_buf_ce1;
wire   [31:0] center_buf_q1;
reg   [11:0] bottom_buf_address0;
reg    bottom_buf_ce0;
reg    bottom_buf_we0;
reg   [31:0] bottom_buf_d0;
wire   [31:0] bottom_buf_q0;
reg   [11:0] power_buf_address0;
reg    power_buf_ce0;
reg    power_buf_we0;
reg   [31:0] power_buf_d0;
wire   [31:0] power_buf_q0;
reg   [11:0] result_buf_address0;
reg    result_buf_ce0;
reg    result_buf_we0;
wire    grp_compute_fu_821_ap_start;
wire    grp_compute_fu_821_ap_idle;
wire   [11:0] grp_compute_fu_821_result_buf_address0;
wire    grp_compute_fu_821_result_buf_ce0;
wire    grp_compute_fu_821_result_buf_we0;
wire   [31:0] grp_compute_fu_821_result_buf_d0;
wire   [11:0] grp_compute_fu_821_center_buf_address0;
wire    grp_compute_fu_821_center_buf_ce0;
wire   [11:0] grp_compute_fu_821_center_buf_address1;
wire    grp_compute_fu_821_center_buf_ce1;
wire   [11:0] grp_compute_fu_821_top_buf_address0;
wire    grp_compute_fu_821_top_buf_ce0;
wire   [11:0] grp_compute_fu_821_bottom_buf_address0;
wire    grp_compute_fu_821_bottom_buf_ce0;
wire   [11:0] grp_compute_fu_821_power_buf_address0;
wire    grp_compute_fu_821_power_buf_ce0;
reg   [8:0] i_reg_359;
reg   [3:0] j_reg_370;
wire    ap_CS_fsm_state84;
reg   [31:0] p_lcssa9_phi_reg_381;
reg   [31:0] empty_11_reg_396;
reg   [31:0] empty_12_reg_408;
reg   [31:0] p_phi24_reg_543;
reg   [31:0] p_lcssa7_phi_reg_420;
reg   [12:0] loop_index61_reg_433;
wire   [0:0] exitcond12_fu_947_p2;
reg   [12:0] loop_index58_reg_444;
wire   [0:0] exitcond7613_fu_964_p2;
wire    ap_CS_fsm_state64;
reg   [12:0] loop_index55_reg_455;
wire   [0:0] exitcond7714_fu_981_p2;
wire    ap_CS_fsm_state66;
reg   [12:0] loop_index70_reg_466;
wire   [0:0] exitcond7815_fu_998_p2;
reg   [12:0] loop_index67_reg_477;
wire   [0:0] exitcond7917_fu_1015_p2;
wire    ap_CS_fsm_state70;
reg   [12:0] loop_index64_reg_488;
wire   [0:0] exitcond8018_fu_1032_p2;
wire    ap_CS_fsm_state72;
reg   [12:0] loop_index52_reg_499;
wire   [0:0] exitcond8119_fu_1049_p2;
reg   [12:0] loop_index49_reg_510;
wire   [0:0] exitcond8221_fu_1066_p2;
wire    ap_CS_fsm_state75;
reg   [12:0] loop_index46_reg_521;
wire   [0:0] exitcond8322_fu_1083_p2;
wire    ap_CS_fsm_state77;
reg   [12:0] loop_index43_reg_532;
wire    ap_CS_fsm_state68;
wire   [0:0] exitcond8423_fu_1100_p2;
reg   [31:0] empty_61_reg_685;
reg   [31:0] empty_39_reg_602;
wire    ap_CS_fsm_state107;
reg   [31:0] empty_62_reg_701;
reg   [31:0] empty_40_reg_613;
reg   [31:0] empty_63_reg_717;
reg   [31:0] empty_41_reg_627;
reg   [3:0] j_1_reg_641;
reg   [12:0] loop_index28_reg_652;
wire   [0:0] exitcond9329_fu_1155_p2;
reg   [12:0] loop_index25_reg_663;
wire   [0:0] exitcond9431_fu_1172_p2;
wire    ap_CS_fsm_state87;
reg   [12:0] loop_index22_reg_674;
wire   [0:0] exitcond9532_fu_1189_p2;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state91;
reg   [12:0] loop_index37_reg_733;
wire   [0:0] exitcond9633_fu_1206_p2;
reg   [12:0] loop_index34_reg_744;
wire   [0:0] exitcond9735_fu_1223_p2;
wire    ap_CS_fsm_state93;
reg   [12:0] loop_index31_reg_755;
wire   [0:0] exitcond9836_fu_1240_p2;
wire    ap_CS_fsm_state95;
reg   [12:0] loop_index19_reg_766;
wire   [0:0] exitcond9937_fu_1257_p2;
reg   [12:0] loop_index16_reg_777;
wire   [0:0] exitcond10038_fu_1274_p2;
wire    ap_CS_fsm_state98;
reg   [12:0] loop_index13_reg_788;
wire   [0:0] exitcond10139_fu_1291_p2;
wire    ap_CS_fsm_state100;
reg   [12:0] loop_index10_reg_799;
wire   [0:0] exitcond10240_fu_1308_p2;
reg    grp_compute_fu_821_ap_start_reg;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state103;
wire   [63:0] loop_index61_cast_fu_953_p1;
wire   [63:0] loop_index58_cast_fu_970_p1;
wire   [63:0] loop_index55_cast_fu_987_p1;
wire   [63:0] loop_index70_cast_fu_1004_p1;
wire   [63:0] loop_index67_cast_fu_1021_p1;
wire   [63:0] loop_index64_cast_fu_1038_p1;
wire   [63:0] loop_index52_cast_fu_1055_p1;
wire   [63:0] loop_index49_cast_fu_1072_p1;
wire   [63:0] loop_index46_cast_fu_1089_p1;
wire   [63:0] loop_index43_cast_fu_1106_p1;
wire   [63:0] loop_index40_cast_fu_1123_p1;
wire    ap_block_pp10_stage0;
wire   [63:0] loop_index28_cast_fu_1161_p1;
wire   [63:0] loop_index25_cast_fu_1178_p1;
wire   [63:0] loop_index22_cast_fu_1195_p1;
wire   [63:0] loop_index37_cast_fu_1212_p1;
wire   [63:0] loop_index34_cast_fu_1229_p1;
wire   [63:0] loop_index31_cast_fu_1246_p1;
wire   [63:0] loop_index19_cast_fu_1263_p1;
wire   [63:0] loop_index16_cast_fu_1280_p1;
wire   [63:0] loop_index13_cast_fu_1297_p1;
wire   [63:0] loop_index10_cast_fu_1314_p1;
wire   [63:0] loop_index_cast_fu_1331_p1;
wire    ap_block_pp21_stage0;
wire    ap_block_pp10_stage0_01001;
wire   [31:0] empty_68_fu_1336_p1;
wire    ap_block_pp21_stage0_01001;
reg   [31:0] grp_fu_840_p0;
reg   [31:0] grp_fu_840_p1;
wire    ap_CS_fsm_state59;
reg   [31:0] grp_fu_856_p0;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state33;
reg   [63:0] grp_fu_862_p0;
reg   [63:0] grp_fu_862_p1;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state51;
reg   [63:0] grp_fu_867_p1;
wire    ap_CS_fsm_state27;
reg   [1:0] grp_fu_862_opcode;
reg   [104:0] ap_NS_fsm;
reg    ap_idle_pp10;
wire    ap_enable_pp10;
reg    ap_idle_pp21;
wire    ap_enable_pp21;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 105'd1;
#0 ap_enable_reg_pp10_iter0 = 1'b0;
#0 ap_enable_reg_pp10_iter1 = 1'b0;
#0 ap_enable_reg_pp21_iter0 = 1'b0;
#0 ap_enable_reg_pp21_iter1 = 1'b0;
#0 grp_compute_fu_821_ap_start_reg = 1'b0;
end

hotspot_HW_top_buf #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
top_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_buf_address0),
    .ce0(top_buf_ce0),
    .we0(top_buf_we0),
    .d0(top_buf_d0),
    .q0(top_buf_q0)
);

hotspot_HW_center_buf #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
center_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(center_buf_address0),
    .ce0(center_buf_ce0),
    .we0(center_buf_we0),
    .d0(center_buf_d0),
    .q0(center_buf_q0),
    .address1(grp_compute_fu_821_center_buf_address1),
    .ce1(center_buf_ce1),
    .q1(center_buf_q1)
);

hotspot_HW_top_buf #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
bottom_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bottom_buf_address0),
    .ce0(bottom_buf_ce0),
    .we0(bottom_buf_we0),
    .d0(bottom_buf_d0),
    .q0(bottom_buf_q0)
);

hotspot_HW_top_buf #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
power_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(power_buf_address0),
    .ce0(power_buf_ce0),
    .we0(power_buf_we0),
    .d0(power_buf_d0),
    .q0(power_buf_q0)
);

hotspot_HW_top_buf #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
result_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_buf_address0),
    .ce0(result_buf_ce0),
    .we0(result_buf_we0),
    .d0(grp_compute_fu_821_result_buf_d0),
    .q0(result_buf_q0)
);

hotspot_HW_compute grp_compute_fu_821(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_fu_821_ap_start),
    .ap_done(grp_compute_fu_821_ap_done),
    .ap_idle(grp_compute_fu_821_ap_idle),
    .ap_ready(grp_compute_fu_821_ap_ready),
    .result_buf_address0(grp_compute_fu_821_result_buf_address0),
    .result_buf_ce0(grp_compute_fu_821_result_buf_ce0),
    .result_buf_we0(grp_compute_fu_821_result_buf_we0),
    .result_buf_d0(grp_compute_fu_821_result_buf_d0),
    .center_buf_address0(grp_compute_fu_821_center_buf_address0),
    .center_buf_ce0(grp_compute_fu_821_center_buf_ce0),
    .center_buf_q0(center_buf_q0),
    .center_buf_address1(grp_compute_fu_821_center_buf_address1),
    .center_buf_ce1(grp_compute_fu_821_center_buf_ce1),
    .center_buf_q1(center_buf_q1),
    .top_buf_address0(grp_compute_fu_821_top_buf_address0),
    .top_buf_ce0(grp_compute_fu_821_top_buf_ce0),
    .top_buf_q0(top_buf_q0),
    .bottom_buf_address0(grp_compute_fu_821_bottom_buf_address0),
    .bottom_buf_ce0(grp_compute_fu_821_bottom_buf_ce0),
    .bottom_buf_q0(bottom_buf_q0),
    .power_buf_address0(grp_compute_fu_821_power_buf_address0),
    .power_buf_ce0(grp_compute_fu_821_power_buf_ce0),
    .power_buf_q0(power_buf_q0),
    .cc(cc_reg_1397),
    .cn(cs_reg_1375),
    .cs(cs_reg_1375),
    .ce_r(cw_reg_1368),
    .cw(cw_reg_1368),
    .ct(reg_878),
    .cb(reg_878),
    .Cap(Cap),
    .dt(dt),
    .amb_temp(amb_temp)
);

hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_840_p0),
    .din1(grp_fu_840_p1),
    .ce(1'b1),
    .dout(grp_fu_840_p2)
);

hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_878),
    .din1(Ry),
    .ce(1'b1),
    .dout(grp_fu_847_p2)
);

hotspot_HW_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_898),
    .ce(1'b1),
    .dout(grp_fu_853_p1)
);

hotspot_HW_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_856_p0),
    .ce(1'b1),
    .dout(grp_fu_856_p1)
);

hotspot_HW_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cs_reg_1375),
    .ce(1'b1),
    .dout(grp_fu_859_p1)
);

hotspot_HW_dadddsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_8_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_862_p0),
    .din1(grp_fu_862_p1),
    .opcode(grp_fu_862_opcode),
    .ce(1'b1),
    .dout(grp_fu_862_p2)
);

hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_887),
    .din1(grp_fu_867_p1),
    .ce(1'b1),
    .dout(grp_fu_867_p2)
);

hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv4_reg_1382),
    .din1(64'd4611686018427387904),
    .ce(1'b1),
    .dout(grp_fu_872_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp10_flush_enable)) begin
            ap_enable_reg_pp10_iter0 <= 1'b0;
        end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            ap_enable_reg_pp10_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp10_stage0_subdone)) begin
            ap_enable_reg_pp10_iter1 <= ap_enable_reg_pp10_iter0;
        end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            ap_enable_reg_pp10_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp21_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp21_stage0_subdone) & (1'b1 == ap_condition_pp21_exit_iter0_state105) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
            ap_enable_reg_pp21_iter0 <= 1'b0;
        end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
            ap_enable_reg_pp21_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp21_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp21_stage0_subdone) & (1'b1 == ap_condition_pp21_exit_iter0_state105))) begin
            ap_enable_reg_pp21_iter1 <= (1'b1 ^ ap_condition_pp21_exit_iter0_state105);
        end else if ((1'b0 == ap_block_pp21_stage0_subdone)) begin
            ap_enable_reg_pp21_iter1 <= ap_enable_reg_pp21_iter0;
        end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
            ap_enable_reg_pp21_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_fu_821_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state80))) begin
            grp_compute_fu_821_ap_start_reg <= 1'b1;
        end else if ((grp_compute_fu_821_ap_ready == 1'b1)) begin
            grp_compute_fu_821_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (exitcond8525_reg_1521 == 1'd0) & (1'b0 == ap_block_pp10_stage0_11001) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        empty_34_reg_578 <= result_buf_q0;
    end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        empty_34_reg_578 <= empty_11_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (exitcond8525_reg_1521 == 1'd0) & (1'b0 == ap_block_pp10_stage0_11001) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        empty_35_reg_590 <= result_buf_q0;
    end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        empty_35_reg_590 <= empty_12_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        empty_39_reg_602 <= empty_11_reg_396;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        empty_39_reg_602 <= empty_61_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        empty_40_reg_613 <= empty_12_reg_408;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        empty_40_reg_613 <= empty_62_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        empty_41_reg_627 <= empty_11_reg_396;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        empty_41_reg_627 <= empty_63_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln177_reg_1546 == 3'd7) & (1'b1 == ap_CS_fsm_state91)) | ((trunc_ln177_reg_1546 == 3'd0) & (1'b1 == ap_CS_fsm_state91)))) begin
        empty_61_reg_685 <= empty_39_reg_602;
    end else if ((~(trunc_ln177_reg_1546 == 3'd7) & ~(trunc_ln177_reg_1546 == 3'd0) & (1'b1 == ap_CS_fsm_state91))) begin
        empty_61_reg_685 <= empty_11_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln177_reg_1546 == 3'd7) & (1'b1 == ap_CS_fsm_state91)) | ((trunc_ln177_reg_1546 == 3'd0) & (1'b1 == ap_CS_fsm_state91)))) begin
        empty_62_reg_701 <= empty_40_reg_613;
    end else if ((~(trunc_ln177_reg_1546 == 3'd7) & ~(trunc_ln177_reg_1546 == 3'd0) & (1'b1 == ap_CS_fsm_state91))) begin
        empty_62_reg_701 <= empty_12_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        if ((trunc_ln177_reg_1546 == 3'd0)) begin
            empty_63_reg_717 <= empty_39_reg_602;
        end else if ((trunc_ln177_reg_1546 == 3'd7)) begin
            empty_63_reg_717 <= empty_41_reg_627;
        end else if ((~(trunc_ln177_reg_1546 == 3'd7) & ~(trunc_ln177_reg_1546 == 3'd0))) begin
            empty_63_reg_717 <= empty_11_reg_396;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state85))) begin
        i_reg_359 <= i_1_reg_1408;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        i_reg_359 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        j_1_reg_641 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        j_1_reg_641 <= add_ln173_reg_1537;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        j_reg_370 <= add_ln142_reg_1423;
    end else if (((icmp_ln140_fu_915_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state61))) begin
        j_reg_370 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10240_fu_1308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        loop_index10_reg_799 <= empty_64_fu_1302_p2;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        loop_index10_reg_799 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        loop_index13_reg_788 <= 13'd0;
    end else if (((exitcond10139_fu_1291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        loop_index13_reg_788 <= empty_59_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        loop_index16_reg_777 <= 13'd0;
    end else if (((exitcond10038_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state99))) begin
        loop_index16_reg_777 <= empty_57_fu_1268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln177_fu_1145_p1 == 3'd0) & ~(trunc_ln177_fu_1145_p1 == 3'd7) & (icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        loop_index19_reg_766 <= 13'd0;
    end else if (((exitcond9937_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
        loop_index19_reg_766 <= empty_55_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        loop_index22_reg_674 <= 13'd0;
    end else if (((exitcond9532_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state90))) begin
        loop_index22_reg_674 <= empty_53_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        loop_index25_reg_663 <= 13'd0;
    end else if (((exitcond9431_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        loop_index25_reg_663 <= empty_51_fu_1166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln177_fu_1145_p1 == 3'd7) & (icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        loop_index28_reg_652 <= 13'd0;
    end else if (((exitcond9329_fu_1155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state86))) begin
        loop_index28_reg_652 <= empty_49_fu_1149_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        loop_index31_reg_755 <= 13'd0;
    end else if (((exitcond9836_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state96))) begin
        loop_index31_reg_755 <= empty_47_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        loop_index34_reg_744 <= 13'd0;
    end else if (((exitcond9735_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94))) begin
        loop_index34_reg_744 <= empty_45_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln177_fu_1145_p1 == 3'd0) & (icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        loop_index37_reg_733 <= 13'd0;
    end else if (((exitcond9633_fu_1206_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        loop_index37_reg_733 <= empty_43_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8525_fu_1117_p2 == 1'd0) & (1'b0 == ap_block_pp10_stage0_11001) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        loop_index40_reg_555 <= empty_36_fu_1111_p2;
    end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        loop_index40_reg_555 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8423_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        loop_index43_reg_532 <= empty_32_fu_1094_p2;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        loop_index43_reg_532 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        loop_index46_reg_521 <= 13'd0;
    end else if (((exitcond8322_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        loop_index46_reg_521 <= empty_30_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        loop_index49_reg_510 <= 13'd0;
    end else if (((exitcond8221_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        loop_index49_reg_510 <= empty_28_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln146_fu_937_p1 == 3'd0) & ~(trunc_ln146_fu_937_p1 == 3'd7) & (icmp_ln142_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        loop_index52_reg_499 <= 13'd0;
    end else if (((exitcond8119_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        loop_index52_reg_499 <= empty_26_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        loop_index55_reg_455 <= 13'd0;
    end else if (((exitcond7714_fu_981_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        loop_index55_reg_455 <= empty_24_fu_975_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        loop_index58_reg_444 <= 13'd0;
    end else if (((exitcond7613_fu_964_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state65))) begin
        loop_index58_reg_444 <= empty_22_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln146_fu_937_p1 == 3'd7) & (icmp_ln142_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        loop_index61_reg_433 <= 13'd0;
    end else if (((exitcond12_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63))) begin
        loop_index61_reg_433 <= empty_20_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        loop_index64_reg_488 <= 13'd0;
    end else if (((exitcond8018_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        loop_index64_reg_488 <= empty_18_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        loop_index67_reg_477 <= 13'd0;
    end else if (((exitcond7917_fu_1015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71))) begin
        loop_index67_reg_477 <= empty_16_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln146_fu_937_p1 == 3'd0) & (icmp_ln142_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        loop_index70_reg_466 <= 13'd0;
    end else if (((exitcond7815_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
        loop_index70_reg_466 <= empty_14_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10341_fu_1325_p2 == 1'd0) & (ap_enable_reg_pp21_iter0 == 1'b1) & (1'b0 == ap_block_pp21_stage0_11001) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
        loop_index_reg_810 <= empty_66_fu_1319_p2;
    end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
        loop_index_reg_810 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8423_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        p_phi24_reg_543 <= empty_reg_1402;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        p_phi24_reg_543 <= p_lcssa7_phi_reg_420;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (exitcond8525_reg_1521 == 1'd0) & (1'b0 == ap_block_pp10_stage0_11001) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        p_phi26_reg_566 <= result_buf_q0;
    end else if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        p_phi26_reg_566 <= p_lcssa9_phi_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        add_ln142_reg_1423 <= add_ln142_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        add_ln173_reg_1537 <= add_ln173_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        cc_reg_1397 <= grp_fu_853_p1;
        empty_reg_1402 <= empty_fu_905_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv4_reg_1382 <= grp_fu_859_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        cs_reg_1375 <= grp_fu_847_p2;
        cw_reg_1368 <= grp_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_fu_915_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state61))) begin
        empty_10_reg_1416 <= empty_10_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        empty_11_reg_396 <= empty_34_reg_578;
        empty_12_reg_408 <= empty_35_reg_590;
        p_lcssa7_phi_reg_420 <= p_phi24_reg_543;
        p_lcssa9_phi_reg_381 <= p_phi26_reg_566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp21_stage0_11001) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
        exitcond10341_reg_1635 <= exitcond10341_fu_1325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp10_stage0_11001) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        exitcond8525_reg_1521 <= exitcond8525_fu_1117_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        i_1_reg_1408 <= i_1_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mul5_reg_1387 <= grp_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_878 <= grp_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_887 <= grp_fu_856_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34))) begin
        reg_892 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_898 <= grp_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        trunc_ln177_reg_1546 <= trunc_ln177_fu_1145_p1;
    end
end

always @ (*) begin
    if (((exitcond8525_fu_1117_p2 == 1'd1) & (1'b0 == ap_block_pp10_stage0_subdone) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        ap_condition_pp10_flush_enable = 1'b1;
    end else begin
        ap_condition_pp10_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond10341_fu_1325_p2 == 1'd1)) begin
        ap_condition_pp21_exit_iter0_state105 = 1'b1;
    end else begin
        ap_condition_pp21_exit_iter0_state105 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln140_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b0) & (ap_enable_reg_pp10_iter0 == 1'b0))) begin
        ap_idle_pp10 = 1'b1;
    end else begin
        ap_idle_pp10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp21_iter1 == 1'b0) & (ap_enable_reg_pp21_iter0 == 1'b0))) begin
        ap_idle_pp21 = 1'b1;
    end else begin
        ap_idle_pp21 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln140_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        bottom_buf_address0 = loop_index13_cast_fu_1297_p1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        bottom_buf_address0 = loop_index31_cast_fu_1246_p1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        bottom_buf_address0 = loop_index22_cast_fu_1195_p1;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        bottom_buf_address0 = loop_index46_cast_fu_1089_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        bottom_buf_address0 = loop_index64_cast_fu_1038_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        bottom_buf_address0 = loop_index55_cast_fu_987_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        bottom_buf_address0 = grp_compute_fu_821_bottom_buf_address0;
    end else begin
        bottom_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state67))) begin
        bottom_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        bottom_buf_ce0 = grp_compute_fu_821_bottom_buf_ce0;
    end else begin
        bottom_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        bottom_buf_d0 = p_lcssa9_phi_reg_381;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        bottom_buf_d0 = empty_40_reg_613;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        bottom_buf_d0 = empty_41_reg_627;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state67))) begin
        bottom_buf_d0 = empty_10_reg_1416;
    end else begin
        bottom_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond10139_fu_1291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101)) | ((exitcond9836_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state96)) | ((exitcond9532_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state90)) | ((exitcond8322_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78)) | ((exitcond8018_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73)) | ((exitcond7714_fu_981_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67)))) begin
        bottom_buf_we0 = 1'b1;
    end else begin
        bottom_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        center_buf_address0 = loop_index19_cast_fu_1263_p1;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        center_buf_address0 = loop_index37_cast_fu_1212_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        center_buf_address0 = loop_index28_cast_fu_1161_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        center_buf_address0 = loop_index52_cast_fu_1055_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        center_buf_address0 = loop_index70_cast_fu_1004_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        center_buf_address0 = loop_index61_cast_fu_953_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        center_buf_address0 = grp_compute_fu_821_center_buf_address0;
    end else begin
        center_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state63))) begin
        center_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        center_buf_ce0 = grp_compute_fu_821_center_buf_ce0;
    end else begin
        center_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        center_buf_ce1 = grp_compute_fu_821_center_buf_ce1;
    end else begin
        center_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        center_buf_d0 = p_lcssa9_phi_reg_381;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        center_buf_d0 = empty_40_reg_613;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        center_buf_d0 = empty_41_reg_627;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state63))) begin
        center_buf_d0 = empty_10_reg_1416;
    end else begin
        center_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond9937_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97)) | ((exitcond9633_fu_1206_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)) | ((exitcond9329_fu_1155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state86)) | ((exitcond8119_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74)) | ((exitcond7815_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69)) | ((exitcond12_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63)))) begin
        center_buf_we0 = 1'b1;
    end else begin
        center_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_840_p0 = reg_878;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_840_p0 = dt;
    end else begin
        grp_fu_840_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_840_p1 = Rz;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_840_p1 = Rx;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_840_p1 = Cap;
    end else begin
        grp_fu_840_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_856_p0 = reg_878;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_856_p0 = cw_reg_1368;
    end else begin
        grp_fu_856_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_862_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_fu_862_opcode = 2'd0;
    end else begin
        grp_fu_862_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_862_p0 = 64'd4607182418800017408;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_862_p0 = reg_898;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_862_p0 = reg_892;
    end else begin
        grp_fu_862_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_862_p1 = reg_898;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_862_p1 = reg_892;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_862_p1 = mul5_reg_1387;
    end else begin
        grp_fu_862_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_867_p1 = 64'd4613937818241073152;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_867_p1 = 64'd4611686018427387904;
    end else begin
        grp_fu_867_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        power_buf_address0 = loop_index10_cast_fu_1314_p1;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        power_buf_address0 = loop_index43_cast_fu_1106_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        power_buf_address0 = grp_compute_fu_821_power_buf_address0;
    end else begin
        power_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state79))) begin
        power_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        power_buf_ce0 = grp_compute_fu_821_power_buf_ce0;
    end else begin
        power_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        power_buf_d0 = p_lcssa7_phi_reg_420;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        power_buf_d0 = empty_reg_1402;
    end else begin
        power_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond10240_fu_1308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)) | ((exitcond8423_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79)))) begin
        power_buf_we0 = 1'b1;
    end else begin
        power_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (exitcond8525_reg_1521 == 1'd0) & (1'b0 == ap_block_pp10_stage0_11001) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        result_ap_vld = 1'b1;
    end else begin
        result_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp21_iter0 == 1'b1) & (1'b0 == ap_block_pp21_stage0) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
        result_buf_address0 = loop_index_cast_fu_1331_p1;
    end else if (((1'b0 == ap_block_pp10_stage0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
        result_buf_address0 = loop_index40_cast_fu_1123_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        result_buf_address0 = grp_compute_fu_821_result_buf_address0;
    end else begin
        result_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp21_iter0 == 1'b1) & (1'b0 == ap_block_pp21_stage0_11001) & (1'b1 == ap_CS_fsm_pp21_stage0)) | ((1'b0 == ap_block_pp10_stage0_11001) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0)))) begin
        result_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        result_buf_ce0 = grp_compute_fu_821_result_buf_ce0;
    end else begin
        result_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        result_buf_we0 = grp_compute_fu_821_result_buf_we0;
    end else begin
        result_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp21_iter1 == 1'b1) & (exitcond10341_reg_1635 == 1'd0) & (1'b0 == ap_block_pp21_stage0_01001) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
        temp_o = empty_68_fu_1336_p1;
    end else begin
        temp_o = temp_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp21_iter1 == 1'b1) & (exitcond10341_reg_1635 == 1'd0) & (1'b0 == ap_block_pp21_stage0_11001) & (1'b1 == ap_CS_fsm_pp21_stage0))) begin
        temp_o_ap_vld = 1'b1;
    end else begin
        temp_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        top_buf_address0 = loop_index16_cast_fu_1280_p1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        top_buf_address0 = loop_index34_cast_fu_1229_p1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        top_buf_address0 = loop_index25_cast_fu_1178_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        top_buf_address0 = loop_index49_cast_fu_1072_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        top_buf_address0 = loop_index67_cast_fu_1021_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        top_buf_address0 = loop_index58_cast_fu_970_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        top_buf_address0 = grp_compute_fu_821_top_buf_address0;
    end else begin
        top_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state65))) begin
        top_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state81))) begin
        top_buf_ce0 = grp_compute_fu_821_top_buf_ce0;
    end else begin
        top_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        top_buf_d0 = p_lcssa9_phi_reg_381;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        top_buf_d0 = empty_40_reg_613;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        top_buf_d0 = empty_41_reg_627;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state65))) begin
        top_buf_d0 = empty_10_reg_1416;
    end else begin
        top_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond10038_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state99)) | ((exitcond9735_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94)) | ((exitcond9431_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88)) | ((exitcond8221_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76)) | ((exitcond7917_fu_1015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71)) | ((exitcond7613_fu_964_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state65)))) begin
        top_buf_we0 = 1'b1;
    end else begin
        top_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((icmp_ln140_fu_915_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((icmp_ln142_fu_931_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else if ((~(trunc_ln146_fu_937_p1 == 3'd0) & ~(trunc_ln146_fu_937_p1 == 3'd7) & (icmp_ln142_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if (((trunc_ln146_fu_937_p1 == 3'd0) & (icmp_ln142_fu_931_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((exitcond12_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            if (((exitcond7613_fu_964_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((exitcond7714_fu_981_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state69 : begin
            if (((exitcond7815_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((exitcond7917_fu_1015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((exitcond8018_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((exitcond8119_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((exitcond8221_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((exitcond8322_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((exitcond8423_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_pp10_stage0 : begin
            if (~((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b0 == ap_block_pp10_stage0_subdone) & (ap_enable_reg_pp10_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b0 == ap_block_pp10_stage0_subdone) & (ap_enable_reg_pp10_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp10_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state85 : begin
            if (((icmp_ln173_fu_1139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if ((~(trunc_ln177_fu_1145_p1 == 3'd0) & ~(trunc_ln177_fu_1145_p1 == 3'd7) & (icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else if (((trunc_ln177_fu_1145_p1 == 3'd0) & (icmp_ln173_fu_1139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state86 : begin
            if (((exitcond9329_fu_1155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state86))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((exitcond9431_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            if (((exitcond9532_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state92 : begin
            if (((exitcond9633_fu_1206_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if (((exitcond9735_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            if (((exitcond9836_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state97 : begin
            if (((exitcond9937_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            if (((exitcond10038_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state99))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            if (((exitcond10139_fu_1291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((exitcond10240_fu_1308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            if (((grp_compute_fu_821_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_pp21_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_pp21_stage0 : begin
            if (~((exitcond10341_fu_1325_p2 == 1'd1) & (ap_enable_reg_pp21_iter0 == 1'b1) & (1'b0 == ap_block_pp21_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp21_stage0;
            end else if (((exitcond10341_fu_1325_p2 == 1'd1) & (ap_enable_reg_pp21_iter0 == 1'b1) & (1'b0 == ap_block_pp21_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp21_stage0;
            end
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln142_fu_925_p2 = (j_reg_370 + 4'd1);

assign add_ln173_fu_1133_p2 = (j_1_reg_641 + 4'd1);

assign ap_CS_fsm_pp10_stage0 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp21_stage0 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd97];

assign ap_block_pp10_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp21_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp21_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp21_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp21_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state105_pp21_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp21_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp10_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp10_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp10 = (ap_idle_pp10 ^ 1'b1);

assign ap_enable_pp21 = (ap_idle_pp21 ^ 1'b1);

assign empty_10_fu_921_p1 = temp_i;

assign empty_14_fu_992_p2 = (loop_index70_reg_466 + 13'd1);

assign empty_16_fu_1009_p2 = (loop_index67_reg_477 + 13'd1);

assign empty_18_fu_1026_p2 = (loop_index64_reg_488 + 13'd1);

assign empty_20_fu_941_p2 = (loop_index61_reg_433 + 13'd1);

assign empty_22_fu_958_p2 = (loop_index58_reg_444 + 13'd1);

assign empty_24_fu_975_p2 = (loop_index55_reg_455 + 13'd1);

assign empty_26_fu_1043_p2 = (loop_index52_reg_499 + 13'd1);

assign empty_28_fu_1060_p2 = (loop_index49_reg_510 + 13'd1);

assign empty_30_fu_1077_p2 = (loop_index46_reg_521 + 13'd1);

assign empty_32_fu_1094_p2 = (loop_index43_reg_532 + 13'd1);

assign empty_36_fu_1111_p2 = (loop_index40_reg_555 + 13'd1);

assign empty_43_fu_1200_p2 = (loop_index37_reg_733 + 13'd1);

assign empty_45_fu_1217_p2 = (loop_index34_reg_744 + 13'd1);

assign empty_47_fu_1234_p2 = (loop_index31_reg_755 + 13'd1);

assign empty_49_fu_1149_p2 = (loop_index28_reg_652 + 13'd1);

assign empty_51_fu_1166_p2 = (loop_index25_reg_663 + 13'd1);

assign empty_53_fu_1183_p2 = (loop_index22_reg_674 + 13'd1);

assign empty_55_fu_1251_p2 = (loop_index19_reg_766 + 13'd1);

assign empty_57_fu_1268_p2 = (loop_index16_reg_777 + 13'd1);

assign empty_59_fu_1285_p2 = (loop_index13_reg_788 + 13'd1);

assign empty_64_fu_1302_p2 = (loop_index10_reg_799 + 13'd1);

assign empty_66_fu_1319_p2 = (loop_index_reg_810 + 13'd1);

assign empty_68_fu_1336_p1 = result_buf_q0;

assign empty_fu_905_p1 = power;

assign exitcond10038_fu_1274_p2 = ((loop_index16_reg_777 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond10139_fu_1291_p2 = ((loop_index13_reg_788 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond10240_fu_1308_p2 = ((loop_index10_reg_799 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond10341_fu_1325_p2 = ((loop_index_reg_810 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond12_fu_947_p2 = ((loop_index61_reg_433 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond7613_fu_964_p2 = ((loop_index58_reg_444 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond7714_fu_981_p2 = ((loop_index55_reg_455 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond7815_fu_998_p2 = ((loop_index70_reg_466 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond7917_fu_1015_p2 = ((loop_index67_reg_477 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8018_fu_1032_p2 = ((loop_index64_reg_488 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8119_fu_1049_p2 = ((loop_index52_reg_499 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8221_fu_1066_p2 = ((loop_index49_reg_510 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8322_fu_1083_p2 = ((loop_index46_reg_521 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8423_fu_1100_p2 = ((loop_index43_reg_532 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond8525_fu_1117_p2 = ((loop_index40_reg_555 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9329_fu_1155_p2 = ((loop_index28_reg_652 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9431_fu_1172_p2 = ((loop_index25_reg_663 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9532_fu_1189_p2 = ((loop_index22_reg_674 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9633_fu_1206_p2 = ((loop_index37_reg_733 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9735_fu_1223_p2 = ((loop_index34_reg_744 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9836_fu_1240_p2 = ((loop_index31_reg_755 == 13'd4096) ? 1'b1 : 1'b0);

assign exitcond9937_fu_1257_p2 = ((loop_index19_reg_766 == 13'd4096) ? 1'b1 : 1'b0);

assign grp_compute_fu_821_ap_start = grp_compute_fu_821_ap_start_reg;

assign i_1_fu_909_p2 = (i_reg_359 + 9'd1);

assign icmp_ln140_fu_915_p2 = ((i_reg_359 == 9'd500) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_931_p2 = ((j_reg_370 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1139_p2 = ((j_1_reg_641 == 4'd8) ? 1'b1 : 1'b0);

assign loop_index10_cast_fu_1314_p1 = loop_index10_reg_799;

assign loop_index13_cast_fu_1297_p1 = loop_index13_reg_788;

assign loop_index16_cast_fu_1280_p1 = loop_index16_reg_777;

assign loop_index19_cast_fu_1263_p1 = loop_index19_reg_766;

assign loop_index22_cast_fu_1195_p1 = loop_index22_reg_674;

assign loop_index25_cast_fu_1178_p1 = loop_index25_reg_663;

assign loop_index28_cast_fu_1161_p1 = loop_index28_reg_652;

assign loop_index31_cast_fu_1246_p1 = loop_index31_reg_755;

assign loop_index34_cast_fu_1229_p1 = loop_index34_reg_744;

assign loop_index37_cast_fu_1212_p1 = loop_index37_reg_733;

assign loop_index40_cast_fu_1123_p1 = loop_index40_reg_555;

assign loop_index43_cast_fu_1106_p1 = loop_index43_reg_532;

assign loop_index46_cast_fu_1089_p1 = loop_index46_reg_521;

assign loop_index49_cast_fu_1072_p1 = loop_index49_reg_510;

assign loop_index52_cast_fu_1055_p1 = loop_index52_reg_499;

assign loop_index55_cast_fu_987_p1 = loop_index55_reg_455;

assign loop_index58_cast_fu_970_p1 = loop_index58_reg_444;

assign loop_index61_cast_fu_953_p1 = loop_index61_reg_433;

assign loop_index64_cast_fu_1038_p1 = loop_index64_reg_488;

assign loop_index67_cast_fu_1021_p1 = loop_index67_reg_477;

assign loop_index70_cast_fu_1004_p1 = loop_index70_reg_466;

assign loop_index_cast_fu_1331_p1 = loop_index_reg_810;

assign result = result_buf_q0;

assign trunc_ln146_fu_937_p1 = j_reg_370[2:0];

assign trunc_ln177_fu_1145_p1 = j_1_reg_641[2:0];

endmodule //hotspot_HW
