

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 14:52:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_tile_mm_Pipeline_Out_writex_fu_98  |store_tile_mm_Pipeline_Out_writex  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      68|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     216|     549|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|     130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     346|     709|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_16_1_1_U2326                     |mul_8ns_8ns_16_1_1                 |        0|   0|    0|   40|    0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_98  |store_tile_mm_Pipeline_Out_writex  |        0|   0|  216|  509|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  216|  549|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln754_fu_113_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln757_fu_145_p2  |         +|   0|  0|  16|           9|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_137_p3     |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_169_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln754_fu_131_p2  |       xor|   0|  0|   8|           8|           2|
    |xor_ln757_fu_163_p2  |       xor|   0|  0|   8|           8|           2|
    |xor_ln770_fu_177_p2  |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  68|          38|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |h0_blk_n                |   9|          2|    1|          2|
    |m_axi_gmem_out_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_out_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_out_WVALID   |   9|          2|    1|          2|
    |output_ftmap_blk_n      |   9|          2|    1|          2|
    |phase_blk_n             |   9|          2|    1|          2|
    |w0_blk_n                |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  92|         20|    9|         20|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |bound_reg_254                                             |  16|   0|   16|          0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |h0_1_reg_227                                              |   9|   0|    9|          0|
    |out_reg_212                                               |  64|   0|   64|          0|
    |phase_read_reg_217                                        |   1|   0|    1|          0|
    |th_eff_reg_232                                            |   8|   0|    8|          0|
    |tmp_1_reg_249                                             |   9|   0|   11|          2|
    |tmp_reg_244                                               |   1|   0|    5|          4|
    |tw_eff_reg_237                                            |   8|   0|    8|          0|
    |w0_1_reg_222                                              |   9|   0|    9|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 130|   0|  136|          6|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|phase_dout                   |   in|    1|     ap_fifo|          phase|       pointer|
|phase_num_data_valid         |   in|    2|     ap_fifo|          phase|       pointer|
|phase_fifo_cap               |   in|    2|     ap_fifo|          phase|       pointer|
|phase_empty_n                |   in|    1|     ap_fifo|          phase|       pointer|
|phase_read                   |  out|    1|     ap_fifo|          phase|       pointer|
|m_axi_gmem_out_AWVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID           |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA         |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM      |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout            |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_num_data_valid  |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_fifo_cap        |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n         |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read            |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|h0_dout                      |   in|    9|     ap_fifo|             h0|       pointer|
|h0_num_data_valid            |   in|    2|     ap_fifo|             h0|       pointer|
|h0_fifo_cap                  |   in|    2|     ap_fifo|             h0|       pointer|
|h0_empty_n                   |   in|    1|     ap_fifo|             h0|       pointer|
|h0_read                      |  out|    1|     ap_fifo|             h0|       pointer|
|w0_dout                      |   in|    9|     ap_fifo|             w0|       pointer|
|w0_num_data_valid            |   in|    2|     ap_fifo|             w0|       pointer|
|w0_fifo_cap                  |   in|    2|     ap_fifo|             w0|       pointer|
|w0_empty_n                   |   in|    1|     ap_fifo|             w0|       pointer|
|w0_read                      |  out|    1|     ap_fifo|             w0|       pointer|
|outbuf_address0              |  out|    9|   ap_memory|         outbuf|         array|
|outbuf_ce0                   |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_q0                    |   in|   32|   ap_memory|         outbuf|         array|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 4 'read' 'out' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %phase"   --->   Operation 5 'read' 'phase_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%w0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %w0"   --->   Operation 6 'read' 'w0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%h0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 7 'read' 'h0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.77ns)   --->   "%add_ln754 = add i9 %h0_1, i9 16" [src/srcnn.cpp:754]   --->   Operation 8 'add' 'add_ln754' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln754, i32 8" [src/srcnn.cpp:754]   --->   Operation 9 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln753 = trunc i9 %h0_1" [src/srcnn.cpp:753]   --->   Operation 10 'trunc' 'trunc_ln753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln754 = xor i8 %trunc_ln753, i8 255" [src/srcnn.cpp:754]   --->   Operation 11 'xor' 'xor_ln754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_2, i8 %xor_ln754, i8 16" [src/srcnn.cpp:754]   --->   Operation 12 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%add_ln757 = add i9 %w0_1, i9 16" [src/srcnn.cpp:757]   --->   Operation 13 'add' 'add_ln757' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln757, i32 8" [src/srcnn.cpp:757]   --->   Operation 14 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%trunc_ln756 = trunc i9 %w0_1" [src/srcnn.cpp:756]   --->   Operation 15 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln757 = xor i8 %trunc_ln756, i8 255" [src/srcnn.cpp:757]   --->   Operation 16 'xor' 'xor_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp_3, i8 %xor_ln757, i8 16" [src/srcnn.cpp:757]   --->   Operation 17 'select' 'tw_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 18 [1/1] (0.28ns)   --->   "%xor_ln770 = xor i1 %phase_read, i1 1" [src/srcnn.cpp:770]   --->   Operation 18 'xor' 'xor_ln770' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln770, i4 0" [src/srcnn.cpp:564->src/srcnn.cpp:775]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %w0_1, i2 0"   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i8 %th_eff" [src/srcnn.cpp:754]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast4 = zext i8 %tw_eff" [src/srcnn.cpp:757]   --->   Operation 22 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%bound = mul i16 %cast, i16 %cast4" [src/srcnn.cpp:754]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [2/2] (3.93ns)   --->   "%call_ln754 = call void @store_tile_mm_Pipeline_Out_writex, i9 %h0_1, i16 %bound, i32 %gmem_out, i8 %tw_eff, i8 %tw_eff, i5 %tmp, i11 %tmp_1, i64 %out, i32 %outbuf" [src/srcnn.cpp:754]   --->   Operation 24 'call' 'call_ln754' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_20, i32 0, i32 0, void @empty_17, i32 0, i32 65025, void @empty_10, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln754 = call void @store_tile_mm_Pipeline_Out_writex, i9 %h0_1, i16 %bound, i32 %gmem_out, i8 %tw_eff, i8 %tw_eff, i5 %tmp, i11 %tmp_1, i64 %out, i32 %outbuf" [src/srcnn.cpp:754]   --->   Operation 32 'call' 'call_ln754' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln775 = ret" [src/srcnn.cpp:775]   --->   Operation 33 'ret' 'ret_ln775' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phase]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out               (read          ) [ 0011]
phase_read        (read          ) [ 0010]
w0_1              (read          ) [ 0010]
h0_1              (read          ) [ 0011]
add_ln754         (add           ) [ 0000]
tmp_2             (bitselect     ) [ 0000]
trunc_ln753       (trunc         ) [ 0000]
xor_ln754         (xor           ) [ 0000]
th_eff            (select        ) [ 0010]
add_ln757         (add           ) [ 0000]
tmp_3             (bitselect     ) [ 0000]
trunc_ln756       (trunc         ) [ 0000]
xor_ln757         (xor           ) [ 0000]
tw_eff            (select        ) [ 0011]
xor_ln770         (xor           ) [ 0000]
tmp               (bitconcatenate) [ 0001]
tmp_1             (bitconcatenate) [ 0001]
cast              (zext          ) [ 0000]
cast4             (zext          ) [ 0000]
bound             (mul           ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specmemcore_ln0   (specmemcore   ) [ 0000]
specmemcore_ln0   (specmemcore   ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln754        (call          ) [ 0000]
ret_ln775         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phase">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm_Pipeline_Out_writex"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phase_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w0_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="h0_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_store_tile_mm_Pipeline_Out_writex_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="1"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="0" index="4" bw="8" slack="1"/>
<pin id="104" dir="0" index="5" bw="8" slack="1"/>
<pin id="105" dir="0" index="6" bw="5" slack="0"/>
<pin id="106" dir="0" index="7" bw="11" slack="0"/>
<pin id="107" dir="0" index="8" bw="64" slack="1"/>
<pin id="108" dir="0" index="9" bw="32" slack="0"/>
<pin id="109" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln754/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln754_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln754/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln753_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln753/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln754_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln754/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="th_eff_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln757_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln756_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln756/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln757_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln757/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tw_eff_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln770_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln770/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="1"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cast4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bound_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="out_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="217" class="1005" name="phase_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="w0_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="h0_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="1"/>
<pin id="229" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="th_eff_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="237" class="1005" name="tw_eff_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="1"/>
<pin id="246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="1"/>
<pin id="251" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="bound_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="117"><net_src comp="92" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="92" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="119" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="86" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="151" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="98" pin=6"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="98" pin=7"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="215"><net_src comp="74" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="220"><net_src comp="80" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="225"><net_src comp="86" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="230"><net_src comp="92" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="235"><net_src comp="137" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="240"><net_src comp="169" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="247"><net_src comp="182" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="98" pin=6"/></net>

<net id="252"><net_src comp="191" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="98" pin=7"/></net>

<net id="257"><net_src comp="205" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm : phase | {1 }
	Port: store_tile_mm : gmem_out | {}
	Port: store_tile_mm : output_ftmap | {1 }
	Port: store_tile_mm : h0 | {1 }
	Port: store_tile_mm : w0 | {1 }
	Port: store_tile_mm : outbuf | {2 3 }
  - Chain level:
	State 1
		tmp_2 : 1
		xor_ln754 : 1
		th_eff : 1
		tmp_3 : 1
		xor_ln757 : 1
		tw_eff : 1
	State 2
		bound : 1
		call_ln754 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_tile_mm_Pipeline_Out_writex_fu_98 |    0    |  0.427  |   203   |   369   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |                 bound_fu_205                |    0    |    0    |    0    |    40   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln754_fu_113              |    0    |    0    |    0    |    16   |
|          |               add_ln757_fu_145              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               xor_ln754_fu_131              |    0    |    0    |    0    |    8    |
|    xor   |               xor_ln757_fu_163              |    0    |    0    |    0    |    8    |
|          |               xor_ln770_fu_177              |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |                th_eff_fu_137                |    0    |    0    |    0    |    8    |
|          |                tw_eff_fu_169                |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                out_read_fu_74               |    0    |    0    |    0    |    0    |
|   read   |            phase_read_read_fu_80            |    0    |    0    |    0    |    0    |
|          |               w0_1_read_fu_86               |    0    |    0    |    0    |    0    |
|          |               h0_1_read_fu_92               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_2_fu_119                |    0    |    0    |    0    |    0    |
|          |                 tmp_3_fu_151                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln753_fu_127             |    0    |    0    |    0    |    0    |
|          |              trunc_ln756_fu_159             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_fu_182                 |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_191                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   zext   |                 cast_fu_199                 |    0    |    0    |    0    |    0    |
|          |                 cast4_fu_202                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    0    |  0.427  |   203   |   475   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   bound_reg_254  |   16   |
|   h0_1_reg_227   |    9   |
|    out_reg_212   |   64   |
|phase_read_reg_217|    1   |
|  th_eff_reg_232  |    8   |
|   tmp_1_reg_249  |   11   |
|    tmp_reg_244   |    5   |
|  tw_eff_reg_237  |    8   |
|   w0_1_reg_222   |    9   |
+------------------+--------+
|       Total      |   131  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_store_tile_mm_Pipeline_Out_writex_fu_98 |  p2  |   2  |  16  |   32   ||    9    |
| grp_store_tile_mm_Pipeline_Out_writex_fu_98 |  p6  |   2  |   5  |   10   ||    9    |
| grp_store_tile_mm_Pipeline_Out_writex_fu_98 |  p7  |   2  |  11  |   22   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   64   ||  1.281  ||    27   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    0   |   203  |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   334  |   502  |
+-----------+--------+--------+--------+--------+
