<stg><name>main</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv19"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %C = alloca i64 1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %A = alloca i64 1

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %B = alloca i64 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %A_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %B_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %C_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %store_ln44 = store i11 0, i11 %ii

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:12 %store_ln0 = store i6 1, i6 %indvars_iv19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln26"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln45 = br void %VITIS_LOOP_47_4

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_4:0 %indvars_iv19_load = load i6 %indvars_iv19

]]></Node>
<StgValue><ssdm name="indvars_iv19_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_47_4:1 %icmp_ln45 = icmp_eq  i6 %indvars_iv19_load, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_47_4:2 %br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_47_4.split, void %VITIS_LOOP_13_2.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:0 %ii_load = load i11 %ii

]]></Node>
<StgValue><ssdm name="ii_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_47_4.split:1 %zext_ln45 = zext i11 %ii_load

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_47_4.split:2 %trunc_ln45 = trunc i11 %ii_load

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_4.split:5 %B_addr_1 = getelementptr i32 %B_s, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_47_4.split:6 %B_load = load i10 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_4.split:7 %A_addr_2 = getelementptr i32 %A_s, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_47_4.split:8 %A_load_1 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_47_4.split:10 %add_ln55 = add i11 %ii_load, i11 32

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_47_4.split:11 %add_ln45 = add i6 %indvars_iv19_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:12 %store_ln44 = store i11 %add_ln55, i11 %ii

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:13 %store_ln45 = store i6 %add_ln45, i6 %indvars_iv19

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.i.preheader:0 %indvars_iv17_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv17_i"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_13_2.i.preheader:1 %ii_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_13_2.i.preheader:2 %store_ln10 = store i11 0, i11 %ii_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2.i.preheader:3 %store_ln0 = store i6 1, i6 %indvars_iv17_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.preheader:4 %br_ln11 = br void %VITIS_LOOP_13_2.i

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_47_4.split:6 %B_load = load i10 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_47_4.split:8 %A_load_1 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="10" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:9 %call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_47_4.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:4 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="10" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:9 %call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_47_4.split:14 %br_ln45 = br void %VITIS_LOOP_47_4

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i:0 %indvars_iv17_i_load = load i6 %indvars_iv17_i

]]></Node>
<StgValue><ssdm name="indvars_iv17_i_load"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2.i:1 %icmp_ln11 = icmp_eq  i6 %indvars_iv17_i_load, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i:2 %br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.i.split, void %_Z5syr2kPfS_S_.exit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:0 %ii_1_load = load i11 %ii_1

]]></Node>
<StgValue><ssdm name="ii_1_load"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_13_2.i.split:1 %zext_ln11 = zext i11 %ii_1_load

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_13_2.i.split:2 %trunc_ln11 = trunc i11 %ii_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.i.split:5 %B_addr_1_11 = getelementptr i32 %B, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="B_addr_1_11"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.i.split:6 %B_load_12 = load i10 %B_addr_1_11

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_13_2.i.split:7 %A_addr_2_13 = getelementptr i32 %A, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="A_addr_2_13"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.i.split:8 %A_load_1_14 = load i10 %A_addr_2_13

]]></Node>
<StgValue><ssdm name="A_load_1_14"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_13_2.i.split:10 %add_ln22 = add i11 %ii_1_load, i11 32

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2.i.split:11 %add_ln11 = add i6 %indvars_iv17_i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:12 %store_ln10 = store i11 %add_ln22, i11 %ii_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:13 %store_ln11 = store i6 %add_ln11, i6 %indvars_iv17_i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32">
<![CDATA[
_Z5syr2kPfS_S_.exit:0 %ret_ln62 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.i.split:6 %B_load_12 = load i10 %B_addr_1_11

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_13_2.i.split:8 %A_load_1_14 = load i10 %A_addr_2_13

]]></Node>
<StgValue><ssdm name="A_load_1_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="10" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:9 %call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_13_2.i.split:3 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:4 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="10" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:9 %call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_13_2.i.split:14 %br_ln11 = br void %VITIS_LOOP_13_2.i

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
