INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_ROM/ROM/ROM.srcs/sources_1/ip/rom_256x8/sim/rom_256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_ROM/ROM/ROM.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_ROM/ROM/ROM.srcs/sim_1/new/tb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_ROM/ROM/ROM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
