{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"load",
				"load_2"
			],
			[
				"con",
				"constant_0"
			],
			[
				"cos",
				"constant_1"
			],
			[
				"cons",
				"constant_1"
			],
			[
				"COLLE",
				"COLLECTOR_IN"
			],
			[
				"time",
				"timestamp"
			],
			[
				"NC",
				"NCCKEN"
			],
			[
				"NCL",
				"NCCLR"
			],
			[
				"const",
				"const_1"
			],
			[
				"NCC",
				"NCCKEN"
			],
			[
				"client",
				"clientSockfd"
			],
			[
				"clie",
				"clientSockfd"
			],
			[
				"polus",
				"polus_value"
			],
			[
				"polus_",
				"polus_number"
			],
			[
				"bus",
				"busmux4x4_arch"
			],
			[
				"CURRE",
				"CURRENT_DATE"
			],
			[
				"disp",
				"display"
			],
			[
				"end",
				"end_addr"
			],
			[
				"dos",
				"doshift_s3"
			],
			[
				"wb_re",
				"wb_regwrite"
			],
			[
				"w",
				"wb_regwrite"
			],
			[
				"d_mem",
				"d_mem_ready"
			],
			[
				"d_mem_",
				"d_mem_addr"
			],
			[
				"id_re",
				"id_regrs"
			],
			[
				"ex_",
				"ex_aluctl"
			],
			[
				"ex_alu",
				"ex_aluctl"
			],
			[
				"ex_al",
				"ex_alub"
			],
			[
				"mem_mem",
				"mem_memread"
			],
			[
				"mem_m",
				"mem_memwrite"
			],
			[
				"DATA",
				"DATA_WIDTH-1"
			],
			[
				"CLK",
				"CLK_DIVIDER_VALUE"
			],
			[
				"in",
				"_internal_clk"
			],
			[
				"PER",
				"PERIPH_ADDR_WIDTH"
			],
			[
				"inter",
				"internal_clk"
			],
			[
				"A",
				"ADDR_SPACE_SIZE"
			],
			[
				"g_",
				"g_leds"
			],
			[
				"io_data",
				"io_data_reg"
			]
		]
	},
	"buffers":
	[
	],
	"build_system": "",
	"command_palette":
	{
		"height": 78.0,
		"selected_items":
		[
			[
				"Package Control: insta",
				"Package Control: Install Package"
			],
			[
				"Package Control: ",
				"Package Control: List Packages"
			],
			[
				"Package Control: in",
				"Package Control: Install Package"
			],
			[
				"Package Control: Ins",
				"Package Control: Install Package"
			],
			[
				"Package Control: Insta",
				"Package Control: Install Package"
			],
			[
				"Package Control: In",
				"Package Control: Install Package"
			],
			[
				"Package Control: I",
				"Package Control: Install Package"
			],
			[
				"Package Control: Install",
				"Package Control: Install Package"
			],
			[
				"Package Control: IN",
				"Package Control: Install Package"
			],
			[
				"Package Control: INSTALL",
				"Package Control: Install Package"
			]
		],
		"width": 698.0
	},
	"console":
	{
		"height": 125.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '7183a2d3e96f11eeadd761d777e62404' + 'e330c659d4bb41d3bdf022e94cab3cd0'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://sublime.wbond.net/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/home/denis/projects/bsuir/9/FPGA",
		"/home/denis/projects/bsuir/9/FPGA/1",
		"/home/denis/projects/bsuir/9/FPGA/2",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src"
	],
	"file_history":
	[
		"/mnt/data/projects/bsuir/9/FPGA/2/altera-project/src/Makefile",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/fpga_main.v",
		"/home/denis/Projects/bsuir/8/cifo/documentation/pinout.txt",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/clkdiv.v",
		"/home/denis/Projects/bsuir/8/cifo/mips-cpu/verilog/soc.v",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/main.vhd",
		"/home/denis/projects/bsuir/9/Graphics/submarine/resources/sphere.obj",
		"/home/denis/projects/bsuir/8/cifo/documentation/cycloneIII_development_board.txt",
		"/mnt/data/projects/bsuir/9/Graphics/submarine/resources/rocket.obj",
		"/home/denis/projects/bsuir/9/Graphics/submarine/resources/submarine.dae",
		"/home/denis/projects/bsuir/9/Graphics/submarine/resources/submarine.obj",
		"/home/denis/projects/bsuir/9/Graphics/submarine/Makefile",
		"/home/denis/projects/bsuir/9/Graphics/submarine/CMakeLists.txt",
		"/home/denis/projects/bsuir/9/Graphics/submarine/water.cpp",
		"/home/denis/projects/bsuir/9/Graphics/submarine/libjpeg.cmake",
		"/tmp/openvpn/credentials.txt",
		"/home/denis/projects/bsuir/9/Graphics/submarine/resources/model__readme.txt",
		"/tmp/openvpn/users.txt",
		"/tmp/openvpn/h2.bsuir.by.ovpn",
		"/tmp/dl/mnt/laptop-media/images/Windows 7/key.txt",
		"/tmp/openvpn/openvpn-h2.conf",
		"/home/denis/transcript",
		"/tmp/enc/pins.txt.asc",
		"/tmp/enc/pins.txt",
		"/tmp/enc/mmb.txt",
		"/tmp/enc/tox_save.txt",
		"/tmp/enc/bps_virtuon.txt",
		"/tmp/enc/paypal_email.txt",
		"/tmp/enc/mt_inet.txt",
		"/tmp/enc/cards.txt",
		"/mnt/data/sync/documents/.enc/pins.enc",
		"/tmp/enc/bpbs.txt",
		"/mnt/data/sync/documents/.enc/rc.asc",
		"/mnt/data/sync/documents/.enc/pins.asc",
		"/mnt/data/sync/documents/bsuir/Управление предприятием - курсовая работа/Курсовая работа.txt",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/file_tb.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/main_tb.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/testbench1.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/main.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/testbench0.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/main.do",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/dtriger.vhd",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/src/test.data",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/wave1.do",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/Makefile",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/test0.do",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/test1.do",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/Makefile",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/testbench2.vhd",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/src/Makefile",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/main.do",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/wave.do",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/src/testbench1.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/memcell.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/wave.do",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/test.data",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/collector.vhd",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/src/testbench2.vhd",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/main.vhd.bak",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/d_algorithm.cpp",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/d_algorithm.h",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/mainwindow.h",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/d-cubes.pro",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/lab2.config",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/lab2.includes",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/nxor_le.cpp",
		"/mnt/data/projects/bsuir/9/Diagnositc/2/output_pin.cpp",
		"/usr/bin/subl3",
		"/home/denis/projects/bsuir/9/FPGA/2/altera-project/src/clk.vhd",
		"/mnt/data/sync/notes/todo",
		"/home/denis/projects/bsuir/9/InformationSecurity/1/qproject/main.cpp",
		"/home/denis/Projects/bsuir/9/InformationSecurity/1/qproject/main.cpp",
		"/home/denis/Projects/bsuir/9/InformationSecurity/1/BruteForce/main.cpp",
		"/home/denis/Downloads/main.cpp",
		"/mnt/data/documents/Курсовой проект по экономике.txt",
		"/tmp/socket.c",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/main_tb2.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/buses.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/main_tb.vhd",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/work/main_testbench/main_testbench_arch.dat",
		"/home/denis/projects/bsuir/9/FPGA/1/altera-project/src/vsim.do",
		"/home/denis/projects/bsuir/9/Diagnositc/2.py",
		"/home/denis/projects/bsuir/9/Diagnositc/1.py",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd",
		"/home/denis/.config/openbox/autostart",
		"/home/denis/tmp/lesson2.c",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/Vhdl1.vhd",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd",
		"/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/simulation/modelsim/main_tb.vwf.vt",
		"/home/denis/Projects/bsuir/9/FPGA/1/altera-project/mips-cpu_nativelink_simulation.rpt",
		"/home/denis/Вопросы",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/Lowfreq_Kernels.cl",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/SobelFilterImage_Kernels.cl",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/OpenCLEngine.hpp",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/GUI.hpp",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/Noise_Kernels.cl",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/CLGLSharing/Median_Kernels.cl",
		"/home/denis/cylinder.wrl",
		"/mnt/laptop-home/Projects/bsuir/ot/supply_meter/db.sql",
		"/mnt/laptop-home/Projects/bsuir/ot/supply_meter/generate_database.sh",
		"/mnt/laptop-home/Projects/bsuir/ot/oproseh/trunk/generate_database.sh",
		"/mnt/laptop-home/Projects/bsuir/ot/oproseh/trunk/db.sql",
		"/mnt/laptop-home/Projects/bsuir/ot/oproseh/trunk/documentation/software_requirements.txt",
		"/mnt/laptop-home/Projects/bsuir/ot/supply_meter/utility/1.csv",
		"/mnt/laptop-home/Projects/bsuir/ot/supply_meter/db.old.sql",
		"/mnt/laptop-home/Projects/bsuir/ot/supply_meter/db_dump.sql",
		"/home/denis/first",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/SobelFilter/GLSobelFilter/Median_Kernels.cl",
		"/mnt/laptop-home/Projects/bsuir/avmis/8/clinfo/clinfo.c",
		"/mnt/laptop-home/Projects/bsuir/lansw/mpi_simple/mpi-peer.c",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/cpu.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/README.md",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/pc.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/iobus.v",
		"/mnt/laptop-home/Documents/Documents/hna/paysadd/add_pays.py",
		"/home/denis/Летние сборы.txt",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/test/02-branch/soc_tb.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/test/soc_tb.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/periph_lg3641bh.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/test/100-finatest/soc_tb.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/soc.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/constants.v",
		"/mnt/laptop-home/Projects/bsuir/cifo/mips-cpu/verilog/im.as"
	],
	"find":
	{
		"height": 47.0
	},
	"find_in_files":
	{
		"height": 129.0,
		"where_history":
		[
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"//",
			"-std",
			". ",
			"-g",
			"3",
			"/testbench0/",
			"/main_testbench/",
			"CCLR",
			"t_s",
			"t_r",
			"t_N",
			"t_r",
			"and CLK",
			"CLK",
			";;",
			"and CLK",
			"and I and CLK;",
			", CLK=>IN_CCK",
			" and I",
			"test_data",
			"CCKEN_M",
			"CARRY_OUT",
			"CELL2COLLECTOR",
			"FROM_COLLECTOR",
			"IMAGE_SUPPORT",
			"pcsrc",
			"branch_flush",
			"127",
			"leds_",
			"clk",
			"data1_s3",
			"alusrc_data1",
			"regdst",
			"shamt",
			"alusrc",
			"shamt",
			"aluop",
			"seim",
			"shamt",
			"mem_memread",
			"mem_memwrite",
			"data1",
			"mem_memdata",
			"mem_addr",
			"d_mem",
			",",
			"out",
			"rdata",
			"mem",
			"mem_",
			"OTAwZmM3",
			"OPENCL_LIBRARIES",
			"opencl_lib",
			"image2d_t",
			"read",
			"ioslot_",
			"47",
			"ADDR_SPACE_SIZE",
			"clk",
			"parameter",
			"leds_",
			"51hk3p",
			"lx",
			"DATA_WIDE",
			"ADDR_WIDE",
			"wire",
			"umach",
			"x86_64",
			"mode",
			"linux_x8",
			"vsim"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"/0/",
			"/testbench1/",
			"/tesbench0/",
			"t_NS",
			"t_NR",
			"",
			"nclk",
			";",
			"and not CLK;",
			"and CLK;",
			"",
			" and I and CLK",
			"TEST_DATA",
			"IN_CCK",
			"COLLECTOR_IN",
			"CARRY_OUT",
			"CARRY",
			"display_",
			"cpu_read",
			"cpu_write",
			"d_write",
			"mem",
			";",
			"iobus_",
			"PERIPH_ADDR_SPACE_SIZE",
			"buttons_",
			"DATA_WIDTH",
			"ADDR_WIDTH",
			"reg"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"sheets":
			[
			]
		}
	],
	"incremental_find":
	{
		"height": 26.0
	},
	"input":
	{
		"height": 38.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.exec":
	{
		"height": 124.0
	},
	"output.find_results":
	{
		"height": 0.0
	},
	"project": "fpga.sublime-project",
	"replace":
	{
		"height": 88.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
			[
				"main.vd",
				"main.vhd"
			],
			[
				"main_tb",
				"main_tb.vhd"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 500.0,
		"selected_items":
		[
		],
		"width": 380.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 328.0,
	"status_bar_visible": false,
	"template_settings":
	{
	}
}
