// Seed: 3810904001
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wor   id_4
    , id_8,
    output uwire id_5,
    output uwire id_6
);
  id_9(
      .id_0(id_3), .id_1(1), .id_2(), .id_3(id_6), .id_4(1)
  );
  assign id_8 = id_0;
  wire id_10;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri0 id_14,
    input wire id_15,
    input tri1 id_16,
    input uwire id_17,
    input wire id_18,
    input tri1 id_19,
    output uwire id_20,
    input wand id_21,
    input supply1 id_22,
    output tri0 id_23,
    output uwire id_24,
    output wire id_25,
    output wor id_26,
    output tri0 id_27,
    input uwire id_28,
    input wor id_29,
    output wor id_30,
    output uwire id_31,
    input wor id_32
);
  assign id_8 = id_28;
  module_0 modCall_1 (
      id_6,
      id_22,
      id_7,
      id_15,
      id_9,
      id_25,
      id_24
  );
endmodule
