#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sat Nov 25 18:52:06 2023
# Process ID: 9722
# Current directory: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.runs/synth_1
# Command line: vivado -log RealTest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RealTest.tcl
# Log file: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.runs/synth_1/RealTest.vds
# Journal file: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.runs/synth_1/vivado.jou
# Running On: Mikkel-laptop, OS: Linux, CPU Frequency: 2961.716 MHz, CPU Physical cores: 4, Host memory: 16695 MB
#-----------------------------------------------------------
source RealTest.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1273.441 ; gain = 0.023 ; free physical = 8908 ; free virtual = 12994
Command: read_checkpoint -auto_incremental -incremental /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/utils_1/imports/synth_1/RealTest.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/utils_1/imports/synth_1/RealTest.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RealTest -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9750
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.898 ; gain = 381.770 ; free physical = 8200 ; free virtual = 12289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RealTest' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/sources_1/new/RealTest.vhd:43]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/sources_1/new/RealTest.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RealTest' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/sources_1/new/RealTest.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1754.867 ; gain = 447.738 ; free physical = 8125 ; free virtual = 12217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.711 ; gain = 462.582 ; free physical = 8117 ; free virtual = 12209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1777.715 ; gain = 470.586 ; free physical = 8117 ; free virtual = 12209
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.srcs/sources_1/new/RealTest.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.621 ; gain = 479.492 ; free physical = 8107 ; free virtual = 12201
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7936 ; free virtual = 12056
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7935 ; free virtual = 12056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7935 ; free virtual = 12056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    32|
|4     |LUT2   |     3|
|5     |LUT3   |    39|
|6     |LUT4   |    24|
|7     |LUT5   |    13|
|8     |LUT6   |    28|
|9     |LD     |    32|
|10    |IBUF   |    33|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   253|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.973 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1914.980 ; gain = 607.844 ; free physical = 7923 ; free virtual = 12044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.879 ; gain = 0.000 ; free physical = 8214 ; free virtual = 12337
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2029.578 ; gain = 0.000 ; free physical = 8149 ; free virtual = 12286
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: 98a12fbd
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2029.578 ; gain = 735.324 ; free physical = 8149 ; free virtual = 12286
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1540.650; main = 1337.759; forked = 379.380
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2851.715; main = 2029.578; forked = 969.531
INFO: [Common 17-1381] The checkpoint '/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/real_test/real_test.runs/synth_1/RealTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RealTest_utilization_synth.rpt -pb RealTest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 18:52:35 2023...
