# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vmap work work
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Copying /opt/EDA/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_ar.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:56:07 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_ar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_ar
# -- Compiling architecture comport of dff_ar
# End time: 16:56:07 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
../run_comp_dff_ar_tb.tcl
# invalid command name "../run_comp_dff_ar_tb.tcl"
../run_comp_dff_ar_tb.tcl
# invalid command name "../run_comp_dff_ar_tb.tcl"
../run_comp_dff_ar_tb.tclgo 
# invalid command name "../run_comp_dff_ar_tb.tclgo"
do ../run_comp_dff_ar_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:56:52 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_ar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_ar
# -- Compiling architecture comport of dff_ar
# End time: 16:56:52 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:56:52 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_ar_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_ar_tb
# -- Compiling architecture test_bench of dff_ar_tb
# -- Loading entity dff_ar
# ** Warning: ../src_tb/dff_ar_tb.vhd(51): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:56:52 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_ar_tb 
# Start time: 16:56:53 on Nov 07,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_ar_tb(test_bench)#1
# Loading work.dff_ar(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_ar_tb
# ** Note: >>Nombre d'erreur détectée = 0
#    Time: 552 ns  Iteration: 0  Instance: /dff_ar_tb
# ** Note: >>Fin de la simulation
#    Time: 552 ns  Iteration: 0  Instance: /dff_ar_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:04:52 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:04:52 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:05:03 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:05:03 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:05:03 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:05:03 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:05:04 on Nov 07,2019, Elapsed time: 0:08:11
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:05:04 on Nov 07,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 198 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 248 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 4
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:07:29 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:07:29 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:07:33 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:07:33 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:07:33 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:07:33 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:07:33 on Nov 07,2019, Elapsed time: 0:02:29
# Errors: 4, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:07:33 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 198 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 398 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 598 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 648 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 6
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 698 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:09:12 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:09:12 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:09:14 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:09:14 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:09:14 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:09:14 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:09:14 on Nov 07,2019, Elapsed time: 0:01:41
# Errors: 7, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:09:14 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 198 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 248 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 398 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 448 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 598 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 648 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 8
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 698 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:41:12 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:41:12 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:41:15 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:41:15 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:41:15 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:41:15 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:41:15 on Nov 07,2019, Elapsed time: 0:32:01
# Errors: 9, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:41:15 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 98 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 248 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 448 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 5
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:42:57 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:42:57 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:43:00 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:43:00 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:43:00 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:43:00 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:43:00 on Nov 07,2019, Elapsed time: 0:01:45
# Errors: 5, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:43:00 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 98 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 248 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, synch
#    Time: 448 ns  Iteration: 0  Instance: /dff_en_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 5
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:48:37 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:48:37 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_dff_en_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:48:41 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/dff_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en
# -- Compiling architecture comport of dff_en
# End time: 17:48:41 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:48:41 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/dff_en_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_en_tb
# -- Compiling architecture test_bench of dff_en_tb
# -- Loading entity dff_en
# ** Warning: ../src_tb/dff_en_tb.vhd(57): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:48:41 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:48:41 on Nov 07,2019, Elapsed time: 0:05:41
# Errors: 5, Warnings: 1
# vsim -voptargs=""+acc"" work.dff_en_tb 
# Start time: 17:48:41 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 0
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /dff_en_tb
vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/flipflop_t.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:55:35 on Nov 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/PierrickMuller/CSN/Labos/elemem/src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_t
# -- Compiling architecture comport of flipflop_t
# End time: 17:55:35 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_flipflop_t_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:55:42 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src/flipflop_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_t
# -- Compiling architecture comport of flipflop_t
# End time: 17:55:42 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 17:55:42 on Nov 07,2019
# vcom -reportprogress 300 -work work ../src_tb/flipflop_t_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_t_tb
# -- Compiling architecture test_bench of flipflop_t_tb
# -- Loading entity flipflop_t
# ** Warning: ../src_tb/flipflop_t_tb.vhd(58): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:55:42 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:55:42 on Nov 07,2019, Elapsed time: 0:07:01
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" work.flipflop_t_tb 
# Start time: 17:55:42 on Nov 07,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.flipflop_t_tb(test_bench)#1
# Loading work.flipflop_t(comport)#1
run -all
# ** Note: >> Debut de la simulation
#    Time: 0 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Error: Lors verif Sortie, synch
#    Time: 248 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 298 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Error: Lors verif Sortie, synch
#    Time: 448 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Error: Lors verif Sortie, asynch
#    Time: 498 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Note: >>Nombre d'erreur détectée = 4
#    Time: 652 ns  Iteration: 0  Instance: /flipflop_t_tb
# ** Note: >>Fin de la simulation
#    Time: 652 ns  Iteration: 0  Instance: /flipflop_t_tb
# End time: 17:55:59 on Nov 07,2019, Elapsed time: 0:00:17
# Errors: 4, Warnings: 0
