
003_Timer1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000261c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080027ac  080027ac  000037ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800280c  0800280c  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800280c  0800280c  0000380c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002814  08002814  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002814  08002814  00003814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002818  08002818  00003818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800281c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004068  2**0
                  CONTENTS
 10 .bss          000001b8  20000068  20000068  00004068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000220  20000220  00004068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b5f3  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a79  00000000  00000000  0000f68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00005e04  00000000  00000000  00011104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a08  00000000  00000000  00016f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000079b  00000000  00000000  00017910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000215dc  00000000  00000000  000180ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000cf6b  00000000  00000000  00039687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca79a  00000000  00000000  000465f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00110d8c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000021c0  00000000  00000000  00110dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005d  00000000  00000000  00112f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002794 	.word	0x08002794

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002794 	.word	0x08002794

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800059c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005a4:	f013 0f01 	tst.w	r3, #1
 80005a8:	d011      	beq.n	80005ce <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005aa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ae:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b2:	f013 0f01 	tst.w	r3, #1
 80005b6:	d101      	bne.n	80005bc <ITM_SendChar+0x20>
 80005b8:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80005ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d0f9      	beq.n	80005ba <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005c6:	b2c3      	uxtb	r3, r0
 80005c8:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80005cc:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 80005ce:	4770      	bx	lr

080005d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d0:	b530      	push	{r4, r5, lr}
 80005d2:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	2400      	movs	r4, #0
 80005d6:	9405      	str	r4, [sp, #20]
 80005d8:	9406      	str	r4, [sp, #24]
 80005da:	9407      	str	r4, [sp, #28]
 80005dc:	9408      	str	r4, [sp, #32]
 80005de:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e0:	9401      	str	r4, [sp, #4]
 80005e2:	4b1e      	ldr	r3, [pc, #120]	@ (800065c <MX_GPIO_Init+0x8c>)
 80005e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80005ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80005ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005ee:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80005f2:	9201      	str	r2, [sp, #4]
 80005f4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f6:	9402      	str	r4, [sp, #8]
 80005f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005fa:	f042 0208 	orr.w	r2, r2, #8
 80005fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8000600:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000602:	f002 0208 	and.w	r2, r2, #8
 8000606:	9202      	str	r2, [sp, #8]
 8000608:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	9403      	str	r4, [sp, #12]
 800060c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800060e:	f042 0201 	orr.w	r2, r2, #1
 8000612:	631a      	str	r2, [r3, #48]	@ 0x30
 8000614:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000616:	f002 0201 	and.w	r2, r2, #1
 800061a:	9203      	str	r2, [sp, #12]
 800061c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061e:	9404      	str	r4, [sp, #16]
 8000620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000622:	f042 0202 	orr.w	r2, r2, #2
 8000626:	631a      	str	r2, [r3, #48]	@ 0x30
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	9304      	str	r3, [sp, #16]
 8000630:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8000632:	4d0b      	ldr	r5, [pc, #44]	@ (8000660 <MX_GPIO_Init+0x90>)
 8000634:	4622      	mov	r2, r4
 8000636:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800063a:	4628      	mov	r0, r5
 800063c:	f000 fb66 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin;
 8000640:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000644:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_Green_GPIO_Port, &GPIO_InitStruct);
 800064e:	a905      	add	r1, sp, #20
 8000650:	4628      	mov	r0, r5
 8000652:	f000 fa65 	bl	8000b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000656:	b00b      	add	sp, #44	@ 0x2c
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800
 8000660:	40020c00 	.word	0x40020c00

08000664 <_write>:
int _write(int file, char *ptr, int len) {
 8000664:	b570      	push	{r4, r5, r6, lr}
 8000666:	460c      	mov	r4, r1
 8000668:	4616      	mov	r6, r2
  for (int DataIdx =0; DataIdx < len; DataIdx++) {
 800066a:	2500      	movs	r5, #0
 800066c:	e004      	b.n	8000678 <_write+0x14>
    ITM_SendChar(*ptr++);
 800066e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000672:	f7ff ff93 	bl	800059c <ITM_SendChar>
  for (int DataIdx =0; DataIdx < len; DataIdx++) {
 8000676:	3501      	adds	r5, #1
 8000678:	42b5      	cmp	r5, r6
 800067a:	dbf8      	blt.n	800066e <_write+0xa>
}
 800067c:	4630      	mov	r0, r6
 800067e:	bd70      	pop	{r4, r5, r6, pc}

08000680 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000680:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 8000682:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000686:	4802      	ldr	r0, [pc, #8]	@ (8000690 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000688:	f000 fb46 	bl	8000d18 <HAL_GPIO_TogglePin>
}
 800068c:	bd08      	pop	{r3, pc}
 800068e:	bf00      	nop
 8000690:	40020c00 	.word	0x40020c00

08000694 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000694:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000696:	e7fe      	b.n	8000696 <Error_Handler+0x2>

08000698 <MX_TIM4_Init>:
{
 8000698:	b500      	push	{lr}
 800069a:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800069c:	2300      	movs	r3, #0
 800069e:	9302      	str	r3, [sp, #8]
 80006a0:	9303      	str	r3, [sp, #12]
 80006a2:	9304      	str	r3, [sp, #16]
 80006a4:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006a6:	9300      	str	r3, [sp, #0]
 80006a8:	9301      	str	r3, [sp, #4]
  htim4.Instance = TIM4;
 80006aa:	4814      	ldr	r0, [pc, #80]	@ (80006fc <MX_TIM4_Init+0x64>)
 80006ac:	4a14      	ldr	r2, [pc, #80]	@ (8000700 <MX_TIM4_Init+0x68>)
 80006ae:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 9999;
 80006b0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80006b4:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b6:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 4999;
 80006b8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80006bc:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006be:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80006c2:	f000 ffdd 	bl	8001680 <HAL_TIM_Base_Init>
 80006c6:	b990      	cbnz	r0, 80006ee <MX_TIM4_Init+0x56>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006cc:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80006ce:	a902      	add	r1, sp, #8
 80006d0:	480a      	ldr	r0, [pc, #40]	@ (80006fc <MX_TIM4_Init+0x64>)
 80006d2:	f001 f80e 	bl	80016f2 <HAL_TIM_ConfigClockSource>
 80006d6:	b960      	cbnz	r0, 80006f2 <MX_TIM4_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006d8:	2300      	movs	r3, #0
 80006da:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006dc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80006de:	4669      	mov	r1, sp
 80006e0:	4806      	ldr	r0, [pc, #24]	@ (80006fc <MX_TIM4_Init+0x64>)
 80006e2:	f001 f885 	bl	80017f0 <HAL_TIMEx_MasterConfigSynchronization>
 80006e6:	b930      	cbnz	r0, 80006f6 <MX_TIM4_Init+0x5e>
}
 80006e8:	b007      	add	sp, #28
 80006ea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006ee:	f7ff ffd1 	bl	8000694 <Error_Handler>
    Error_Handler();
 80006f2:	f7ff ffcf 	bl	8000694 <Error_Handler>
    Error_Handler();
 80006f6:	f7ff ffcd 	bl	8000694 <Error_Handler>
 80006fa:	bf00      	nop
 80006fc:	20000084 	.word	0x20000084
 8000700:	40000800 	.word	0x40000800

08000704 <SystemClock_Config>:
{
 8000704:	b500      	push	{lr}
 8000706:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000708:	2230      	movs	r2, #48	@ 0x30
 800070a:	2100      	movs	r1, #0
 800070c:	a808      	add	r0, sp, #32
 800070e:	f001 f9e9 	bl	8001ae4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000712:	2300      	movs	r3, #0
 8000714:	9303      	str	r3, [sp, #12]
 8000716:	9304      	str	r3, [sp, #16]
 8000718:	9305      	str	r3, [sp, #20]
 800071a:	9306      	str	r3, [sp, #24]
 800071c:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071e:	9301      	str	r3, [sp, #4]
 8000720:	4a20      	ldr	r2, [pc, #128]	@ (80007a4 <SystemClock_Config+0xa0>)
 8000722:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000724:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000728:	6411      	str	r1, [r2, #64]	@ 0x40
 800072a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800072c:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000730:	9201      	str	r2, [sp, #4]
 8000732:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	9302      	str	r3, [sp, #8]
 8000736:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <SystemClock_Config+0xa4>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000746:	9302      	str	r3, [sp, #8]
 8000748:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074a:	2301      	movs	r3, #1
 800074c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000752:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2202      	movs	r2, #2
 8000756:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000758:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800075c:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800075e:	2304      	movs	r3, #4
 8000760:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000762:	21a8      	movs	r1, #168	@ 0xa8
 8000764:	9111      	str	r1, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000766:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000768:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076a:	a808      	add	r0, sp, #32
 800076c:	f000 fade 	bl	8000d2c <HAL_RCC_OscConfig>
 8000770:	b998      	cbnz	r0, 800079a <SystemClock_Config+0x96>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000772:	230f      	movs	r3, #15
 8000774:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2302      	movs	r3, #2
 8000778:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000782:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000784:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000788:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800078a:	2105      	movs	r1, #5
 800078c:	a803      	add	r0, sp, #12
 800078e:	f000 fd37 	bl	8001200 <HAL_RCC_ClockConfig>
 8000792:	b920      	cbnz	r0, 800079e <SystemClock_Config+0x9a>
}
 8000794:	b015      	add	sp, #84	@ 0x54
 8000796:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800079a:	f7ff ff7b 	bl	8000694 <Error_Handler>
    Error_Handler();
 800079e:	f7ff ff79 	bl	8000694 <Error_Handler>
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40007000 	.word	0x40007000

080007ac <main>:
{
 80007ac:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 80007ae:	f000 f90f 	bl	80009d0 <HAL_Init>
  SystemClock_Config();
 80007b2:	f7ff ffa7 	bl	8000704 <SystemClock_Config>
  MX_GPIO_Init();
 80007b6:	f7ff ff0b 	bl	80005d0 <MX_GPIO_Init>
  MX_TIM4_Init();
 80007ba:	f7ff ff6d 	bl	8000698 <MX_TIM4_Init>
  printf("Starting Timer1\n");
 80007be:	480b      	ldr	r0, [pc, #44]	@ (80007ec <main+0x40>)
 80007c0:	f001 f988 	bl	8001ad4 <puts>
  HAL_TIM_Base_Start_IT(&htim4);
 80007c4:	480a      	ldr	r0, [pc, #40]	@ (80007f0 <main+0x44>)
 80007c6:	f000 fdfb 	bl	80013c0 <HAL_TIM_Base_Start_IT>
  uint32_t next_tick = TICK_DELAY;
 80007ca:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
    now = HAL_GetTick();
 80007ce:	f000 f925 	bl	8000a1c <HAL_GetTick>
 80007d2:	4604      	mov	r4, r0
    if (now >= next_tick) {
 80007d4:	4285      	cmp	r5, r0
 80007d6:	d8fa      	bhi.n	80007ce <main+0x22>
      printf("Tick %lu\n", now /1000);
 80007d8:	4906      	ldr	r1, [pc, #24]	@ (80007f4 <main+0x48>)
 80007da:	fba1 3100 	umull	r3, r1, r1, r0
 80007de:	0989      	lsrs	r1, r1, #6
 80007e0:	4805      	ldr	r0, [pc, #20]	@ (80007f8 <main+0x4c>)
 80007e2:	f001 f90f 	bl	8001a04 <iprintf>
      next_tick = now + TICK_DELAY;
 80007e6:	f504 757a 	add.w	r5, r4, #1000	@ 0x3e8
 80007ea:	e7f0      	b.n	80007ce <main+0x22>
 80007ec:	080027ac 	.word	0x080027ac
 80007f0:	20000084 	.word	0x20000084
 80007f4:	10624dd3 	.word	0x10624dd3
 80007f8:	080027bc 	.word	0x080027bc

080007fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007fc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fe:	2100      	movs	r1, #0
 8000800:	9100      	str	r1, [sp, #0]
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <HAL_MspInit+0x34>)
 8000804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800080a:	645a      	str	r2, [r3, #68]	@ 0x44
 800080c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800080e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000812:	9200      	str	r2, [sp, #0]
 8000814:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000816:	9101      	str	r1, [sp, #4]
 8000818:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800081a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800081e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000826:	9301      	str	r3, [sp, #4]
 8000828:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800082a:	b002      	add	sp, #8
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM4)
 8000834:	6802      	ldr	r2, [r0, #0]
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <HAL_TIM_Base_MspInit+0x3c>)
 8000838:	429a      	cmp	r2, r3
 800083a:	d000      	beq.n	800083e <HAL_TIM_Base_MspInit+0xa>
 800083c:	4770      	bx	lr
{
 800083e:	b500      	push	{lr}
 8000840:	b083      	sub	sp, #12
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000842:	2100      	movs	r1, #0
 8000844:	9101      	str	r1, [sp, #4]
 8000846:	f503 330c 	add.w	r3, r3, #143360	@ 0x23000
 800084a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800084c:	f042 0204 	orr.w	r2, r2, #4
 8000850:	641a      	str	r2, [r3, #64]	@ 0x40
 8000852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000854:	f003 0304 	and.w	r3, r3, #4
 8000858:	9301      	str	r3, [sp, #4]
 800085a:	9b01      	ldr	r3, [sp, #4]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800085c:	460a      	mov	r2, r1
 800085e:	201e      	movs	r0, #30
 8000860:	f000 f936 	bl	8000ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000864:	201e      	movs	r0, #30
 8000866:	f000 f943 	bl	8000af0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800086a:	b003      	add	sp, #12
 800086c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000870:	40000800 	.word	0x40000800

08000874 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000874:	e7fe      	b.n	8000874 <NMI_Handler>

08000876 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000876:	e7fe      	b.n	8000876 <HardFault_Handler>

08000878 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000878:	e7fe      	b.n	8000878 <MemManage_Handler>

0800087a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <BusFault_Handler>

0800087c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800087c:	e7fe      	b.n	800087c <UsageFault_Handler>

0800087e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087e:	4770      	bx	lr

08000880 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000880:	4770      	bx	lr

08000882 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000882:	4770      	bx	lr

08000884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000884:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000886:	f000 f8bd 	bl	8000a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800088a:	bd08      	pop	{r3, pc}

0800088c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800088c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800088e:	4802      	ldr	r0, [pc, #8]	@ (8000898 <TIM4_IRQHandler+0xc>)
 8000890:	f000 fdde 	bl	8001450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000894:	bd08      	pop	{r3, pc}
 8000896:	bf00      	nop
 8000898:	20000084 	.word	0x20000084

0800089c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	460c      	mov	r4, r1
 80008a0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a2:	2500      	movs	r5, #0
 80008a4:	e006      	b.n	80008b4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 80008a6:	f3af 8000 	nop.w
 80008aa:	4621      	mov	r1, r4
 80008ac:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 80008b2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b4:	42b5      	cmp	r5, r6
 80008b6:	dbf6      	blt.n	80008a6 <_read+0xa>
  }

  return len;
}
 80008b8:	4630      	mov	r0, r6
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80008bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008c0:	4770      	bx	lr

080008c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80008c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c6:	604b      	str	r3, [r1, #4]
  return 0;
}
 80008c8:	2000      	movs	r0, #0
 80008ca:	4770      	bx	lr

080008cc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80008cc:	2001      	movs	r0, #1
 80008ce:	4770      	bx	lr

080008d0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80008d0:	2000      	movs	r0, #0
 80008d2:	4770      	bx	lr

080008d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008d4:	b510      	push	{r4, lr}
 80008d6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008d8:	4a0c      	ldr	r2, [pc, #48]	@ (800090c <_sbrk+0x38>)
 80008da:	490d      	ldr	r1, [pc, #52]	@ (8000910 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008dc:	480d      	ldr	r0, [pc, #52]	@ (8000914 <_sbrk+0x40>)
 80008de:	6800      	ldr	r0, [r0, #0]
 80008e0:	b140      	cbz	r0, 80008f4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008e2:	480c      	ldr	r0, [pc, #48]	@ (8000914 <_sbrk+0x40>)
 80008e4:	6800      	ldr	r0, [r0, #0]
 80008e6:	4403      	add	r3, r0
 80008e8:	1a52      	subs	r2, r2, r1
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d806      	bhi.n	80008fc <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80008ee:	4a09      	ldr	r2, [pc, #36]	@ (8000914 <_sbrk+0x40>)
 80008f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80008f2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80008f4:	4807      	ldr	r0, [pc, #28]	@ (8000914 <_sbrk+0x40>)
 80008f6:	4c08      	ldr	r4, [pc, #32]	@ (8000918 <_sbrk+0x44>)
 80008f8:	6004      	str	r4, [r0, #0]
 80008fa:	e7f2      	b.n	80008e2 <_sbrk+0xe>
    errno = ENOMEM;
 80008fc:	f001 f8fa 	bl	8001af4 <__errno>
 8000900:	230c      	movs	r3, #12
 8000902:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000904:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000908:	e7f3      	b.n	80008f2 <_sbrk+0x1e>
 800090a:	bf00      	nop
 800090c:	20020000 	.word	0x20020000
 8000910:	00000400 	.word	0x00000400
 8000914:	200000cc 	.word	0x200000cc
 8000918:	20000220 	.word	0x20000220

0800091c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800091c:	4a03      	ldr	r2, [pc, #12]	@ (800092c <SystemInit+0x10>)
 800091e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000922:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000926:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800092a:	4770      	bx	lr
 800092c:	e000ed00 	.word	0xe000ed00

08000930 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000930:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000968 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000934:	f7ff fff2 	bl	800091c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000938:	480c      	ldr	r0, [pc, #48]	@ (800096c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800093a:	490d      	ldr	r1, [pc, #52]	@ (8000970 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800093c:	4a0d      	ldr	r2, [pc, #52]	@ (8000974 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800093e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000940:	e002      	b.n	8000948 <LoopCopyDataInit>

08000942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000946:	3304      	adds	r3, #4

08000948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800094a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800094c:	d3f9      	bcc.n	8000942 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094e:	4a0a      	ldr	r2, [pc, #40]	@ (8000978 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000950:	4c0a      	ldr	r4, [pc, #40]	@ (800097c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000954:	e001      	b.n	800095a <LoopFillZerobss>

08000956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000958:	3204      	adds	r2, #4

0800095a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800095a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800095c:	d3fb      	bcc.n	8000956 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800095e:	f001 f8cf 	bl	8001b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000962:	f7ff ff23 	bl	80007ac <main>
  bx  lr    
 8000966:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000968:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800096c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000970:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000974:	0800281c 	.word	0x0800281c
  ldr r2, =_sbss
 8000978:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800097c:	20000220 	.word	0x20000220

08000980 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000980:	e7fe      	b.n	8000980 <ADC_IRQHandler>
	...

08000984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000984:	b510      	push	{r4, lr}
 8000986:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000988:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <HAL_InitTick+0x40>)
 800098a:	781a      	ldrb	r2, [r3, #0]
 800098c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000990:	fbb3 f3f2 	udiv	r3, r3, r2
 8000994:	4a0c      	ldr	r2, [pc, #48]	@ (80009c8 <HAL_InitTick+0x44>)
 8000996:	6810      	ldr	r0, [r2, #0]
 8000998:	fbb0 f0f3 	udiv	r0, r0, r3
 800099c:	f000 f8ac 	bl	8000af8 <HAL_SYSTICK_Config>
 80009a0:	b968      	cbnz	r0, 80009be <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009a2:	2c0f      	cmp	r4, #15
 80009a4:	d901      	bls.n	80009aa <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80009a6:	2001      	movs	r0, #1
 80009a8:	e00a      	b.n	80009c0 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009aa:	2200      	movs	r2, #0
 80009ac:	4621      	mov	r1, r4
 80009ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009b2:	f000 f88d 	bl	8000ad0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b6:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <HAL_InitTick+0x48>)
 80009b8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80009ba:	2000      	movs	r0, #0
 80009bc:	e000      	b.n	80009c0 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80009be:	2001      	movs	r0, #1
}
 80009c0:	bd10      	pop	{r4, pc}
 80009c2:	bf00      	nop
 80009c4:	20000004 	.word	0x20000004
 80009c8:	20000000 	.word	0x20000000
 80009cc:	20000008 	.word	0x20000008

080009d0 <HAL_Init>:
{
 80009d0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <HAL_Init+0x30>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009da:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80009e2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80009ea:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ec:	2003      	movs	r0, #3
 80009ee:	f000 f85d 	bl	8000aac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009f2:	200f      	movs	r0, #15
 80009f4:	f7ff ffc6 	bl	8000984 <HAL_InitTick>
  HAL_MspInit();
 80009f8:	f7ff ff00 	bl	80007fc <HAL_MspInit>
}
 80009fc:	2000      	movs	r0, #0
 80009fe:	bd08      	pop	{r3, pc}
 8000a00:	40023c00 	.word	0x40023c00

08000a04 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a04:	4a03      	ldr	r2, [pc, #12]	@ (8000a14 <HAL_IncTick+0x10>)
 8000a06:	6811      	ldr	r1, [r2, #0]
 8000a08:	4b03      	ldr	r3, [pc, #12]	@ (8000a18 <HAL_IncTick+0x14>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	440b      	add	r3, r1
 8000a0e:	6013      	str	r3, [r2, #0]
}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	200000d0 	.word	0x200000d0
 8000a18:	20000004 	.word	0x20000004

08000a1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a1c:	4b01      	ldr	r3, [pc, #4]	@ (8000a24 <HAL_GetTick+0x8>)
 8000a1e:	6818      	ldr	r0, [r3, #0]
}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	200000d0 	.word	0x200000d0

08000a28 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	db07      	blt.n	8000a3c <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a2c:	f000 021f 	and.w	r2, r0, #31
 8000a30:	0940      	lsrs	r0, r0, #5
 8000a32:	2301      	movs	r3, #1
 8000a34:	4093      	lsls	r3, r2
 8000a36:	4a02      	ldr	r2, [pc, #8]	@ (8000a40 <__NVIC_EnableIRQ+0x18>)
 8000a38:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000e100 	.word	0xe000e100

08000a44 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8000a44:	2800      	cmp	r0, #0
 8000a46:	db08      	blt.n	8000a5a <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a48:	0109      	lsls	r1, r1, #4
 8000a4a:	b2c9      	uxtb	r1, r1
 8000a4c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000a50:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000a54:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000a58:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5a:	f000 000f 	and.w	r0, r0, #15
 8000a5e:	0109      	lsls	r1, r1, #4
 8000a60:	b2c9      	uxtb	r1, r1
 8000a62:	4b01      	ldr	r3, [pc, #4]	@ (8000a68 <__NVIC_SetPriority+0x24>)
 8000a64:	5419      	strb	r1, [r3, r0]
}
 8000a66:	4770      	bx	lr
 8000a68:	e000ed14 	.word	0xe000ed14

08000a6c <NVIC_EncodePriority>:
{
 8000a6c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a6e:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a72:	f1c0 0c07 	rsb	ip, r0, #7
 8000a76:	f1bc 0f04 	cmp.w	ip, #4
 8000a7a:	bf28      	it	cs
 8000a7c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a80:	1d03      	adds	r3, r0, #4
 8000a82:	2b06      	cmp	r3, #6
 8000a84:	d90f      	bls.n	8000aa6 <NVIC_EncodePriority+0x3a>
 8000a86:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000a8c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000a90:	ea21 0100 	bic.w	r1, r1, r0
 8000a94:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a96:	fa0e fe03 	lsl.w	lr, lr, r3
 8000a9a:	ea22 020e 	bic.w	r2, r2, lr
}
 8000a9e:	ea41 0002 	orr.w	r0, r1, r2
 8000aa2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	e7ee      	b.n	8000a88 <NVIC_EncodePriority+0x1c>
	...

08000aac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aac:	4a07      	ldr	r2, [pc, #28]	@ (8000acc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000aae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ab0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000ab4:	041b      	lsls	r3, r3, #16
 8000ab6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab8:	0200      	lsls	r0, r0, #8
 8000aba:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000ac8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad0:	b510      	push	{r4, lr}
 8000ad2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ad4:	4b05      	ldr	r3, [pc, #20]	@ (8000aec <HAL_NVIC_SetPriority+0x1c>)
 8000ad6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ad8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000adc:	f7ff ffc6 	bl	8000a6c <NVIC_EncodePriority>
 8000ae0:	4601      	mov	r1, r0
 8000ae2:	4620      	mov	r0, r4
 8000ae4:	f7ff ffae 	bl	8000a44 <__NVIC_SetPriority>
}
 8000ae8:	bd10      	pop	{r4, pc}
 8000aea:	bf00      	nop
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000af2:	f7ff ff99 	bl	8000a28 <__NVIC_EnableIRQ>
}
 8000af6:	bd08      	pop	{r3, pc}

08000af8 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af8:	3801      	subs	r0, #1
 8000afa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000afe:	d20b      	bcs.n	8000b18 <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b00:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000b04:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b06:	4a05      	ldr	r2, [pc, #20]	@ (8000b1c <HAL_SYSTICK_Config+0x24>)
 8000b08:	21f0      	movs	r1, #240	@ 0xf0
 8000b0a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b0e:	2000      	movs	r0, #0
 8000b10:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b12:	2207      	movs	r2, #7
 8000b14:	611a      	str	r2, [r3, #16]
  return (0UL);                                                     /* Function successful */
 8000b16:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b18:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b1a:	4770      	bx	lr
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b20:	2300      	movs	r3, #0
 8000b22:	2b0f      	cmp	r3, #15
 8000b24:	f200 80e9 	bhi.w	8000cfa <HAL_GPIO_Init+0x1da>
{
 8000b28:	b570      	push	{r4, r5, r6, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	e065      	b.n	8000bfa <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b2e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b30:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000b34:	2403      	movs	r4, #3
 8000b36:	fa04 f40e 	lsl.w	r4, r4, lr
 8000b3a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b3e:	68cc      	ldr	r4, [r1, #12]
 8000b40:	fa04 f40e 	lsl.w	r4, r4, lr
 8000b44:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000b46:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b48:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b4a:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b4e:	684a      	ldr	r2, [r1, #4]
 8000b50:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000b54:	409a      	lsls	r2, r3
 8000b56:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000b58:	6042      	str	r2, [r0, #4]
 8000b5a:	e05c      	b.n	8000c16 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b5c:	08dc      	lsrs	r4, r3, #3
 8000b5e:	3408      	adds	r4, #8
 8000b60:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b64:	f003 0507 	and.w	r5, r3, #7
 8000b68:	00ad      	lsls	r5, r5, #2
 8000b6a:	f04f 0e0f 	mov.w	lr, #15
 8000b6e:	fa0e fe05 	lsl.w	lr, lr, r5
 8000b72:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b76:	690a      	ldr	r2, [r1, #16]
 8000b78:	40aa      	lsls	r2, r5
 8000b7a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000b7e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000b82:	e05c      	b.n	8000c3e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b84:	2207      	movs	r2, #7
 8000b86:	e000      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	fa02 f20e 	lsl.w	r2, r2, lr
 8000b8e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b90:	3402      	adds	r4, #2
 8000b92:	4d5a      	ldr	r5, [pc, #360]	@ (8000cfc <HAL_GPIO_Init+0x1dc>)
 8000b94:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b98:	4a59      	ldr	r2, [pc, #356]	@ (8000d00 <HAL_GPIO_Init+0x1e0>)
 8000b9a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000b9c:	ea6f 020c 	mvn.w	r2, ip
 8000ba0:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ba4:	684e      	ldr	r6, [r1, #4]
 8000ba6:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000baa:	d001      	beq.n	8000bb0 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000bac:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000bb0:	4c53      	ldr	r4, [pc, #332]	@ (8000d00 <HAL_GPIO_Init+0x1e0>)
 8000bb2:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000bb4:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000bb6:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bba:	684e      	ldr	r6, [r1, #4]
 8000bbc:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000bc0:	d001      	beq.n	8000bc6 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000bc2:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000bc6:	4c4e      	ldr	r4, [pc, #312]	@ (8000d00 <HAL_GPIO_Init+0x1e0>)
 8000bc8:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000bca:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000bcc:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bd0:	684e      	ldr	r6, [r1, #4]
 8000bd2:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000bd6:	d001      	beq.n	8000bdc <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000bd8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000bdc:	4c48      	ldr	r4, [pc, #288]	@ (8000d00 <HAL_GPIO_Init+0x1e0>)
 8000bde:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000be0:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000be2:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000be4:	684d      	ldr	r5, [r1, #4]
 8000be6:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000bea:	d001      	beq.n	8000bf0 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000bec:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000bf0:	4c43      	ldr	r4, [pc, #268]	@ (8000d00 <HAL_GPIO_Init+0x1e0>)
 8000bf2:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	2b0f      	cmp	r3, #15
 8000bf8:	d87d      	bhi.n	8000cf6 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bfe:	680c      	ldr	r4, [r1, #0]
 8000c00:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000c04:	ea32 0404 	bics.w	r4, r2, r4
 8000c08:	d1f4      	bne.n	8000bf4 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c0a:	684c      	ldr	r4, [r1, #4]
 8000c0c:	f004 0403 	and.w	r4, r4, #3
 8000c10:	3c01      	subs	r4, #1
 8000c12:	2c01      	cmp	r4, #1
 8000c14:	d98b      	bls.n	8000b2e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c16:	684a      	ldr	r2, [r1, #4]
 8000c18:	f002 0203 	and.w	r2, r2, #3
 8000c1c:	2a03      	cmp	r2, #3
 8000c1e:	d009      	beq.n	8000c34 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000c20:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c22:	005d      	lsls	r5, r3, #1
 8000c24:	2203      	movs	r2, #3
 8000c26:	40aa      	lsls	r2, r5
 8000c28:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2c:	688a      	ldr	r2, [r1, #8]
 8000c2e:	40aa      	lsls	r2, r5
 8000c30:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000c32:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c34:	684a      	ldr	r2, [r1, #4]
 8000c36:	f002 0203 	and.w	r2, r2, #3
 8000c3a:	2a02      	cmp	r2, #2
 8000c3c:	d08e      	beq.n	8000b5c <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000c3e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c40:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c44:	2203      	movs	r2, #3
 8000c46:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c4a:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c4e:	684a      	ldr	r2, [r1, #4]
 8000c50:	f002 0203 	and.w	r2, r2, #3
 8000c54:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c58:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000c5a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c5c:	684a      	ldr	r2, [r1, #4]
 8000c5e:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000c62:	d0c7      	beq.n	8000bf4 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c64:	2200      	movs	r2, #0
 8000c66:	9201      	str	r2, [sp, #4]
 8000c68:	4a26      	ldr	r2, [pc, #152]	@ (8000d04 <HAL_GPIO_Init+0x1e4>)
 8000c6a:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000c6c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000c70:	6454      	str	r4, [r2, #68]	@ 0x44
 8000c72:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000c74:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000c78:	9201      	str	r2, [sp, #4]
 8000c7a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000c7c:	089c      	lsrs	r4, r3, #2
 8000c7e:	1ca5      	adds	r5, r4, #2
 8000c80:	4a1e      	ldr	r2, [pc, #120]	@ (8000cfc <HAL_GPIO_Init+0x1dc>)
 8000c82:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c86:	f003 0e03 	and.w	lr, r3, #3
 8000c8a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000c8e:	220f      	movs	r2, #15
 8000c90:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c94:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c98:	4a1b      	ldr	r2, [pc, #108]	@ (8000d08 <HAL_GPIO_Init+0x1e8>)
 8000c9a:	4290      	cmp	r0, r2
 8000c9c:	f43f af74 	beq.w	8000b88 <HAL_GPIO_Init+0x68>
 8000ca0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000ca4:	4290      	cmp	r0, r2
 8000ca6:	d01a      	beq.n	8000cde <HAL_GPIO_Init+0x1be>
 8000ca8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cac:	4290      	cmp	r0, r2
 8000cae:	d018      	beq.n	8000ce2 <HAL_GPIO_Init+0x1c2>
 8000cb0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cb4:	4290      	cmp	r0, r2
 8000cb6:	d016      	beq.n	8000ce6 <HAL_GPIO_Init+0x1c6>
 8000cb8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cbc:	4290      	cmp	r0, r2
 8000cbe:	d014      	beq.n	8000cea <HAL_GPIO_Init+0x1ca>
 8000cc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cc4:	4290      	cmp	r0, r2
 8000cc6:	d012      	beq.n	8000cee <HAL_GPIO_Init+0x1ce>
 8000cc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000ccc:	4290      	cmp	r0, r2
 8000cce:	d010      	beq.n	8000cf2 <HAL_GPIO_Init+0x1d2>
 8000cd0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000cd4:	4290      	cmp	r0, r2
 8000cd6:	f43f af55 	beq.w	8000b84 <HAL_GPIO_Init+0x64>
 8000cda:	2208      	movs	r2, #8
 8000cdc:	e755      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000cde:	2201      	movs	r2, #1
 8000ce0:	e753      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000ce2:	2202      	movs	r2, #2
 8000ce4:	e751      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	e74f      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000cea:	2204      	movs	r2, #4
 8000cec:	e74d      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000cee:	2205      	movs	r2, #5
 8000cf0:	e74b      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
 8000cf2:	2206      	movs	r2, #6
 8000cf4:	e749      	b.n	8000b8a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000cf6:	b002      	add	sp, #8
 8000cf8:	bd70      	pop	{r4, r5, r6, pc}
 8000cfa:	4770      	bx	lr
 8000cfc:	40013800 	.word	0x40013800
 8000d00:	40013c00 	.word	0x40013c00
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020000 	.word	0x40020000

08000d0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d0c:	b10a      	cbz	r2, 8000d12 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d0e:	6181      	str	r1, [r0, #24]
 8000d10:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d12:	0409      	lsls	r1, r1, #16
 8000d14:	6181      	str	r1, [r0, #24]
  }
}
 8000d16:	4770      	bx	lr

08000d18 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d18:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d1a:	ea01 0203 	and.w	r2, r1, r3
 8000d1e:	ea21 0103 	bic.w	r1, r1, r3
 8000d22:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000d26:	6181      	str	r1, [r0, #24]
}
 8000d28:	4770      	bx	lr
	...

08000d2c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 81e0 	beq.w	80010f2 <HAL_RCC_OscConfig+0x3c6>
{
 8000d32:	b570      	push	{r4, r5, r6, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d38:	6803      	ldr	r3, [r0, #0]
 8000d3a:	f013 0f01 	tst.w	r3, #1
 8000d3e:	d03b      	beq.n	8000db8 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000d40:	4b9f      	ldr	r3, [pc, #636]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 030c 	and.w	r3, r3, #12
 8000d48:	2b04      	cmp	r3, #4
 8000d4a:	d02c      	beq.n	8000da6 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d4c:	4b9c      	ldr	r3, [pc, #624]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000d54:	2b08      	cmp	r3, #8
 8000d56:	d021      	beq.n	8000d9c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d58:	6863      	ldr	r3, [r4, #4]
 8000d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d5e:	d04f      	beq.n	8000e00 <HAL_RCC_OscConfig+0xd4>
 8000d60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d64:	d052      	beq.n	8000e0c <HAL_RCC_OscConfig+0xe0>
 8000d66:	4b96      	ldr	r3, [pc, #600]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d76:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d78:	6863      	ldr	r3, [r4, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d050      	beq.n	8000e20 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7e:	f7ff fe4d 	bl	8000a1c <HAL_GetTick>
 8000d82:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d84:	4b8e      	ldr	r3, [pc, #568]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d8c:	d114      	bne.n	8000db8 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d8e:	f7ff fe45 	bl	8000a1c <HAL_GetTick>
 8000d92:	1b40      	subs	r0, r0, r5
 8000d94:	2864      	cmp	r0, #100	@ 0x64
 8000d96:	d9f5      	bls.n	8000d84 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000d98:	2003      	movs	r0, #3
 8000d9a:	e1b1      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d9c:	4b88      	ldr	r3, [pc, #544]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000da4:	d0d8      	beq.n	8000d58 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da6:	4b86      	ldr	r3, [pc, #536]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000dae:	d003      	beq.n	8000db8 <HAL_RCC_OscConfig+0x8c>
 8000db0:	6863      	ldr	r3, [r4, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f000 819f 	beq.w	80010f6 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000db8:	6823      	ldr	r3, [r4, #0]
 8000dba:	f013 0f02 	tst.w	r3, #2
 8000dbe:	d054      	beq.n	8000e6a <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000dc0:	4b7f      	ldr	r3, [pc, #508]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	f013 0f0c 	tst.w	r3, #12
 8000dc8:	d03e      	beq.n	8000e48 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dca:	4b7d      	ldr	r3, [pc, #500]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000dd2:	2b08      	cmp	r3, #8
 8000dd4:	d033      	beq.n	8000e3e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000dd6:	68e3      	ldr	r3, [r4, #12]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d068      	beq.n	8000eae <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ddc:	4b79      	ldr	r3, [pc, #484]	@ (8000fc4 <HAL_RCC_OscConfig+0x298>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de2:	f7ff fe1b 	bl	8000a1c <HAL_GetTick>
 8000de6:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000de8:	4b75      	ldr	r3, [pc, #468]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f013 0f02 	tst.w	r3, #2
 8000df0:	d154      	bne.n	8000e9c <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df2:	f7ff fe13 	bl	8000a1c <HAL_GetTick>
 8000df6:	1b40      	subs	r0, r0, r5
 8000df8:	2802      	cmp	r0, #2
 8000dfa:	d9f5      	bls.n	8000de8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000dfc:	2003      	movs	r0, #3
 8000dfe:	e17f      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e00:	4a6f      	ldr	r2, [pc, #444]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e02:	6813      	ldr	r3, [r2, #0]
 8000e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	e7b5      	b.n	8000d78 <HAL_RCC_OscConfig+0x4c>
 8000e0c:	4b6c      	ldr	r3, [pc, #432]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	e7ab      	b.n	8000d78 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000e20:	f7ff fdfc 	bl	8000a1c <HAL_GetTick>
 8000e24:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e26:	4b66      	ldr	r3, [pc, #408]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e2e:	d0c3      	beq.n	8000db8 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e30:	f7ff fdf4 	bl	8000a1c <HAL_GetTick>
 8000e34:	1b40      	subs	r0, r0, r5
 8000e36:	2864      	cmp	r0, #100	@ 0x64
 8000e38:	d9f5      	bls.n	8000e26 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	e160      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e3e:	4b60      	ldr	r3, [pc, #384]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000e46:	d1c6      	bne.n	8000dd6 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e48:	4b5d      	ldr	r3, [pc, #372]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f013 0f02 	tst.w	r3, #2
 8000e50:	d003      	beq.n	8000e5a <HAL_RCC_OscConfig+0x12e>
 8000e52:	68e3      	ldr	r3, [r4, #12]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	f040 8150 	bne.w	80010fa <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5a:	4a59      	ldr	r2, [pc, #356]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e5c:	6813      	ldr	r3, [r2, #0]
 8000e5e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e62:	6921      	ldr	r1, [r4, #16]
 8000e64:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e68:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6a:	6823      	ldr	r3, [r4, #0]
 8000e6c:	f013 0f08 	tst.w	r3, #8
 8000e70:	d042      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e72:	6963      	ldr	r3, [r4, #20]
 8000e74:	b36b      	cbz	r3, 8000ed2 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e76:	4b53      	ldr	r3, [pc, #332]	@ (8000fc4 <HAL_RCC_OscConfig+0x298>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e7e:	f7ff fdcd 	bl	8000a1c <HAL_GetTick>
 8000e82:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e84:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e88:	f013 0f02 	tst.w	r3, #2
 8000e8c:	d134      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e8e:	f7ff fdc5 	bl	8000a1c <HAL_GetTick>
 8000e92:	1b40      	subs	r0, r0, r5
 8000e94:	2802      	cmp	r0, #2
 8000e96:	d9f5      	bls.n	8000e84 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000e98:	2003      	movs	r0, #3
 8000e9a:	e131      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e9c:	4a48      	ldr	r2, [pc, #288]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000e9e:	6813      	ldr	r3, [r2, #0]
 8000ea0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000ea4:	6921      	ldr	r1, [r4, #16]
 8000ea6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	e7dd      	b.n	8000e6a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000eae:	4b45      	ldr	r3, [pc, #276]	@ (8000fc4 <HAL_RCC_OscConfig+0x298>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fdb2 	bl	8000a1c <HAL_GetTick>
 8000eb8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eba:	4b41      	ldr	r3, [pc, #260]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f013 0f02 	tst.w	r3, #2
 8000ec2:	d0d2      	beq.n	8000e6a <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec4:	f7ff fdaa 	bl	8000a1c <HAL_GetTick>
 8000ec8:	1b40      	subs	r0, r0, r5
 8000eca:	2802      	cmp	r0, #2
 8000ecc:	d9f5      	bls.n	8000eba <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000ece:	2003      	movs	r0, #3
 8000ed0:	e116      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ed2:	4b3c      	ldr	r3, [pc, #240]	@ (8000fc4 <HAL_RCC_OscConfig+0x298>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eda:	f7ff fd9f 	bl	8000a1c <HAL_GetTick>
 8000ede:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee0:	4b37      	ldr	r3, [pc, #220]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ee4:	f013 0f02 	tst.w	r3, #2
 8000ee8:	d006      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eea:	f7ff fd97 	bl	8000a1c <HAL_GetTick>
 8000eee:	1b40      	subs	r0, r0, r5
 8000ef0:	2802      	cmp	r0, #2
 8000ef2:	d9f5      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8000ef4:	2003      	movs	r0, #3
 8000ef6:	e103      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ef8:	6823      	ldr	r3, [r4, #0]
 8000efa:	f013 0f04 	tst.w	r3, #4
 8000efe:	d077      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f00:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f04:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000f08:	d133      	bne.n	8000f72 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000f10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f12:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f16:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	9301      	str	r3, [sp, #4]
 8000f20:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f22:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f24:	4b28      	ldr	r3, [pc, #160]	@ (8000fc8 <HAL_RCC_OscConfig+0x29c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f2c:	d023      	beq.n	8000f76 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f2e:	68a3      	ldr	r3, [r4, #8]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d034      	beq.n	8000f9e <HAL_RCC_OscConfig+0x272>
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d038      	beq.n	8000faa <HAL_RCC_OscConfig+0x27e>
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000f3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f3c:	f022 0201 	bic.w	r2, r2, #1
 8000f40:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f44:	f022 0204 	bic.w	r2, r2, #4
 8000f48:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f4a:	68a3      	ldr	r3, [r4, #8]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d03d      	beq.n	8000fcc <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f50:	f7ff fd64 	bl	8000a1c <HAL_GetTick>
 8000f54:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f56:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f5a:	f013 0f02 	tst.w	r3, #2
 8000f5e:	d146      	bne.n	8000fee <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f60:	f7ff fd5c 	bl	8000a1c <HAL_GetTick>
 8000f64:	1b80      	subs	r0, r0, r6
 8000f66:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f6a:	4298      	cmp	r0, r3
 8000f6c:	d9f3      	bls.n	8000f56 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000f6e:	2003      	movs	r0, #3
 8000f70:	e0c6      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8000f72:	2500      	movs	r5, #0
 8000f74:	e7d6      	b.n	8000f24 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f76:	4a14      	ldr	r2, [pc, #80]	@ (8000fc8 <HAL_RCC_OscConfig+0x29c>)
 8000f78:	6813      	ldr	r3, [r2, #0]
 8000f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f7e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000f80:	f7ff fd4c 	bl	8000a1c <HAL_GetTick>
 8000f84:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f86:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <HAL_RCC_OscConfig+0x29c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f8e:	d1ce      	bne.n	8000f2e <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f90:	f7ff fd44 	bl	8000a1c <HAL_GetTick>
 8000f94:	1b80      	subs	r0, r0, r6
 8000f96:	2802      	cmp	r0, #2
 8000f98:	d9f5      	bls.n	8000f86 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8000f9a:	2003      	movs	r0, #3
 8000f9c:	e0b0      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f9e:	4a08      	ldr	r2, [pc, #32]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000fa0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8000fa8:	e7cf      	b.n	8000f4a <HAL_RCC_OscConfig+0x21e>
 8000faa:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_RCC_OscConfig+0x294>)
 8000fac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fae:	f042 0204 	orr.w	r2, r2, #4
 8000fb2:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fb4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fb6:	f042 0201 	orr.w	r2, r2, #1
 8000fba:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fbc:	e7c5      	b.n	8000f4a <HAL_RCC_OscConfig+0x21e>
 8000fbe:	bf00      	nop
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	42470000 	.word	0x42470000
 8000fc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fcc:	f7ff fd26 	bl	8000a1c <HAL_GetTick>
 8000fd0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fd2:	4b52      	ldr	r3, [pc, #328]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 8000fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fd6:	f013 0f02 	tst.w	r3, #2
 8000fda:	d008      	beq.n	8000fee <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fdc:	f7ff fd1e 	bl	8000a1c <HAL_GetTick>
 8000fe0:	1b80      	subs	r0, r0, r6
 8000fe2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000fe6:	4298      	cmp	r0, r3
 8000fe8:	d9f3      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8000fea:	2003      	movs	r0, #3
 8000fec:	e088      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000fee:	b9ed      	cbnz	r5, 800102c <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ff0:	69a3      	ldr	r3, [r4, #24]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f000 8083 	beq.w	80010fe <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ff8:	4a48      	ldr	r2, [pc, #288]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 8000ffa:	6892      	ldr	r2, [r2, #8]
 8000ffc:	f002 020c 	and.w	r2, r2, #12
 8001000:	2a08      	cmp	r2, #8
 8001002:	d051      	beq.n	80010a8 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001004:	2b02      	cmp	r3, #2
 8001006:	d017      	beq.n	8001038 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001008:	4b45      	ldr	r3, [pc, #276]	@ (8001120 <HAL_RCC_OscConfig+0x3f4>)
 800100a:	2200      	movs	r2, #0
 800100c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff fd05 	bl	8000a1c <HAL_GetTick>
 8001012:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001014:	4b41      	ldr	r3, [pc, #260]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800101c:	d042      	beq.n	80010a4 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800101e:	f7ff fcfd 	bl	8000a1c <HAL_GetTick>
 8001022:	1b00      	subs	r0, r0, r4
 8001024:	2802      	cmp	r0, #2
 8001026:	d9f5      	bls.n	8001014 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001028:	2003      	movs	r0, #3
 800102a:	e069      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800102c:	4a3b      	ldr	r2, [pc, #236]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 800102e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001030:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001034:	6413      	str	r3, [r2, #64]	@ 0x40
 8001036:	e7db      	b.n	8000ff0 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8001038:	4b39      	ldr	r3, [pc, #228]	@ (8001120 <HAL_RCC_OscConfig+0x3f4>)
 800103a:	2200      	movs	r2, #0
 800103c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800103e:	f7ff fced 	bl	8000a1c <HAL_GetTick>
 8001042:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001044:	4b35      	ldr	r3, [pc, #212]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800104c:	d006      	beq.n	800105c <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104e:	f7ff fce5 	bl	8000a1c <HAL_GetTick>
 8001052:	1b40      	subs	r0, r0, r5
 8001054:	2802      	cmp	r0, #2
 8001056:	d9f5      	bls.n	8001044 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8001058:	2003      	movs	r0, #3
 800105a:	e051      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800105c:	69e3      	ldr	r3, [r4, #28]
 800105e:	6a22      	ldr	r2, [r4, #32]
 8001060:	4313      	orrs	r3, r2
 8001062:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001064:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001068:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800106a:	0852      	lsrs	r2, r2, #1
 800106c:	3a01      	subs	r2, #1
 800106e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001072:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001074:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001078:	4a28      	ldr	r2, [pc, #160]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 800107a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800107c:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <HAL_RCC_OscConfig+0x3f4>)
 800107e:	2201      	movs	r2, #1
 8001080:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001082:	f7ff fccb 	bl	8000a1c <HAL_GetTick>
 8001086:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001088:	4b24      	ldr	r3, [pc, #144]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001090:	d106      	bne.n	80010a0 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001092:	f7ff fcc3 	bl	8000a1c <HAL_GetTick>
 8001096:	1b00      	subs	r0, r0, r4
 8001098:	2802      	cmp	r0, #2
 800109a:	d9f5      	bls.n	8001088 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 800109c:	2003      	movs	r0, #3
 800109e:	e02f      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80010a0:	2000      	movs	r0, #0
 80010a2:	e02d      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 80010a4:	2000      	movs	r0, #0
 80010a6:	e02b      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d02b      	beq.n	8001104 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <HAL_RCC_OscConfig+0x3f0>)
 80010ae:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b0:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80010b4:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010b6:	4291      	cmp	r1, r2
 80010b8:	d126      	bne.n	8001108 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80010be:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010c0:	428a      	cmp	r2, r1
 80010c2:	d123      	bne.n	800110c <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010c4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010c6:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80010ca:	401a      	ands	r2, r3
 80010cc:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80010d0:	d11e      	bne.n	8001110 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010d2:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80010d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80010d8:	0852      	lsrs	r2, r2, #1
 80010da:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010dc:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80010e0:	d118      	bne.n	8001114 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80010e2:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 80010e6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010e8:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80010ec:	d114      	bne.n	8001118 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 80010ee:	2000      	movs	r0, #0
 80010f0:	e006      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 80010f2:	2001      	movs	r0, #1
}
 80010f4:	4770      	bx	lr
        return HAL_ERROR;
 80010f6:	2001      	movs	r0, #1
 80010f8:	e002      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 80010fa:	2001      	movs	r0, #1
 80010fc:	e000      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 80010fe:	2000      	movs	r0, #0
}
 8001100:	b002      	add	sp, #8
 8001102:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001104:	2001      	movs	r0, #1
 8001106:	e7fb      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8001108:	2001      	movs	r0, #1
 800110a:	e7f9      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 800110c:	2001      	movs	r0, #1
 800110e:	e7f7      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 8001110:	2001      	movs	r0, #1
 8001112:	e7f5      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 8001114:	2001      	movs	r0, #1
 8001116:	e7f3      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 8001118:	2001      	movs	r0, #1
 800111a:	e7f1      	b.n	8001100 <HAL_RCC_OscConfig+0x3d4>
 800111c:	40023800 	.word	0x40023800
 8001120:	42470000 	.word	0x42470000

08001124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001124:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001126:	4b33      	ldr	r3, [pc, #204]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f003 030c 	and.w	r3, r3, #12
 800112e:	2b04      	cmp	r3, #4
 8001130:	d05b      	beq.n	80011ea <HAL_RCC_GetSysClockFreq+0xc6>
 8001132:	2b08      	cmp	r3, #8
 8001134:	d15b      	bne.n	80011ee <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001136:	4b2f      	ldr	r3, [pc, #188]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001138:	685a      	ldr	r2, [r3, #4]
 800113a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001144:	d02c      	beq.n	80011a0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001146:	4b2b      	ldr	r3, [pc, #172]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001148:	6858      	ldr	r0, [r3, #4]
 800114a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800114e:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001152:	ebbc 0c00 	subs.w	ip, ip, r0
 8001156:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800115a:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800115e:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001162:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001166:	ebb1 010c 	subs.w	r1, r1, ip
 800116a:	eb63 030e 	sbc.w	r3, r3, lr
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001174:	00c9      	lsls	r1, r1, #3
 8001176:	eb11 0c00 	adds.w	ip, r1, r0
 800117a:	f143 0300 	adc.w	r3, r3, #0
 800117e:	0259      	lsls	r1, r3, #9
 8001180:	2300      	movs	r3, #0
 8001182:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8001186:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 800118a:	f7ff f871 	bl	8000270 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800118e:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001196:	3301      	adds	r3, #1
 8001198:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800119a:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800119e:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011a0:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80011a2:	6858      	ldr	r0, [r3, #4]
 80011a4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80011a8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80011ac:	ebbc 0c00 	subs.w	ip, ip, r0
 80011b0:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80011b4:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80011b8:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80011bc:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80011c0:	ebb1 010c 	subs.w	r1, r1, ip
 80011c4:	eb63 030e 	sbc.w	r3, r3, lr
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80011ce:	00c9      	lsls	r1, r1, #3
 80011d0:	eb11 0c00 	adds.w	ip, r1, r0
 80011d4:	f143 0300 	adc.w	r3, r3, #0
 80011d8:	0299      	lsls	r1, r3, #10
 80011da:	2300      	movs	r3, #0
 80011dc:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80011e0:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80011e4:	f7ff f844 	bl	8000270 <__aeabi_uldivmod>
 80011e8:	e7d1      	b.n	800118e <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 80011ea:	4803      	ldr	r0, [pc, #12]	@ (80011f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80011ec:	e7d7      	b.n	800119e <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011ee:	4803      	ldr	r0, [pc, #12]	@ (80011fc <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 80011f0:	e7d5      	b.n	800119e <HAL_RCC_GetSysClockFreq+0x7a>
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	007a1200 	.word	0x007a1200
 80011fc:	00f42400 	.word	0x00f42400

08001200 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001200:	2800      	cmp	r0, #0
 8001202:	f000 809b 	beq.w	800133c <HAL_RCC_ClockConfig+0x13c>
{
 8001206:	b570      	push	{r4, r5, r6, lr}
 8001208:	460d      	mov	r5, r1
 800120a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800120c:	4b4f      	ldr	r3, [pc, #316]	@ (800134c <HAL_RCC_ClockConfig+0x14c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	428b      	cmp	r3, r1
 8001216:	d208      	bcs.n	800122a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001218:	b2cb      	uxtb	r3, r1
 800121a:	4a4c      	ldr	r2, [pc, #304]	@ (800134c <HAL_RCC_ClockConfig+0x14c>)
 800121c:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800121e:	6813      	ldr	r3, [r2, #0]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	428b      	cmp	r3, r1
 8001226:	f040 808b 	bne.w	8001340 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800122a:	6823      	ldr	r3, [r4, #0]
 800122c:	f013 0f02 	tst.w	r3, #2
 8001230:	d017      	beq.n	8001262 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001232:	f013 0f04 	tst.w	r3, #4
 8001236:	d004      	beq.n	8001242 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001238:	4a45      	ldr	r2, [pc, #276]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 800123a:	6893      	ldr	r3, [r2, #8]
 800123c:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001240:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001242:	6823      	ldr	r3, [r4, #0]
 8001244:	f013 0f08 	tst.w	r3, #8
 8001248:	d004      	beq.n	8001254 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800124a:	4a41      	ldr	r2, [pc, #260]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 800124c:	6893      	ldr	r3, [r2, #8]
 800124e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001252:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001254:	4a3e      	ldr	r2, [pc, #248]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 8001256:	6893      	ldr	r3, [r2, #8]
 8001258:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800125c:	68a1      	ldr	r1, [r4, #8]
 800125e:	430b      	orrs	r3, r1
 8001260:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	f013 0f01 	tst.w	r3, #1
 8001268:	d032      	beq.n	80012d0 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126a:	6863      	ldr	r3, [r4, #4]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d021      	beq.n	80012b4 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001270:	1e9a      	subs	r2, r3, #2
 8001272:	2a01      	cmp	r2, #1
 8001274:	d925      	bls.n	80012c2 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001276:	4a36      	ldr	r2, [pc, #216]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 8001278:	6812      	ldr	r2, [r2, #0]
 800127a:	f012 0f02 	tst.w	r2, #2
 800127e:	d061      	beq.n	8001344 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001280:	4933      	ldr	r1, [pc, #204]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 8001282:	688a      	ldr	r2, [r1, #8]
 8001284:	f022 0203 	bic.w	r2, r2, #3
 8001288:	4313      	orrs	r3, r2
 800128a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800128c:	f7ff fbc6 	bl	8000a1c <HAL_GetTick>
 8001290:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	6862      	ldr	r2, [r4, #4]
 800129c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80012a0:	d016      	beq.n	80012d0 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a2:	f7ff fbbb 	bl	8000a1c <HAL_GetTick>
 80012a6:	1b80      	subs	r0, r0, r6
 80012a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80012ac:	4298      	cmp	r0, r3
 80012ae:	d9f0      	bls.n	8001292 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80012b0:	2003      	movs	r0, #3
 80012b2:	e042      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b4:	4a26      	ldr	r2, [pc, #152]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 80012b6:	6812      	ldr	r2, [r2, #0]
 80012b8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80012bc:	d1e0      	bne.n	8001280 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80012be:	2001      	movs	r0, #1
 80012c0:	e03b      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012c2:	4a23      	ldr	r2, [pc, #140]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80012ca:	d1d9      	bne.n	8001280 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80012cc:	2001      	movs	r0, #1
 80012ce:	e034      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012d0:	4b1e      	ldr	r3, [pc, #120]	@ (800134c <HAL_RCC_ClockConfig+0x14c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0307 	and.w	r3, r3, #7
 80012d8:	42ab      	cmp	r3, r5
 80012da:	d907      	bls.n	80012ec <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012dc:	b2ea      	uxtb	r2, r5
 80012de:	4b1b      	ldr	r3, [pc, #108]	@ (800134c <HAL_RCC_ClockConfig+0x14c>)
 80012e0:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	42ab      	cmp	r3, r5
 80012ea:	d12d      	bne.n	8001348 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ec:	6823      	ldr	r3, [r4, #0]
 80012ee:	f013 0f04 	tst.w	r3, #4
 80012f2:	d006      	beq.n	8001302 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012f4:	4a16      	ldr	r2, [pc, #88]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 80012f6:	6893      	ldr	r3, [r2, #8]
 80012f8:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80012fc:	68e1      	ldr	r1, [r4, #12]
 80012fe:	430b      	orrs	r3, r1
 8001300:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	f013 0f08 	tst.w	r3, #8
 8001308:	d007      	beq.n	800131a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800130a:	4a11      	ldr	r2, [pc, #68]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 800130c:	6893      	ldr	r3, [r2, #8]
 800130e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001312:	6921      	ldr	r1, [r4, #16]
 8001314:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001318:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800131a:	f7ff ff03 	bl	8001124 <HAL_RCC_GetSysClockFreq>
 800131e:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <HAL_RCC_ClockConfig+0x150>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001326:	4a0b      	ldr	r2, [pc, #44]	@ (8001354 <HAL_RCC_ClockConfig+0x154>)
 8001328:	5cd3      	ldrb	r3, [r2, r3]
 800132a:	40d8      	lsrs	r0, r3
 800132c:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <HAL_RCC_ClockConfig+0x158>)
 800132e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <HAL_RCC_ClockConfig+0x15c>)
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	f7ff fb26 	bl	8000984 <HAL_InitTick>
  return HAL_OK;
 8001338:	2000      	movs	r0, #0
}
 800133a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800133c:	2001      	movs	r0, #1
}
 800133e:	4770      	bx	lr
      return HAL_ERROR;
 8001340:	2001      	movs	r0, #1
 8001342:	e7fa      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001344:	2001      	movs	r0, #1
 8001346:	e7f8      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8001348:	2001      	movs	r0, #1
 800134a:	e7f6      	b.n	800133a <HAL_RCC_ClockConfig+0x13a>
 800134c:	40023c00 	.word	0x40023c00
 8001350:	40023800 	.word	0x40023800
 8001354:	080027c8 	.word	0x080027c8
 8001358:	20000000 	.word	0x20000000
 800135c:	20000008 	.word	0x20000008

08001360 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001360:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001362:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001364:	6a04      	ldr	r4, [r0, #32]
 8001366:	f024 0401 	bic.w	r4, r4, #1
 800136a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800136c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800136e:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001372:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001376:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800137a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800137c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800137e:	6203      	str	r3, [r0, #32]
}
 8001380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001384:	4770      	bx	lr

08001386 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001386:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001388:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800138a:	6a04      	ldr	r4, [r0, #32]
 800138c:	f024 0410 	bic.w	r4, r4, #16
 8001390:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001392:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001394:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001398:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800139c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80013a0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80013a4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80013a6:	6203      	str	r3, [r0, #32]
}
 80013a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80013ae:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80013b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80013b4:	430b      	orrs	r3, r1
 80013b6:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80013ba:	6083      	str	r3, [r0, #8]
}
 80013bc:	4770      	bx	lr
	...

080013c0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80013c0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d137      	bne.n	800143a <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 80013ca:	2302      	movs	r3, #2
 80013cc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80013d0:	6802      	ldr	r2, [r0, #0]
 80013d2:	68d3      	ldr	r3, [r2, #12]
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80013da:	6803      	ldr	r3, [r0, #0]
 80013dc:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <HAL_TIM_Base_Start_IT+0x84>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d020      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 80013e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013e6:	d01d      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 80013e8:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d019      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 80013f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d015      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 80013f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d011      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 8001400:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001404:	4293      	cmp	r3, r2
 8001406:	d00d      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 8001408:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 800140c:	4293      	cmp	r3, r2
 800140e:	d009      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
 8001410:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001414:	4293      	cmp	r3, r2
 8001416:	d005      	beq.n	8001424 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001420:	2000      	movs	r0, #0
 8001422:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800142a:	2a06      	cmp	r2, #6
 800142c:	d007      	beq.n	800143e <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	f042 0201 	orr.w	r2, r2, #1
 8001434:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001436:	2000      	movs	r0, #0
 8001438:	4770      	bx	lr
    return HAL_ERROR;
 800143a:	2001      	movs	r0, #1
 800143c:	4770      	bx	lr
  return HAL_OK;
 800143e:	2000      	movs	r0, #0
}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40010000 	.word	0x40010000

08001448 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8001448:	4770      	bx	lr

0800144a <HAL_TIM_IC_CaptureCallback>:
}
 800144a:	4770      	bx	lr

0800144c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800144c:	4770      	bx	lr

0800144e <HAL_TIM_TriggerCallback>:
}
 800144e:	4770      	bx	lr

08001450 <HAL_TIM_IRQHandler>:
{
 8001450:	b570      	push	{r4, r5, r6, lr}
 8001452:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8001454:	6803      	ldr	r3, [r0, #0]
 8001456:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001458:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800145a:	f015 0f02 	tst.w	r5, #2
 800145e:	d010      	beq.n	8001482 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001460:	f016 0f02 	tst.w	r6, #2
 8001464:	d00d      	beq.n	8001482 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001466:	f06f 0202 	mvn.w	r2, #2
 800146a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800146c:	2301      	movs	r3, #1
 800146e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001470:	6803      	ldr	r3, [r0, #0]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f013 0f03 	tst.w	r3, #3
 8001478:	d05e      	beq.n	8001538 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 800147a:	f7ff ffe6 	bl	800144a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800147e:	2300      	movs	r3, #0
 8001480:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001482:	f015 0f04 	tst.w	r5, #4
 8001486:	d012      	beq.n	80014ae <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001488:	f016 0f04 	tst.w	r6, #4
 800148c:	d00f      	beq.n	80014ae <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	f06f 0204 	mvn.w	r2, #4
 8001494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001496:	2302      	movs	r3, #2
 8001498:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800149a:	6823      	ldr	r3, [r4, #0]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80014a2:	d04f      	beq.n	8001544 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80014a4:	4620      	mov	r0, r4
 80014a6:	f7ff ffd0 	bl	800144a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014aa:	2300      	movs	r3, #0
 80014ac:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80014ae:	f015 0f08 	tst.w	r5, #8
 80014b2:	d012      	beq.n	80014da <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80014b4:	f016 0f08 	tst.w	r6, #8
 80014b8:	d00f      	beq.n	80014da <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80014ba:	6823      	ldr	r3, [r4, #0]
 80014bc:	f06f 0208 	mvn.w	r2, #8
 80014c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014c2:	2304      	movs	r3, #4
 80014c4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	f013 0f03 	tst.w	r3, #3
 80014ce:	d040      	beq.n	8001552 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 80014d0:	4620      	mov	r0, r4
 80014d2:	f7ff ffba 	bl	800144a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014d6:	2300      	movs	r3, #0
 80014d8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80014da:	f015 0f10 	tst.w	r5, #16
 80014de:	d012      	beq.n	8001506 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80014e0:	f016 0f10 	tst.w	r6, #16
 80014e4:	d00f      	beq.n	8001506 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80014e6:	6823      	ldr	r3, [r4, #0]
 80014e8:	f06f 0210 	mvn.w	r2, #16
 80014ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014ee:	2308      	movs	r3, #8
 80014f0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80014fa:	d031      	beq.n	8001560 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff ffa4 	bl	800144a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001502:	2300      	movs	r3, #0
 8001504:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001506:	f015 0f01 	tst.w	r5, #1
 800150a:	d002      	beq.n	8001512 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800150c:	f016 0f01 	tst.w	r6, #1
 8001510:	d12d      	bne.n	800156e <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001512:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8001516:	d002      	beq.n	800151e <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001518:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800151c:	d12f      	bne.n	800157e <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800151e:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8001522:	d002      	beq.n	800152a <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001524:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8001528:	d131      	bne.n	800158e <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800152a:	f015 0f20 	tst.w	r5, #32
 800152e:	d002      	beq.n	8001536 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001530:	f016 0f20 	tst.w	r6, #32
 8001534:	d133      	bne.n	800159e <HAL_TIM_IRQHandler+0x14e>
}
 8001536:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001538:	f7ff ff86 	bl	8001448 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff ff85 	bl	800144c <HAL_TIM_PWM_PulseFinishedCallback>
 8001542:	e79c      	b.n	800147e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001544:	4620      	mov	r0, r4
 8001546:	f7ff ff7f 	bl	8001448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800154a:	4620      	mov	r0, r4
 800154c:	f7ff ff7e 	bl	800144c <HAL_TIM_PWM_PulseFinishedCallback>
 8001550:	e7ab      	b.n	80014aa <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff ff78 	bl	8001448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001558:	4620      	mov	r0, r4
 800155a:	f7ff ff77 	bl	800144c <HAL_TIM_PWM_PulseFinishedCallback>
 800155e:	e7ba      	b.n	80014d6 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001560:	4620      	mov	r0, r4
 8001562:	f7ff ff71 	bl	8001448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001566:	4620      	mov	r0, r4
 8001568:	f7ff ff70 	bl	800144c <HAL_TIM_PWM_PulseFinishedCallback>
 800156c:	e7c9      	b.n	8001502 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800156e:	6823      	ldr	r3, [r4, #0]
 8001570:	f06f 0201 	mvn.w	r2, #1
 8001574:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001576:	4620      	mov	r0, r4
 8001578:	f7ff f882 	bl	8000680 <HAL_TIM_PeriodElapsedCallback>
 800157c:	e7c9      	b.n	8001512 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800157e:	6823      	ldr	r3, [r4, #0]
 8001580:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001584:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001586:	4620      	mov	r0, r4
 8001588:	f000 f979 	bl	800187e <HAL_TIMEx_BreakCallback>
 800158c:	e7c7      	b.n	800151e <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800158e:	6823      	ldr	r3, [r4, #0]
 8001590:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001594:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001596:	4620      	mov	r0, r4
 8001598:	f7ff ff59 	bl	800144e <HAL_TIM_TriggerCallback>
 800159c:	e7c5      	b.n	800152a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	f06f 0220 	mvn.w	r2, #32
 80015a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80015a6:	4620      	mov	r0, r4
 80015a8:	f000 f968 	bl	800187c <HAL_TIMEx_CommutCallback>
}
 80015ac:	e7c3      	b.n	8001536 <HAL_TIM_IRQHandler+0xe6>
	...

080015b0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80015b0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015b2:	4a32      	ldr	r2, [pc, #200]	@ (800167c <TIM_Base_SetConfig+0xcc>)
 80015b4:	4290      	cmp	r0, r2
 80015b6:	d012      	beq.n	80015de <TIM_Base_SetConfig+0x2e>
 80015b8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80015bc:	d00f      	beq.n	80015de <TIM_Base_SetConfig+0x2e>
 80015be:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80015c2:	4290      	cmp	r0, r2
 80015c4:	d00b      	beq.n	80015de <TIM_Base_SetConfig+0x2e>
 80015c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015ca:	4290      	cmp	r0, r2
 80015cc:	d007      	beq.n	80015de <TIM_Base_SetConfig+0x2e>
 80015ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015d2:	4290      	cmp	r0, r2
 80015d4:	d003      	beq.n	80015de <TIM_Base_SetConfig+0x2e>
 80015d6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80015da:	4290      	cmp	r0, r2
 80015dc:	d103      	bne.n	80015e6 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80015e2:	684a      	ldr	r2, [r1, #4]
 80015e4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015e6:	4a25      	ldr	r2, [pc, #148]	@ (800167c <TIM_Base_SetConfig+0xcc>)
 80015e8:	4290      	cmp	r0, r2
 80015ea:	d02a      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 80015ec:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80015f0:	d027      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 80015f2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d023      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 80015fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80015fe:	4290      	cmp	r0, r2
 8001600:	d01f      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 8001602:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001606:	4290      	cmp	r0, r2
 8001608:	d01b      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 800160a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800160e:	4290      	cmp	r0, r2
 8001610:	d017      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 8001612:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001616:	4290      	cmp	r0, r2
 8001618:	d013      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 800161a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800161e:	4290      	cmp	r0, r2
 8001620:	d00f      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 8001622:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001626:	4290      	cmp	r0, r2
 8001628:	d00b      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 800162a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800162e:	4290      	cmp	r0, r2
 8001630:	d007      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 8001632:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001636:	4290      	cmp	r0, r2
 8001638:	d003      	beq.n	8001642 <TIM_Base_SetConfig+0x92>
 800163a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800163e:	4290      	cmp	r0, r2
 8001640:	d103      	bne.n	800164a <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001642:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001646:	68ca      	ldr	r2, [r1, #12]
 8001648:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800164a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800164e:	694a      	ldr	r2, [r1, #20]
 8001650:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001652:	688a      	ldr	r2, [r1, #8]
 8001654:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001656:	680a      	ldr	r2, [r1, #0]
 8001658:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800165a:	4a08      	ldr	r2, [pc, #32]	@ (800167c <TIM_Base_SetConfig+0xcc>)
 800165c:	4290      	cmp	r0, r2
 800165e:	d003      	beq.n	8001668 <TIM_Base_SetConfig+0xb8>
 8001660:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001664:	4290      	cmp	r0, r2
 8001666:	d101      	bne.n	800166c <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001668:	690a      	ldr	r2, [r1, #16]
 800166a:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800166c:	6802      	ldr	r2, [r0, #0]
 800166e:	f042 0204 	orr.w	r2, r2, #4
 8001672:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001674:	2201      	movs	r2, #1
 8001676:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001678:	6003      	str	r3, [r0, #0]
}
 800167a:	4770      	bx	lr
 800167c:	40010000 	.word	0x40010000

08001680 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001680:	b340      	cbz	r0, 80016d4 <HAL_TIM_Base_Init+0x54>
{
 8001682:	b510      	push	{r4, lr}
 8001684:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001686:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800168a:	b1f3      	cbz	r3, 80016ca <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800168c:	2302      	movs	r3, #2
 800168e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001692:	4621      	mov	r1, r4
 8001694:	f851 0b04 	ldr.w	r0, [r1], #4
 8001698:	f7ff ff8a 	bl	80015b0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800169c:	2301      	movs	r3, #1
 800169e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80016a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80016aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80016ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016b2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80016b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016ba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80016be:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80016c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80016c6:	2000      	movs	r0, #0
}
 80016c8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80016ca:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80016ce:	f7ff f8b1 	bl	8000834 <HAL_TIM_Base_MspInit>
 80016d2:	e7db      	b.n	800168c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80016d4:	2001      	movs	r0, #1
}
 80016d6:	4770      	bx	lr

080016d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80016d8:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80016da:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016dc:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80016e0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80016e4:	430a      	orrs	r2, r1
 80016e6:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80016ea:	6082      	str	r2, [r0, #8]
}
 80016ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80016f2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d078      	beq.n	80017ec <HAL_TIM_ConfigClockSource+0xfa>
{
 80016fa:	b510      	push	{r4, lr}
 80016fc:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80016fe:	2301      	movs	r3, #1
 8001700:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001704:	2302      	movs	r3, #2
 8001706:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800170a:	6802      	ldr	r2, [r0, #0]
 800170c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800170e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001712:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001716:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001718:	680b      	ldr	r3, [r1, #0]
 800171a:	2b60      	cmp	r3, #96	@ 0x60
 800171c:	d04c      	beq.n	80017b8 <HAL_TIM_ConfigClockSource+0xc6>
 800171e:	d823      	bhi.n	8001768 <HAL_TIM_ConfigClockSource+0x76>
 8001720:	2b40      	cmp	r3, #64	@ 0x40
 8001722:	d054      	beq.n	80017ce <HAL_TIM_ConfigClockSource+0xdc>
 8001724:	d811      	bhi.n	800174a <HAL_TIM_ConfigClockSource+0x58>
 8001726:	2b20      	cmp	r3, #32
 8001728:	d003      	beq.n	8001732 <HAL_TIM_ConfigClockSource+0x40>
 800172a:	d80a      	bhi.n	8001742 <HAL_TIM_ConfigClockSource+0x50>
 800172c:	b10b      	cbz	r3, 8001732 <HAL_TIM_ConfigClockSource+0x40>
 800172e:	2b10      	cmp	r3, #16
 8001730:	d105      	bne.n	800173e <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001732:	4619      	mov	r1, r3
 8001734:	6820      	ldr	r0, [r4, #0]
 8001736:	f7ff fe3a 	bl	80013ae <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800173a:	2000      	movs	r0, #0
      break;
 800173c:	e028      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800173e:	2001      	movs	r0, #1
 8001740:	e026      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001742:	2b30      	cmp	r3, #48	@ 0x30
 8001744:	d0f5      	beq.n	8001732 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8001746:	2001      	movs	r0, #1
 8001748:	e022      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800174a:	2b50      	cmp	r3, #80	@ 0x50
 800174c:	d10a      	bne.n	8001764 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800174e:	68ca      	ldr	r2, [r1, #12]
 8001750:	6849      	ldr	r1, [r1, #4]
 8001752:	6800      	ldr	r0, [r0, #0]
 8001754:	f7ff fe04 	bl	8001360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001758:	2150      	movs	r1, #80	@ 0x50
 800175a:	6820      	ldr	r0, [r4, #0]
 800175c:	f7ff fe27 	bl	80013ae <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001760:	2000      	movs	r0, #0
      break;
 8001762:	e015      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001764:	2001      	movs	r0, #1
 8001766:	e013      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800176c:	d03a      	beq.n	80017e4 <HAL_TIM_ConfigClockSource+0xf2>
 800176e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001772:	d014      	beq.n	800179e <HAL_TIM_ConfigClockSource+0xac>
 8001774:	2b70      	cmp	r3, #112	@ 0x70
 8001776:	d137      	bne.n	80017e8 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8001778:	68cb      	ldr	r3, [r1, #12]
 800177a:	684a      	ldr	r2, [r1, #4]
 800177c:	6889      	ldr	r1, [r1, #8]
 800177e:	6800      	ldr	r0, [r0, #0]
 8001780:	f7ff ffaa 	bl	80016d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001784:	6822      	ldr	r2, [r4, #0]
 8001786:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001788:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800178c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800178e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001790:	2301      	movs	r3, #1
 8001792:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001796:	2300      	movs	r3, #0
 8001798:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800179c:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 800179e:	68cb      	ldr	r3, [r1, #12]
 80017a0:	684a      	ldr	r2, [r1, #4]
 80017a2:	6889      	ldr	r1, [r1, #8]
 80017a4:	6800      	ldr	r0, [r0, #0]
 80017a6:	f7ff ff97 	bl	80016d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80017aa:	6822      	ldr	r2, [r4, #0]
 80017ac:	6893      	ldr	r3, [r2, #8]
 80017ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80017b4:	2000      	movs	r0, #0
      break;
 80017b6:	e7eb      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017b8:	68ca      	ldr	r2, [r1, #12]
 80017ba:	6849      	ldr	r1, [r1, #4]
 80017bc:	6800      	ldr	r0, [r0, #0]
 80017be:	f7ff fde2 	bl	8001386 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80017c2:	2160      	movs	r1, #96	@ 0x60
 80017c4:	6820      	ldr	r0, [r4, #0]
 80017c6:	f7ff fdf2 	bl	80013ae <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80017ca:	2000      	movs	r0, #0
      break;
 80017cc:	e7e0      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017ce:	68ca      	ldr	r2, [r1, #12]
 80017d0:	6849      	ldr	r1, [r1, #4]
 80017d2:	6800      	ldr	r0, [r0, #0]
 80017d4:	f7ff fdc4 	bl	8001360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80017d8:	2140      	movs	r1, #64	@ 0x40
 80017da:	6820      	ldr	r0, [r4, #0]
 80017dc:	f7ff fde7 	bl	80013ae <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80017e0:	2000      	movs	r0, #0
      break;
 80017e2:	e7d5      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80017e4:	2000      	movs	r0, #0
 80017e6:	e7d3      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80017e8:	2001      	movs	r0, #1
 80017ea:	e7d1      	b.n	8001790 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80017ec:	2002      	movs	r0, #2
}
 80017ee:	4770      	bx	lr

080017f0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80017f0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80017f4:	2a01      	cmp	r2, #1
 80017f6:	d03d      	beq.n	8001874 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 80017f8:	b410      	push	{r4}
 80017fa:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80017fc:	2201      	movs	r2, #1
 80017fe:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001802:	2202      	movs	r2, #2
 8001804:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001808:	6802      	ldr	r2, [r0, #0]
 800180a:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800180c:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800180e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001812:	6808      	ldr	r0, [r1, #0]
 8001814:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001818:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4816      	ldr	r0, [pc, #88]	@ (8001878 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800181e:	4282      	cmp	r2, r0
 8001820:	d01a      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001822:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001826:	d017      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001828:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800182c:	4282      	cmp	r2, r0
 800182e:	d013      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001830:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001834:	4282      	cmp	r2, r0
 8001836:	d00f      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001838:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800183c:	4282      	cmp	r2, r0
 800183e:	d00b      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001840:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8001844:	4282      	cmp	r2, r0
 8001846:	d007      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001848:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 800184c:	4282      	cmp	r2, r0
 800184e:	d003      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001850:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8001854:	4282      	cmp	r2, r0
 8001856:	d104      	bne.n	8001862 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001858:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800185c:	6849      	ldr	r1, [r1, #4]
 800185e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001860:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001862:	2201      	movs	r2, #1
 8001864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001868:	2000      	movs	r0, #0
 800186a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800186e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001872:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001874:	2002      	movs	r0, #2
}
 8001876:	4770      	bx	lr
 8001878:	40010000 	.word	0x40010000

0800187c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800187c:	4770      	bx	lr

0800187e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800187e:	4770      	bx	lr

08001880 <std>:
 8001880:	2300      	movs	r3, #0
 8001882:	b510      	push	{r4, lr}
 8001884:	4604      	mov	r4, r0
 8001886:	e9c0 3300 	strd	r3, r3, [r0]
 800188a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800188e:	6083      	str	r3, [r0, #8]
 8001890:	8181      	strh	r1, [r0, #12]
 8001892:	6643      	str	r3, [r0, #100]	@ 0x64
 8001894:	81c2      	strh	r2, [r0, #14]
 8001896:	6183      	str	r3, [r0, #24]
 8001898:	4619      	mov	r1, r3
 800189a:	2208      	movs	r2, #8
 800189c:	305c      	adds	r0, #92	@ 0x5c
 800189e:	f000 f921 	bl	8001ae4 <memset>
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <std+0x58>)
 80018a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80018a6:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <std+0x5c>)
 80018a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80018aa:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <std+0x60>)
 80018ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018ae:	4b0d      	ldr	r3, [pc, #52]	@ (80018e4 <std+0x64>)
 80018b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80018b2:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <std+0x68>)
 80018b4:	6224      	str	r4, [r4, #32]
 80018b6:	429c      	cmp	r4, r3
 80018b8:	d006      	beq.n	80018c8 <std+0x48>
 80018ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80018be:	4294      	cmp	r4, r2
 80018c0:	d002      	beq.n	80018c8 <std+0x48>
 80018c2:	33d0      	adds	r3, #208	@ 0xd0
 80018c4:	429c      	cmp	r4, r3
 80018c6:	d105      	bne.n	80018d4 <std+0x54>
 80018c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80018cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018d0:	f000 b93a 	b.w	8001b48 <__retarget_lock_init_recursive>
 80018d4:	bd10      	pop	{r4, pc}
 80018d6:	bf00      	nop
 80018d8:	0800239d 	.word	0x0800239d
 80018dc:	080023bf 	.word	0x080023bf
 80018e0:	080023f7 	.word	0x080023f7
 80018e4:	0800241b 	.word	0x0800241b
 80018e8:	200000d4 	.word	0x200000d4

080018ec <stdio_exit_handler>:
 80018ec:	4a02      	ldr	r2, [pc, #8]	@ (80018f8 <stdio_exit_handler+0xc>)
 80018ee:	4903      	ldr	r1, [pc, #12]	@ (80018fc <stdio_exit_handler+0x10>)
 80018f0:	4803      	ldr	r0, [pc, #12]	@ (8001900 <stdio_exit_handler+0x14>)
 80018f2:	f000 b869 	b.w	80019c8 <_fwalk_sglue>
 80018f6:	bf00      	nop
 80018f8:	2000000c 	.word	0x2000000c
 80018fc:	08002335 	.word	0x08002335
 8001900:	2000001c 	.word	0x2000001c

08001904 <cleanup_stdio>:
 8001904:	6841      	ldr	r1, [r0, #4]
 8001906:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <cleanup_stdio+0x34>)
 8001908:	4299      	cmp	r1, r3
 800190a:	b510      	push	{r4, lr}
 800190c:	4604      	mov	r4, r0
 800190e:	d001      	beq.n	8001914 <cleanup_stdio+0x10>
 8001910:	f000 fd10 	bl	8002334 <_fflush_r>
 8001914:	68a1      	ldr	r1, [r4, #8]
 8001916:	4b09      	ldr	r3, [pc, #36]	@ (800193c <cleanup_stdio+0x38>)
 8001918:	4299      	cmp	r1, r3
 800191a:	d002      	beq.n	8001922 <cleanup_stdio+0x1e>
 800191c:	4620      	mov	r0, r4
 800191e:	f000 fd09 	bl	8002334 <_fflush_r>
 8001922:	68e1      	ldr	r1, [r4, #12]
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <cleanup_stdio+0x3c>)
 8001926:	4299      	cmp	r1, r3
 8001928:	d004      	beq.n	8001934 <cleanup_stdio+0x30>
 800192a:	4620      	mov	r0, r4
 800192c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001930:	f000 bd00 	b.w	8002334 <_fflush_r>
 8001934:	bd10      	pop	{r4, pc}
 8001936:	bf00      	nop
 8001938:	200000d4 	.word	0x200000d4
 800193c:	2000013c 	.word	0x2000013c
 8001940:	200001a4 	.word	0x200001a4

08001944 <global_stdio_init.part.0>:
 8001944:	b510      	push	{r4, lr}
 8001946:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <global_stdio_init.part.0+0x30>)
 8001948:	4c0b      	ldr	r4, [pc, #44]	@ (8001978 <global_stdio_init.part.0+0x34>)
 800194a:	4a0c      	ldr	r2, [pc, #48]	@ (800197c <global_stdio_init.part.0+0x38>)
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	4620      	mov	r0, r4
 8001950:	2200      	movs	r2, #0
 8001952:	2104      	movs	r1, #4
 8001954:	f7ff ff94 	bl	8001880 <std>
 8001958:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800195c:	2201      	movs	r2, #1
 800195e:	2109      	movs	r1, #9
 8001960:	f7ff ff8e 	bl	8001880 <std>
 8001964:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001968:	2202      	movs	r2, #2
 800196a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800196e:	2112      	movs	r1, #18
 8001970:	f7ff bf86 	b.w	8001880 <std>
 8001974:	2000020c 	.word	0x2000020c
 8001978:	200000d4 	.word	0x200000d4
 800197c:	080018ed 	.word	0x080018ed

08001980 <__sfp_lock_acquire>:
 8001980:	4801      	ldr	r0, [pc, #4]	@ (8001988 <__sfp_lock_acquire+0x8>)
 8001982:	f000 b8e2 	b.w	8001b4a <__retarget_lock_acquire_recursive>
 8001986:	bf00      	nop
 8001988:	20000211 	.word	0x20000211

0800198c <__sfp_lock_release>:
 800198c:	4801      	ldr	r0, [pc, #4]	@ (8001994 <__sfp_lock_release+0x8>)
 800198e:	f000 b8dd 	b.w	8001b4c <__retarget_lock_release_recursive>
 8001992:	bf00      	nop
 8001994:	20000211 	.word	0x20000211

08001998 <__sinit>:
 8001998:	b510      	push	{r4, lr}
 800199a:	4604      	mov	r4, r0
 800199c:	f7ff fff0 	bl	8001980 <__sfp_lock_acquire>
 80019a0:	6a23      	ldr	r3, [r4, #32]
 80019a2:	b11b      	cbz	r3, 80019ac <__sinit+0x14>
 80019a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019a8:	f7ff bff0 	b.w	800198c <__sfp_lock_release>
 80019ac:	4b04      	ldr	r3, [pc, #16]	@ (80019c0 <__sinit+0x28>)
 80019ae:	6223      	str	r3, [r4, #32]
 80019b0:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <__sinit+0x2c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f5      	bne.n	80019a4 <__sinit+0xc>
 80019b8:	f7ff ffc4 	bl	8001944 <global_stdio_init.part.0>
 80019bc:	e7f2      	b.n	80019a4 <__sinit+0xc>
 80019be:	bf00      	nop
 80019c0:	08001905 	.word	0x08001905
 80019c4:	2000020c 	.word	0x2000020c

080019c8 <_fwalk_sglue>:
 80019c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019cc:	4607      	mov	r7, r0
 80019ce:	4688      	mov	r8, r1
 80019d0:	4614      	mov	r4, r2
 80019d2:	2600      	movs	r6, #0
 80019d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019d8:	f1b9 0901 	subs.w	r9, r9, #1
 80019dc:	d505      	bpl.n	80019ea <_fwalk_sglue+0x22>
 80019de:	6824      	ldr	r4, [r4, #0]
 80019e0:	2c00      	cmp	r4, #0
 80019e2:	d1f7      	bne.n	80019d4 <_fwalk_sglue+0xc>
 80019e4:	4630      	mov	r0, r6
 80019e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019ea:	89ab      	ldrh	r3, [r5, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d907      	bls.n	8001a00 <_fwalk_sglue+0x38>
 80019f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80019f4:	3301      	adds	r3, #1
 80019f6:	d003      	beq.n	8001a00 <_fwalk_sglue+0x38>
 80019f8:	4629      	mov	r1, r5
 80019fa:	4638      	mov	r0, r7
 80019fc:	47c0      	blx	r8
 80019fe:	4306      	orrs	r6, r0
 8001a00:	3568      	adds	r5, #104	@ 0x68
 8001a02:	e7e9      	b.n	80019d8 <_fwalk_sglue+0x10>

08001a04 <iprintf>:
 8001a04:	b40f      	push	{r0, r1, r2, r3}
 8001a06:	b507      	push	{r0, r1, r2, lr}
 8001a08:	4906      	ldr	r1, [pc, #24]	@ (8001a24 <iprintf+0x20>)
 8001a0a:	ab04      	add	r3, sp, #16
 8001a0c:	6808      	ldr	r0, [r1, #0]
 8001a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a12:	6881      	ldr	r1, [r0, #8]
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	f000 f8c3 	bl	8001ba0 <_vfiprintf_r>
 8001a1a:	b003      	add	sp, #12
 8001a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a20:	b004      	add	sp, #16
 8001a22:	4770      	bx	lr
 8001a24:	20000018 	.word	0x20000018

08001a28 <_puts_r>:
 8001a28:	6a03      	ldr	r3, [r0, #32]
 8001a2a:	b570      	push	{r4, r5, r6, lr}
 8001a2c:	6884      	ldr	r4, [r0, #8]
 8001a2e:	4605      	mov	r5, r0
 8001a30:	460e      	mov	r6, r1
 8001a32:	b90b      	cbnz	r3, 8001a38 <_puts_r+0x10>
 8001a34:	f7ff ffb0 	bl	8001998 <__sinit>
 8001a38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a3a:	07db      	lsls	r3, r3, #31
 8001a3c:	d405      	bmi.n	8001a4a <_puts_r+0x22>
 8001a3e:	89a3      	ldrh	r3, [r4, #12]
 8001a40:	0598      	lsls	r0, r3, #22
 8001a42:	d402      	bmi.n	8001a4a <_puts_r+0x22>
 8001a44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a46:	f000 f880 	bl	8001b4a <__retarget_lock_acquire_recursive>
 8001a4a:	89a3      	ldrh	r3, [r4, #12]
 8001a4c:	0719      	lsls	r1, r3, #28
 8001a4e:	d502      	bpl.n	8001a56 <_puts_r+0x2e>
 8001a50:	6923      	ldr	r3, [r4, #16]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d135      	bne.n	8001ac2 <_puts_r+0x9a>
 8001a56:	4621      	mov	r1, r4
 8001a58:	4628      	mov	r0, r5
 8001a5a:	f000 fd21 	bl	80024a0 <__swsetup_r>
 8001a5e:	b380      	cbz	r0, 8001ac2 <_puts_r+0x9a>
 8001a60:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a66:	07da      	lsls	r2, r3, #31
 8001a68:	d405      	bmi.n	8001a76 <_puts_r+0x4e>
 8001a6a:	89a3      	ldrh	r3, [r4, #12]
 8001a6c:	059b      	lsls	r3, r3, #22
 8001a6e:	d402      	bmi.n	8001a76 <_puts_r+0x4e>
 8001a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a72:	f000 f86b 	bl	8001b4c <__retarget_lock_release_recursive>
 8001a76:	4628      	mov	r0, r5
 8001a78:	bd70      	pop	{r4, r5, r6, pc}
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da04      	bge.n	8001a88 <_puts_r+0x60>
 8001a7e:	69a2      	ldr	r2, [r4, #24]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dc17      	bgt.n	8001ab4 <_puts_r+0x8c>
 8001a84:	290a      	cmp	r1, #10
 8001a86:	d015      	beq.n	8001ab4 <_puts_r+0x8c>
 8001a88:	6823      	ldr	r3, [r4, #0]
 8001a8a:	1c5a      	adds	r2, r3, #1
 8001a8c:	6022      	str	r2, [r4, #0]
 8001a8e:	7019      	strb	r1, [r3, #0]
 8001a90:	68a3      	ldr	r3, [r4, #8]
 8001a92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001a96:	3b01      	subs	r3, #1
 8001a98:	60a3      	str	r3, [r4, #8]
 8001a9a:	2900      	cmp	r1, #0
 8001a9c:	d1ed      	bne.n	8001a7a <_puts_r+0x52>
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	da11      	bge.n	8001ac6 <_puts_r+0x9e>
 8001aa2:	4622      	mov	r2, r4
 8001aa4:	210a      	movs	r1, #10
 8001aa6:	4628      	mov	r0, r5
 8001aa8:	f000 fcbb 	bl	8002422 <__swbuf_r>
 8001aac:	3001      	adds	r0, #1
 8001aae:	d0d7      	beq.n	8001a60 <_puts_r+0x38>
 8001ab0:	250a      	movs	r5, #10
 8001ab2:	e7d7      	b.n	8001a64 <_puts_r+0x3c>
 8001ab4:	4622      	mov	r2, r4
 8001ab6:	4628      	mov	r0, r5
 8001ab8:	f000 fcb3 	bl	8002422 <__swbuf_r>
 8001abc:	3001      	adds	r0, #1
 8001abe:	d1e7      	bne.n	8001a90 <_puts_r+0x68>
 8001ac0:	e7ce      	b.n	8001a60 <_puts_r+0x38>
 8001ac2:	3e01      	subs	r6, #1
 8001ac4:	e7e4      	b.n	8001a90 <_puts_r+0x68>
 8001ac6:	6823      	ldr	r3, [r4, #0]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	6022      	str	r2, [r4, #0]
 8001acc:	220a      	movs	r2, #10
 8001ace:	701a      	strb	r2, [r3, #0]
 8001ad0:	e7ee      	b.n	8001ab0 <_puts_r+0x88>
	...

08001ad4 <puts>:
 8001ad4:	4b02      	ldr	r3, [pc, #8]	@ (8001ae0 <puts+0xc>)
 8001ad6:	4601      	mov	r1, r0
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	f7ff bfa5 	b.w	8001a28 <_puts_r>
 8001ade:	bf00      	nop
 8001ae0:	20000018 	.word	0x20000018

08001ae4 <memset>:
 8001ae4:	4402      	add	r2, r0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d100      	bne.n	8001aee <memset+0xa>
 8001aec:	4770      	bx	lr
 8001aee:	f803 1b01 	strb.w	r1, [r3], #1
 8001af2:	e7f9      	b.n	8001ae8 <memset+0x4>

08001af4 <__errno>:
 8001af4:	4b01      	ldr	r3, [pc, #4]	@ (8001afc <__errno+0x8>)
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000018 	.word	0x20000018

08001b00 <__libc_init_array>:
 8001b00:	b570      	push	{r4, r5, r6, lr}
 8001b02:	4d0d      	ldr	r5, [pc, #52]	@ (8001b38 <__libc_init_array+0x38>)
 8001b04:	4c0d      	ldr	r4, [pc, #52]	@ (8001b3c <__libc_init_array+0x3c>)
 8001b06:	1b64      	subs	r4, r4, r5
 8001b08:	10a4      	asrs	r4, r4, #2
 8001b0a:	2600      	movs	r6, #0
 8001b0c:	42a6      	cmp	r6, r4
 8001b0e:	d109      	bne.n	8001b24 <__libc_init_array+0x24>
 8001b10:	4d0b      	ldr	r5, [pc, #44]	@ (8001b40 <__libc_init_array+0x40>)
 8001b12:	4c0c      	ldr	r4, [pc, #48]	@ (8001b44 <__libc_init_array+0x44>)
 8001b14:	f000 fe3e 	bl	8002794 <_init>
 8001b18:	1b64      	subs	r4, r4, r5
 8001b1a:	10a4      	asrs	r4, r4, #2
 8001b1c:	2600      	movs	r6, #0
 8001b1e:	42a6      	cmp	r6, r4
 8001b20:	d105      	bne.n	8001b2e <__libc_init_array+0x2e>
 8001b22:	bd70      	pop	{r4, r5, r6, pc}
 8001b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b28:	4798      	blx	r3
 8001b2a:	3601      	adds	r6, #1
 8001b2c:	e7ee      	b.n	8001b0c <__libc_init_array+0xc>
 8001b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b32:	4798      	blx	r3
 8001b34:	3601      	adds	r6, #1
 8001b36:	e7f2      	b.n	8001b1e <__libc_init_array+0x1e>
 8001b38:	08002814 	.word	0x08002814
 8001b3c:	08002814 	.word	0x08002814
 8001b40:	08002814 	.word	0x08002814
 8001b44:	08002818 	.word	0x08002818

08001b48 <__retarget_lock_init_recursive>:
 8001b48:	4770      	bx	lr

08001b4a <__retarget_lock_acquire_recursive>:
 8001b4a:	4770      	bx	lr

08001b4c <__retarget_lock_release_recursive>:
 8001b4c:	4770      	bx	lr

08001b4e <__sfputc_r>:
 8001b4e:	6893      	ldr	r3, [r2, #8]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	b410      	push	{r4}
 8001b56:	6093      	str	r3, [r2, #8]
 8001b58:	da08      	bge.n	8001b6c <__sfputc_r+0x1e>
 8001b5a:	6994      	ldr	r4, [r2, #24]
 8001b5c:	42a3      	cmp	r3, r4
 8001b5e:	db01      	blt.n	8001b64 <__sfputc_r+0x16>
 8001b60:	290a      	cmp	r1, #10
 8001b62:	d103      	bne.n	8001b6c <__sfputc_r+0x1e>
 8001b64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b68:	f000 bc5b 	b.w	8002422 <__swbuf_r>
 8001b6c:	6813      	ldr	r3, [r2, #0]
 8001b6e:	1c58      	adds	r0, r3, #1
 8001b70:	6010      	str	r0, [r2, #0]
 8001b72:	7019      	strb	r1, [r3, #0]
 8001b74:	4608      	mov	r0, r1
 8001b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <__sfputs_r>:
 8001b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b7e:	4606      	mov	r6, r0
 8001b80:	460f      	mov	r7, r1
 8001b82:	4614      	mov	r4, r2
 8001b84:	18d5      	adds	r5, r2, r3
 8001b86:	42ac      	cmp	r4, r5
 8001b88:	d101      	bne.n	8001b8e <__sfputs_r+0x12>
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	e007      	b.n	8001b9e <__sfputs_r+0x22>
 8001b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b92:	463a      	mov	r2, r7
 8001b94:	4630      	mov	r0, r6
 8001b96:	f7ff ffda 	bl	8001b4e <__sfputc_r>
 8001b9a:	1c43      	adds	r3, r0, #1
 8001b9c:	d1f3      	bne.n	8001b86 <__sfputs_r+0xa>
 8001b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ba0 <_vfiprintf_r>:
 8001ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba4:	460d      	mov	r5, r1
 8001ba6:	b09d      	sub	sp, #116	@ 0x74
 8001ba8:	4614      	mov	r4, r2
 8001baa:	4698      	mov	r8, r3
 8001bac:	4606      	mov	r6, r0
 8001bae:	b118      	cbz	r0, 8001bb8 <_vfiprintf_r+0x18>
 8001bb0:	6a03      	ldr	r3, [r0, #32]
 8001bb2:	b90b      	cbnz	r3, 8001bb8 <_vfiprintf_r+0x18>
 8001bb4:	f7ff fef0 	bl	8001998 <__sinit>
 8001bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001bba:	07d9      	lsls	r1, r3, #31
 8001bbc:	d405      	bmi.n	8001bca <_vfiprintf_r+0x2a>
 8001bbe:	89ab      	ldrh	r3, [r5, #12]
 8001bc0:	059a      	lsls	r2, r3, #22
 8001bc2:	d402      	bmi.n	8001bca <_vfiprintf_r+0x2a>
 8001bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bc6:	f7ff ffc0 	bl	8001b4a <__retarget_lock_acquire_recursive>
 8001bca:	89ab      	ldrh	r3, [r5, #12]
 8001bcc:	071b      	lsls	r3, r3, #28
 8001bce:	d501      	bpl.n	8001bd4 <_vfiprintf_r+0x34>
 8001bd0:	692b      	ldr	r3, [r5, #16]
 8001bd2:	b99b      	cbnz	r3, 8001bfc <_vfiprintf_r+0x5c>
 8001bd4:	4629      	mov	r1, r5
 8001bd6:	4630      	mov	r0, r6
 8001bd8:	f000 fc62 	bl	80024a0 <__swsetup_r>
 8001bdc:	b170      	cbz	r0, 8001bfc <_vfiprintf_r+0x5c>
 8001bde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001be0:	07dc      	lsls	r4, r3, #31
 8001be2:	d504      	bpl.n	8001bee <_vfiprintf_r+0x4e>
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be8:	b01d      	add	sp, #116	@ 0x74
 8001bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bee:	89ab      	ldrh	r3, [r5, #12]
 8001bf0:	0598      	lsls	r0, r3, #22
 8001bf2:	d4f7      	bmi.n	8001be4 <_vfiprintf_r+0x44>
 8001bf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bf6:	f7ff ffa9 	bl	8001b4c <__retarget_lock_release_recursive>
 8001bfa:	e7f3      	b.n	8001be4 <_vfiprintf_r+0x44>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c00:	2320      	movs	r3, #32
 8001c02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c06:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c0a:	2330      	movs	r3, #48	@ 0x30
 8001c0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001dbc <_vfiprintf_r+0x21c>
 8001c10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001c14:	f04f 0901 	mov.w	r9, #1
 8001c18:	4623      	mov	r3, r4
 8001c1a:	469a      	mov	sl, r3
 8001c1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c20:	b10a      	cbz	r2, 8001c26 <_vfiprintf_r+0x86>
 8001c22:	2a25      	cmp	r2, #37	@ 0x25
 8001c24:	d1f9      	bne.n	8001c1a <_vfiprintf_r+0x7a>
 8001c26:	ebba 0b04 	subs.w	fp, sl, r4
 8001c2a:	d00b      	beq.n	8001c44 <_vfiprintf_r+0xa4>
 8001c2c:	465b      	mov	r3, fp
 8001c2e:	4622      	mov	r2, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	4630      	mov	r0, r6
 8001c34:	f7ff ffa2 	bl	8001b7c <__sfputs_r>
 8001c38:	3001      	adds	r0, #1
 8001c3a:	f000 80a7 	beq.w	8001d8c <_vfiprintf_r+0x1ec>
 8001c3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001c40:	445a      	add	r2, fp
 8001c42:	9209      	str	r2, [sp, #36]	@ 0x24
 8001c44:	f89a 3000 	ldrb.w	r3, [sl]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 809f 	beq.w	8001d8c <_vfiprintf_r+0x1ec>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c58:	f10a 0a01 	add.w	sl, sl, #1
 8001c5c:	9304      	str	r3, [sp, #16]
 8001c5e:	9307      	str	r3, [sp, #28]
 8001c60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001c64:	931a      	str	r3, [sp, #104]	@ 0x68
 8001c66:	4654      	mov	r4, sl
 8001c68:	2205      	movs	r2, #5
 8001c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c6e:	4853      	ldr	r0, [pc, #332]	@ (8001dbc <_vfiprintf_r+0x21c>)
 8001c70:	f7fe faae 	bl	80001d0 <memchr>
 8001c74:	9a04      	ldr	r2, [sp, #16]
 8001c76:	b9d8      	cbnz	r0, 8001cb0 <_vfiprintf_r+0x110>
 8001c78:	06d1      	lsls	r1, r2, #27
 8001c7a:	bf44      	itt	mi
 8001c7c:	2320      	movmi	r3, #32
 8001c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001c82:	0713      	lsls	r3, r2, #28
 8001c84:	bf44      	itt	mi
 8001c86:	232b      	movmi	r3, #43	@ 0x2b
 8001c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8001c90:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c92:	d015      	beq.n	8001cc0 <_vfiprintf_r+0x120>
 8001c94:	9a07      	ldr	r2, [sp, #28]
 8001c96:	4654      	mov	r4, sl
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f04f 0c0a 	mov.w	ip, #10
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001ca4:	3b30      	subs	r3, #48	@ 0x30
 8001ca6:	2b09      	cmp	r3, #9
 8001ca8:	d94b      	bls.n	8001d42 <_vfiprintf_r+0x1a2>
 8001caa:	b1b0      	cbz	r0, 8001cda <_vfiprintf_r+0x13a>
 8001cac:	9207      	str	r2, [sp, #28]
 8001cae:	e014      	b.n	8001cda <_vfiprintf_r+0x13a>
 8001cb0:	eba0 0308 	sub.w	r3, r0, r8
 8001cb4:	fa09 f303 	lsl.w	r3, r9, r3
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	9304      	str	r3, [sp, #16]
 8001cbc:	46a2      	mov	sl, r4
 8001cbe:	e7d2      	b.n	8001c66 <_vfiprintf_r+0xc6>
 8001cc0:	9b03      	ldr	r3, [sp, #12]
 8001cc2:	1d19      	adds	r1, r3, #4
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	9103      	str	r1, [sp, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	bfbb      	ittet	lt
 8001ccc:	425b      	neglt	r3, r3
 8001cce:	f042 0202 	orrlt.w	r2, r2, #2
 8001cd2:	9307      	strge	r3, [sp, #28]
 8001cd4:	9307      	strlt	r3, [sp, #28]
 8001cd6:	bfb8      	it	lt
 8001cd8:	9204      	strlt	r2, [sp, #16]
 8001cda:	7823      	ldrb	r3, [r4, #0]
 8001cdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8001cde:	d10a      	bne.n	8001cf6 <_vfiprintf_r+0x156>
 8001ce0:	7863      	ldrb	r3, [r4, #1]
 8001ce2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ce4:	d132      	bne.n	8001d4c <_vfiprintf_r+0x1ac>
 8001ce6:	9b03      	ldr	r3, [sp, #12]
 8001ce8:	1d1a      	adds	r2, r3, #4
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	9203      	str	r2, [sp, #12]
 8001cee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001cf2:	3402      	adds	r4, #2
 8001cf4:	9305      	str	r3, [sp, #20]
 8001cf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001dcc <_vfiprintf_r+0x22c>
 8001cfa:	7821      	ldrb	r1, [r4, #0]
 8001cfc:	2203      	movs	r2, #3
 8001cfe:	4650      	mov	r0, sl
 8001d00:	f7fe fa66 	bl	80001d0 <memchr>
 8001d04:	b138      	cbz	r0, 8001d16 <_vfiprintf_r+0x176>
 8001d06:	9b04      	ldr	r3, [sp, #16]
 8001d08:	eba0 000a 	sub.w	r0, r0, sl
 8001d0c:	2240      	movs	r2, #64	@ 0x40
 8001d0e:	4082      	lsls	r2, r0
 8001d10:	4313      	orrs	r3, r2
 8001d12:	3401      	adds	r4, #1
 8001d14:	9304      	str	r3, [sp, #16]
 8001d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d1a:	4829      	ldr	r0, [pc, #164]	@ (8001dc0 <_vfiprintf_r+0x220>)
 8001d1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001d20:	2206      	movs	r2, #6
 8001d22:	f7fe fa55 	bl	80001d0 <memchr>
 8001d26:	2800      	cmp	r0, #0
 8001d28:	d03f      	beq.n	8001daa <_vfiprintf_r+0x20a>
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <_vfiprintf_r+0x224>)
 8001d2c:	bb1b      	cbnz	r3, 8001d76 <_vfiprintf_r+0x1d6>
 8001d2e:	9b03      	ldr	r3, [sp, #12]
 8001d30:	3307      	adds	r3, #7
 8001d32:	f023 0307 	bic.w	r3, r3, #7
 8001d36:	3308      	adds	r3, #8
 8001d38:	9303      	str	r3, [sp, #12]
 8001d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d3c:	443b      	add	r3, r7
 8001d3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d40:	e76a      	b.n	8001c18 <_vfiprintf_r+0x78>
 8001d42:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d46:	460c      	mov	r4, r1
 8001d48:	2001      	movs	r0, #1
 8001d4a:	e7a8      	b.n	8001c9e <_vfiprintf_r+0xfe>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	3401      	adds	r4, #1
 8001d50:	9305      	str	r3, [sp, #20]
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 0c0a 	mov.w	ip, #10
 8001d58:	4620      	mov	r0, r4
 8001d5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d5e:	3a30      	subs	r2, #48	@ 0x30
 8001d60:	2a09      	cmp	r2, #9
 8001d62:	d903      	bls.n	8001d6c <_vfiprintf_r+0x1cc>
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d0c6      	beq.n	8001cf6 <_vfiprintf_r+0x156>
 8001d68:	9105      	str	r1, [sp, #20]
 8001d6a:	e7c4      	b.n	8001cf6 <_vfiprintf_r+0x156>
 8001d6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d70:	4604      	mov	r4, r0
 8001d72:	2301      	movs	r3, #1
 8001d74:	e7f0      	b.n	8001d58 <_vfiprintf_r+0x1b8>
 8001d76:	ab03      	add	r3, sp, #12
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	462a      	mov	r2, r5
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <_vfiprintf_r+0x228>)
 8001d7e:	a904      	add	r1, sp, #16
 8001d80:	4630      	mov	r0, r6
 8001d82:	f3af 8000 	nop.w
 8001d86:	4607      	mov	r7, r0
 8001d88:	1c78      	adds	r0, r7, #1
 8001d8a:	d1d6      	bne.n	8001d3a <_vfiprintf_r+0x19a>
 8001d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001d8e:	07d9      	lsls	r1, r3, #31
 8001d90:	d405      	bmi.n	8001d9e <_vfiprintf_r+0x1fe>
 8001d92:	89ab      	ldrh	r3, [r5, #12]
 8001d94:	059a      	lsls	r2, r3, #22
 8001d96:	d402      	bmi.n	8001d9e <_vfiprintf_r+0x1fe>
 8001d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001d9a:	f7ff fed7 	bl	8001b4c <__retarget_lock_release_recursive>
 8001d9e:	89ab      	ldrh	r3, [r5, #12]
 8001da0:	065b      	lsls	r3, r3, #25
 8001da2:	f53f af1f 	bmi.w	8001be4 <_vfiprintf_r+0x44>
 8001da6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001da8:	e71e      	b.n	8001be8 <_vfiprintf_r+0x48>
 8001daa:	ab03      	add	r3, sp, #12
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	462a      	mov	r2, r5
 8001db0:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <_vfiprintf_r+0x228>)
 8001db2:	a904      	add	r1, sp, #16
 8001db4:	4630      	mov	r0, r6
 8001db6:	f000 f91b 	bl	8001ff0 <_printf_i>
 8001dba:	e7e4      	b.n	8001d86 <_vfiprintf_r+0x1e6>
 8001dbc:	080027d8 	.word	0x080027d8
 8001dc0:	080027e2 	.word	0x080027e2
 8001dc4:	00000000 	.word	0x00000000
 8001dc8:	08001b7d 	.word	0x08001b7d
 8001dcc:	080027de 	.word	0x080027de

08001dd0 <sbrk_aligned>:
 8001dd0:	b570      	push	{r4, r5, r6, lr}
 8001dd2:	4e0f      	ldr	r6, [pc, #60]	@ (8001e10 <sbrk_aligned+0x40>)
 8001dd4:	460c      	mov	r4, r1
 8001dd6:	6831      	ldr	r1, [r6, #0]
 8001dd8:	4605      	mov	r5, r0
 8001dda:	b911      	cbnz	r1, 8001de2 <sbrk_aligned+0x12>
 8001ddc:	f000 fc4c 	bl	8002678 <_sbrk_r>
 8001de0:	6030      	str	r0, [r6, #0]
 8001de2:	4621      	mov	r1, r4
 8001de4:	4628      	mov	r0, r5
 8001de6:	f000 fc47 	bl	8002678 <_sbrk_r>
 8001dea:	1c43      	adds	r3, r0, #1
 8001dec:	d103      	bne.n	8001df6 <sbrk_aligned+0x26>
 8001dee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001df2:	4620      	mov	r0, r4
 8001df4:	bd70      	pop	{r4, r5, r6, pc}
 8001df6:	1cc4      	adds	r4, r0, #3
 8001df8:	f024 0403 	bic.w	r4, r4, #3
 8001dfc:	42a0      	cmp	r0, r4
 8001dfe:	d0f8      	beq.n	8001df2 <sbrk_aligned+0x22>
 8001e00:	1a21      	subs	r1, r4, r0
 8001e02:	4628      	mov	r0, r5
 8001e04:	f000 fc38 	bl	8002678 <_sbrk_r>
 8001e08:	3001      	adds	r0, #1
 8001e0a:	d1f2      	bne.n	8001df2 <sbrk_aligned+0x22>
 8001e0c:	e7ef      	b.n	8001dee <sbrk_aligned+0x1e>
 8001e0e:	bf00      	nop
 8001e10:	20000214 	.word	0x20000214

08001e14 <_malloc_r>:
 8001e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e18:	1ccd      	adds	r5, r1, #3
 8001e1a:	f025 0503 	bic.w	r5, r5, #3
 8001e1e:	3508      	adds	r5, #8
 8001e20:	2d0c      	cmp	r5, #12
 8001e22:	bf38      	it	cc
 8001e24:	250c      	movcc	r5, #12
 8001e26:	2d00      	cmp	r5, #0
 8001e28:	4606      	mov	r6, r0
 8001e2a:	db01      	blt.n	8001e30 <_malloc_r+0x1c>
 8001e2c:	42a9      	cmp	r1, r5
 8001e2e:	d904      	bls.n	8001e3a <_malloc_r+0x26>
 8001e30:	230c      	movs	r3, #12
 8001e32:	6033      	str	r3, [r6, #0]
 8001e34:	2000      	movs	r0, #0
 8001e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001f10 <_malloc_r+0xfc>
 8001e3e:	f000 faa1 	bl	8002384 <__malloc_lock>
 8001e42:	f8d8 3000 	ldr.w	r3, [r8]
 8001e46:	461c      	mov	r4, r3
 8001e48:	bb44      	cbnz	r4, 8001e9c <_malloc_r+0x88>
 8001e4a:	4629      	mov	r1, r5
 8001e4c:	4630      	mov	r0, r6
 8001e4e:	f7ff ffbf 	bl	8001dd0 <sbrk_aligned>
 8001e52:	1c43      	adds	r3, r0, #1
 8001e54:	4604      	mov	r4, r0
 8001e56:	d158      	bne.n	8001f0a <_malloc_r+0xf6>
 8001e58:	f8d8 4000 	ldr.w	r4, [r8]
 8001e5c:	4627      	mov	r7, r4
 8001e5e:	2f00      	cmp	r7, #0
 8001e60:	d143      	bne.n	8001eea <_malloc_r+0xd6>
 8001e62:	2c00      	cmp	r4, #0
 8001e64:	d04b      	beq.n	8001efe <_malloc_r+0xea>
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	4639      	mov	r1, r7
 8001e6a:	4630      	mov	r0, r6
 8001e6c:	eb04 0903 	add.w	r9, r4, r3
 8001e70:	f000 fc02 	bl	8002678 <_sbrk_r>
 8001e74:	4581      	cmp	r9, r0
 8001e76:	d142      	bne.n	8001efe <_malloc_r+0xea>
 8001e78:	6821      	ldr	r1, [r4, #0]
 8001e7a:	1a6d      	subs	r5, r5, r1
 8001e7c:	4629      	mov	r1, r5
 8001e7e:	4630      	mov	r0, r6
 8001e80:	f7ff ffa6 	bl	8001dd0 <sbrk_aligned>
 8001e84:	3001      	adds	r0, #1
 8001e86:	d03a      	beq.n	8001efe <_malloc_r+0xea>
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	442b      	add	r3, r5
 8001e8c:	6023      	str	r3, [r4, #0]
 8001e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	bb62      	cbnz	r2, 8001ef0 <_malloc_r+0xdc>
 8001e96:	f8c8 7000 	str.w	r7, [r8]
 8001e9a:	e00f      	b.n	8001ebc <_malloc_r+0xa8>
 8001e9c:	6822      	ldr	r2, [r4, #0]
 8001e9e:	1b52      	subs	r2, r2, r5
 8001ea0:	d420      	bmi.n	8001ee4 <_malloc_r+0xd0>
 8001ea2:	2a0b      	cmp	r2, #11
 8001ea4:	d917      	bls.n	8001ed6 <_malloc_r+0xc2>
 8001ea6:	1961      	adds	r1, r4, r5
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	6025      	str	r5, [r4, #0]
 8001eac:	bf18      	it	ne
 8001eae:	6059      	strne	r1, [r3, #4]
 8001eb0:	6863      	ldr	r3, [r4, #4]
 8001eb2:	bf08      	it	eq
 8001eb4:	f8c8 1000 	streq.w	r1, [r8]
 8001eb8:	5162      	str	r2, [r4, r5]
 8001eba:	604b      	str	r3, [r1, #4]
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f000 fa67 	bl	8002390 <__malloc_unlock>
 8001ec2:	f104 000b 	add.w	r0, r4, #11
 8001ec6:	1d23      	adds	r3, r4, #4
 8001ec8:	f020 0007 	bic.w	r0, r0, #7
 8001ecc:	1ac2      	subs	r2, r0, r3
 8001ece:	bf1c      	itt	ne
 8001ed0:	1a1b      	subne	r3, r3, r0
 8001ed2:	50a3      	strne	r3, [r4, r2]
 8001ed4:	e7af      	b.n	8001e36 <_malloc_r+0x22>
 8001ed6:	6862      	ldr	r2, [r4, #4]
 8001ed8:	42a3      	cmp	r3, r4
 8001eda:	bf0c      	ite	eq
 8001edc:	f8c8 2000 	streq.w	r2, [r8]
 8001ee0:	605a      	strne	r2, [r3, #4]
 8001ee2:	e7eb      	b.n	8001ebc <_malloc_r+0xa8>
 8001ee4:	4623      	mov	r3, r4
 8001ee6:	6864      	ldr	r4, [r4, #4]
 8001ee8:	e7ae      	b.n	8001e48 <_malloc_r+0x34>
 8001eea:	463c      	mov	r4, r7
 8001eec:	687f      	ldr	r7, [r7, #4]
 8001eee:	e7b6      	b.n	8001e5e <_malloc_r+0x4a>
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	42a3      	cmp	r3, r4
 8001ef6:	d1fb      	bne.n	8001ef0 <_malloc_r+0xdc>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	6053      	str	r3, [r2, #4]
 8001efc:	e7de      	b.n	8001ebc <_malloc_r+0xa8>
 8001efe:	230c      	movs	r3, #12
 8001f00:	6033      	str	r3, [r6, #0]
 8001f02:	4630      	mov	r0, r6
 8001f04:	f000 fa44 	bl	8002390 <__malloc_unlock>
 8001f08:	e794      	b.n	8001e34 <_malloc_r+0x20>
 8001f0a:	6005      	str	r5, [r0, #0]
 8001f0c:	e7d6      	b.n	8001ebc <_malloc_r+0xa8>
 8001f0e:	bf00      	nop
 8001f10:	20000218 	.word	0x20000218

08001f14 <_printf_common>:
 8001f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f18:	4616      	mov	r6, r2
 8001f1a:	4698      	mov	r8, r3
 8001f1c:	688a      	ldr	r2, [r1, #8]
 8001f1e:	690b      	ldr	r3, [r1, #16]
 8001f20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001f24:	4293      	cmp	r3, r2
 8001f26:	bfb8      	it	lt
 8001f28:	4613      	movlt	r3, r2
 8001f2a:	6033      	str	r3, [r6, #0]
 8001f2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001f30:	4607      	mov	r7, r0
 8001f32:	460c      	mov	r4, r1
 8001f34:	b10a      	cbz	r2, 8001f3a <_printf_common+0x26>
 8001f36:	3301      	adds	r3, #1
 8001f38:	6033      	str	r3, [r6, #0]
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	0699      	lsls	r1, r3, #26
 8001f3e:	bf42      	ittt	mi
 8001f40:	6833      	ldrmi	r3, [r6, #0]
 8001f42:	3302      	addmi	r3, #2
 8001f44:	6033      	strmi	r3, [r6, #0]
 8001f46:	6825      	ldr	r5, [r4, #0]
 8001f48:	f015 0506 	ands.w	r5, r5, #6
 8001f4c:	d106      	bne.n	8001f5c <_printf_common+0x48>
 8001f4e:	f104 0a19 	add.w	sl, r4, #25
 8001f52:	68e3      	ldr	r3, [r4, #12]
 8001f54:	6832      	ldr	r2, [r6, #0]
 8001f56:	1a9b      	subs	r3, r3, r2
 8001f58:	42ab      	cmp	r3, r5
 8001f5a:	dc26      	bgt.n	8001faa <_printf_common+0x96>
 8001f5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001f60:	6822      	ldr	r2, [r4, #0]
 8001f62:	3b00      	subs	r3, #0
 8001f64:	bf18      	it	ne
 8001f66:	2301      	movne	r3, #1
 8001f68:	0692      	lsls	r2, r2, #26
 8001f6a:	d42b      	bmi.n	8001fc4 <_printf_common+0xb0>
 8001f6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001f70:	4641      	mov	r1, r8
 8001f72:	4638      	mov	r0, r7
 8001f74:	47c8      	blx	r9
 8001f76:	3001      	adds	r0, #1
 8001f78:	d01e      	beq.n	8001fb8 <_printf_common+0xa4>
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	6922      	ldr	r2, [r4, #16]
 8001f7e:	f003 0306 	and.w	r3, r3, #6
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	bf02      	ittt	eq
 8001f86:	68e5      	ldreq	r5, [r4, #12]
 8001f88:	6833      	ldreq	r3, [r6, #0]
 8001f8a:	1aed      	subeq	r5, r5, r3
 8001f8c:	68a3      	ldr	r3, [r4, #8]
 8001f8e:	bf0c      	ite	eq
 8001f90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f94:	2500      	movne	r5, #0
 8001f96:	4293      	cmp	r3, r2
 8001f98:	bfc4      	itt	gt
 8001f9a:	1a9b      	subgt	r3, r3, r2
 8001f9c:	18ed      	addgt	r5, r5, r3
 8001f9e:	2600      	movs	r6, #0
 8001fa0:	341a      	adds	r4, #26
 8001fa2:	42b5      	cmp	r5, r6
 8001fa4:	d11a      	bne.n	8001fdc <_printf_common+0xc8>
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	e008      	b.n	8001fbc <_printf_common+0xa8>
 8001faa:	2301      	movs	r3, #1
 8001fac:	4652      	mov	r2, sl
 8001fae:	4641      	mov	r1, r8
 8001fb0:	4638      	mov	r0, r7
 8001fb2:	47c8      	blx	r9
 8001fb4:	3001      	adds	r0, #1
 8001fb6:	d103      	bne.n	8001fc0 <_printf_common+0xac>
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fc0:	3501      	adds	r5, #1
 8001fc2:	e7c6      	b.n	8001f52 <_printf_common+0x3e>
 8001fc4:	18e1      	adds	r1, r4, r3
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	2030      	movs	r0, #48	@ 0x30
 8001fca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001fce:	4422      	add	r2, r4
 8001fd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001fd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001fd8:	3302      	adds	r3, #2
 8001fda:	e7c7      	b.n	8001f6c <_printf_common+0x58>
 8001fdc:	2301      	movs	r3, #1
 8001fde:	4622      	mov	r2, r4
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	4638      	mov	r0, r7
 8001fe4:	47c8      	blx	r9
 8001fe6:	3001      	adds	r0, #1
 8001fe8:	d0e6      	beq.n	8001fb8 <_printf_common+0xa4>
 8001fea:	3601      	adds	r6, #1
 8001fec:	e7d9      	b.n	8001fa2 <_printf_common+0x8e>
	...

08001ff0 <_printf_i>:
 8001ff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ff4:	7e0f      	ldrb	r7, [r1, #24]
 8001ff6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001ff8:	2f78      	cmp	r7, #120	@ 0x78
 8001ffa:	4691      	mov	r9, r2
 8001ffc:	4680      	mov	r8, r0
 8001ffe:	460c      	mov	r4, r1
 8002000:	469a      	mov	sl, r3
 8002002:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002006:	d807      	bhi.n	8002018 <_printf_i+0x28>
 8002008:	2f62      	cmp	r7, #98	@ 0x62
 800200a:	d80a      	bhi.n	8002022 <_printf_i+0x32>
 800200c:	2f00      	cmp	r7, #0
 800200e:	f000 80d1 	beq.w	80021b4 <_printf_i+0x1c4>
 8002012:	2f58      	cmp	r7, #88	@ 0x58
 8002014:	f000 80b8 	beq.w	8002188 <_printf_i+0x198>
 8002018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800201c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002020:	e03a      	b.n	8002098 <_printf_i+0xa8>
 8002022:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002026:	2b15      	cmp	r3, #21
 8002028:	d8f6      	bhi.n	8002018 <_printf_i+0x28>
 800202a:	a101      	add	r1, pc, #4	@ (adr r1, 8002030 <_printf_i+0x40>)
 800202c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002030:	08002089 	.word	0x08002089
 8002034:	0800209d 	.word	0x0800209d
 8002038:	08002019 	.word	0x08002019
 800203c:	08002019 	.word	0x08002019
 8002040:	08002019 	.word	0x08002019
 8002044:	08002019 	.word	0x08002019
 8002048:	0800209d 	.word	0x0800209d
 800204c:	08002019 	.word	0x08002019
 8002050:	08002019 	.word	0x08002019
 8002054:	08002019 	.word	0x08002019
 8002058:	08002019 	.word	0x08002019
 800205c:	0800219b 	.word	0x0800219b
 8002060:	080020c7 	.word	0x080020c7
 8002064:	08002155 	.word	0x08002155
 8002068:	08002019 	.word	0x08002019
 800206c:	08002019 	.word	0x08002019
 8002070:	080021bd 	.word	0x080021bd
 8002074:	08002019 	.word	0x08002019
 8002078:	080020c7 	.word	0x080020c7
 800207c:	08002019 	.word	0x08002019
 8002080:	08002019 	.word	0x08002019
 8002084:	0800215d 	.word	0x0800215d
 8002088:	6833      	ldr	r3, [r6, #0]
 800208a:	1d1a      	adds	r2, r3, #4
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6032      	str	r2, [r6, #0]
 8002090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002098:	2301      	movs	r3, #1
 800209a:	e09c      	b.n	80021d6 <_printf_i+0x1e6>
 800209c:	6833      	ldr	r3, [r6, #0]
 800209e:	6820      	ldr	r0, [r4, #0]
 80020a0:	1d19      	adds	r1, r3, #4
 80020a2:	6031      	str	r1, [r6, #0]
 80020a4:	0606      	lsls	r6, r0, #24
 80020a6:	d501      	bpl.n	80020ac <_printf_i+0xbc>
 80020a8:	681d      	ldr	r5, [r3, #0]
 80020aa:	e003      	b.n	80020b4 <_printf_i+0xc4>
 80020ac:	0645      	lsls	r5, r0, #25
 80020ae:	d5fb      	bpl.n	80020a8 <_printf_i+0xb8>
 80020b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80020b4:	2d00      	cmp	r5, #0
 80020b6:	da03      	bge.n	80020c0 <_printf_i+0xd0>
 80020b8:	232d      	movs	r3, #45	@ 0x2d
 80020ba:	426d      	negs	r5, r5
 80020bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020c0:	4858      	ldr	r0, [pc, #352]	@ (8002224 <_printf_i+0x234>)
 80020c2:	230a      	movs	r3, #10
 80020c4:	e011      	b.n	80020ea <_printf_i+0xfa>
 80020c6:	6821      	ldr	r1, [r4, #0]
 80020c8:	6833      	ldr	r3, [r6, #0]
 80020ca:	0608      	lsls	r0, r1, #24
 80020cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80020d0:	d402      	bmi.n	80020d8 <_printf_i+0xe8>
 80020d2:	0649      	lsls	r1, r1, #25
 80020d4:	bf48      	it	mi
 80020d6:	b2ad      	uxthmi	r5, r5
 80020d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80020da:	4852      	ldr	r0, [pc, #328]	@ (8002224 <_printf_i+0x234>)
 80020dc:	6033      	str	r3, [r6, #0]
 80020de:	bf14      	ite	ne
 80020e0:	230a      	movne	r3, #10
 80020e2:	2308      	moveq	r3, #8
 80020e4:	2100      	movs	r1, #0
 80020e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80020ea:	6866      	ldr	r6, [r4, #4]
 80020ec:	60a6      	str	r6, [r4, #8]
 80020ee:	2e00      	cmp	r6, #0
 80020f0:	db05      	blt.n	80020fe <_printf_i+0x10e>
 80020f2:	6821      	ldr	r1, [r4, #0]
 80020f4:	432e      	orrs	r6, r5
 80020f6:	f021 0104 	bic.w	r1, r1, #4
 80020fa:	6021      	str	r1, [r4, #0]
 80020fc:	d04b      	beq.n	8002196 <_printf_i+0x1a6>
 80020fe:	4616      	mov	r6, r2
 8002100:	fbb5 f1f3 	udiv	r1, r5, r3
 8002104:	fb03 5711 	mls	r7, r3, r1, r5
 8002108:	5dc7      	ldrb	r7, [r0, r7]
 800210a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800210e:	462f      	mov	r7, r5
 8002110:	42bb      	cmp	r3, r7
 8002112:	460d      	mov	r5, r1
 8002114:	d9f4      	bls.n	8002100 <_printf_i+0x110>
 8002116:	2b08      	cmp	r3, #8
 8002118:	d10b      	bne.n	8002132 <_printf_i+0x142>
 800211a:	6823      	ldr	r3, [r4, #0]
 800211c:	07df      	lsls	r7, r3, #31
 800211e:	d508      	bpl.n	8002132 <_printf_i+0x142>
 8002120:	6923      	ldr	r3, [r4, #16]
 8002122:	6861      	ldr	r1, [r4, #4]
 8002124:	4299      	cmp	r1, r3
 8002126:	bfde      	ittt	le
 8002128:	2330      	movle	r3, #48	@ 0x30
 800212a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800212e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002132:	1b92      	subs	r2, r2, r6
 8002134:	6122      	str	r2, [r4, #16]
 8002136:	f8cd a000 	str.w	sl, [sp]
 800213a:	464b      	mov	r3, r9
 800213c:	aa03      	add	r2, sp, #12
 800213e:	4621      	mov	r1, r4
 8002140:	4640      	mov	r0, r8
 8002142:	f7ff fee7 	bl	8001f14 <_printf_common>
 8002146:	3001      	adds	r0, #1
 8002148:	d14a      	bne.n	80021e0 <_printf_i+0x1f0>
 800214a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800214e:	b004      	add	sp, #16
 8002150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002154:	6823      	ldr	r3, [r4, #0]
 8002156:	f043 0320 	orr.w	r3, r3, #32
 800215a:	6023      	str	r3, [r4, #0]
 800215c:	4832      	ldr	r0, [pc, #200]	@ (8002228 <_printf_i+0x238>)
 800215e:	2778      	movs	r7, #120	@ 0x78
 8002160:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	6831      	ldr	r1, [r6, #0]
 8002168:	061f      	lsls	r7, r3, #24
 800216a:	f851 5b04 	ldr.w	r5, [r1], #4
 800216e:	d402      	bmi.n	8002176 <_printf_i+0x186>
 8002170:	065f      	lsls	r7, r3, #25
 8002172:	bf48      	it	mi
 8002174:	b2ad      	uxthmi	r5, r5
 8002176:	6031      	str	r1, [r6, #0]
 8002178:	07d9      	lsls	r1, r3, #31
 800217a:	bf44      	itt	mi
 800217c:	f043 0320 	orrmi.w	r3, r3, #32
 8002180:	6023      	strmi	r3, [r4, #0]
 8002182:	b11d      	cbz	r5, 800218c <_printf_i+0x19c>
 8002184:	2310      	movs	r3, #16
 8002186:	e7ad      	b.n	80020e4 <_printf_i+0xf4>
 8002188:	4826      	ldr	r0, [pc, #152]	@ (8002224 <_printf_i+0x234>)
 800218a:	e7e9      	b.n	8002160 <_printf_i+0x170>
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	f023 0320 	bic.w	r3, r3, #32
 8002192:	6023      	str	r3, [r4, #0]
 8002194:	e7f6      	b.n	8002184 <_printf_i+0x194>
 8002196:	4616      	mov	r6, r2
 8002198:	e7bd      	b.n	8002116 <_printf_i+0x126>
 800219a:	6833      	ldr	r3, [r6, #0]
 800219c:	6825      	ldr	r5, [r4, #0]
 800219e:	6961      	ldr	r1, [r4, #20]
 80021a0:	1d18      	adds	r0, r3, #4
 80021a2:	6030      	str	r0, [r6, #0]
 80021a4:	062e      	lsls	r6, r5, #24
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	d501      	bpl.n	80021ae <_printf_i+0x1be>
 80021aa:	6019      	str	r1, [r3, #0]
 80021ac:	e002      	b.n	80021b4 <_printf_i+0x1c4>
 80021ae:	0668      	lsls	r0, r5, #25
 80021b0:	d5fb      	bpl.n	80021aa <_printf_i+0x1ba>
 80021b2:	8019      	strh	r1, [r3, #0]
 80021b4:	2300      	movs	r3, #0
 80021b6:	6123      	str	r3, [r4, #16]
 80021b8:	4616      	mov	r6, r2
 80021ba:	e7bc      	b.n	8002136 <_printf_i+0x146>
 80021bc:	6833      	ldr	r3, [r6, #0]
 80021be:	1d1a      	adds	r2, r3, #4
 80021c0:	6032      	str	r2, [r6, #0]
 80021c2:	681e      	ldr	r6, [r3, #0]
 80021c4:	6862      	ldr	r2, [r4, #4]
 80021c6:	2100      	movs	r1, #0
 80021c8:	4630      	mov	r0, r6
 80021ca:	f7fe f801 	bl	80001d0 <memchr>
 80021ce:	b108      	cbz	r0, 80021d4 <_printf_i+0x1e4>
 80021d0:	1b80      	subs	r0, r0, r6
 80021d2:	6060      	str	r0, [r4, #4]
 80021d4:	6863      	ldr	r3, [r4, #4]
 80021d6:	6123      	str	r3, [r4, #16]
 80021d8:	2300      	movs	r3, #0
 80021da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80021de:	e7aa      	b.n	8002136 <_printf_i+0x146>
 80021e0:	6923      	ldr	r3, [r4, #16]
 80021e2:	4632      	mov	r2, r6
 80021e4:	4649      	mov	r1, r9
 80021e6:	4640      	mov	r0, r8
 80021e8:	47d0      	blx	sl
 80021ea:	3001      	adds	r0, #1
 80021ec:	d0ad      	beq.n	800214a <_printf_i+0x15a>
 80021ee:	6823      	ldr	r3, [r4, #0]
 80021f0:	079b      	lsls	r3, r3, #30
 80021f2:	d413      	bmi.n	800221c <_printf_i+0x22c>
 80021f4:	68e0      	ldr	r0, [r4, #12]
 80021f6:	9b03      	ldr	r3, [sp, #12]
 80021f8:	4298      	cmp	r0, r3
 80021fa:	bfb8      	it	lt
 80021fc:	4618      	movlt	r0, r3
 80021fe:	e7a6      	b.n	800214e <_printf_i+0x15e>
 8002200:	2301      	movs	r3, #1
 8002202:	4632      	mov	r2, r6
 8002204:	4649      	mov	r1, r9
 8002206:	4640      	mov	r0, r8
 8002208:	47d0      	blx	sl
 800220a:	3001      	adds	r0, #1
 800220c:	d09d      	beq.n	800214a <_printf_i+0x15a>
 800220e:	3501      	adds	r5, #1
 8002210:	68e3      	ldr	r3, [r4, #12]
 8002212:	9903      	ldr	r1, [sp, #12]
 8002214:	1a5b      	subs	r3, r3, r1
 8002216:	42ab      	cmp	r3, r5
 8002218:	dcf2      	bgt.n	8002200 <_printf_i+0x210>
 800221a:	e7eb      	b.n	80021f4 <_printf_i+0x204>
 800221c:	2500      	movs	r5, #0
 800221e:	f104 0619 	add.w	r6, r4, #25
 8002222:	e7f5      	b.n	8002210 <_printf_i+0x220>
 8002224:	080027e9 	.word	0x080027e9
 8002228:	080027fa 	.word	0x080027fa

0800222c <__sflush_r>:
 800222c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002234:	0716      	lsls	r6, r2, #28
 8002236:	4605      	mov	r5, r0
 8002238:	460c      	mov	r4, r1
 800223a:	d454      	bmi.n	80022e6 <__sflush_r+0xba>
 800223c:	684b      	ldr	r3, [r1, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	dc02      	bgt.n	8002248 <__sflush_r+0x1c>
 8002242:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002244:	2b00      	cmp	r3, #0
 8002246:	dd48      	ble.n	80022da <__sflush_r+0xae>
 8002248:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800224a:	2e00      	cmp	r6, #0
 800224c:	d045      	beq.n	80022da <__sflush_r+0xae>
 800224e:	2300      	movs	r3, #0
 8002250:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002254:	682f      	ldr	r7, [r5, #0]
 8002256:	6a21      	ldr	r1, [r4, #32]
 8002258:	602b      	str	r3, [r5, #0]
 800225a:	d030      	beq.n	80022be <__sflush_r+0x92>
 800225c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800225e:	89a3      	ldrh	r3, [r4, #12]
 8002260:	0759      	lsls	r1, r3, #29
 8002262:	d505      	bpl.n	8002270 <__sflush_r+0x44>
 8002264:	6863      	ldr	r3, [r4, #4]
 8002266:	1ad2      	subs	r2, r2, r3
 8002268:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800226a:	b10b      	cbz	r3, 8002270 <__sflush_r+0x44>
 800226c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800226e:	1ad2      	subs	r2, r2, r3
 8002270:	2300      	movs	r3, #0
 8002272:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002274:	6a21      	ldr	r1, [r4, #32]
 8002276:	4628      	mov	r0, r5
 8002278:	47b0      	blx	r6
 800227a:	1c43      	adds	r3, r0, #1
 800227c:	89a3      	ldrh	r3, [r4, #12]
 800227e:	d106      	bne.n	800228e <__sflush_r+0x62>
 8002280:	6829      	ldr	r1, [r5, #0]
 8002282:	291d      	cmp	r1, #29
 8002284:	d82b      	bhi.n	80022de <__sflush_r+0xb2>
 8002286:	4a2a      	ldr	r2, [pc, #168]	@ (8002330 <__sflush_r+0x104>)
 8002288:	40ca      	lsrs	r2, r1
 800228a:	07d6      	lsls	r6, r2, #31
 800228c:	d527      	bpl.n	80022de <__sflush_r+0xb2>
 800228e:	2200      	movs	r2, #0
 8002290:	6062      	str	r2, [r4, #4]
 8002292:	04d9      	lsls	r1, r3, #19
 8002294:	6922      	ldr	r2, [r4, #16]
 8002296:	6022      	str	r2, [r4, #0]
 8002298:	d504      	bpl.n	80022a4 <__sflush_r+0x78>
 800229a:	1c42      	adds	r2, r0, #1
 800229c:	d101      	bne.n	80022a2 <__sflush_r+0x76>
 800229e:	682b      	ldr	r3, [r5, #0]
 80022a0:	b903      	cbnz	r3, 80022a4 <__sflush_r+0x78>
 80022a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80022a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80022a6:	602f      	str	r7, [r5, #0]
 80022a8:	b1b9      	cbz	r1, 80022da <__sflush_r+0xae>
 80022aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80022ae:	4299      	cmp	r1, r3
 80022b0:	d002      	beq.n	80022b8 <__sflush_r+0x8c>
 80022b2:	4628      	mov	r0, r5
 80022b4:	f000 fa24 	bl	8002700 <_free_r>
 80022b8:	2300      	movs	r3, #0
 80022ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80022bc:	e00d      	b.n	80022da <__sflush_r+0xae>
 80022be:	2301      	movs	r3, #1
 80022c0:	4628      	mov	r0, r5
 80022c2:	47b0      	blx	r6
 80022c4:	4602      	mov	r2, r0
 80022c6:	1c50      	adds	r0, r2, #1
 80022c8:	d1c9      	bne.n	800225e <__sflush_r+0x32>
 80022ca:	682b      	ldr	r3, [r5, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0c6      	beq.n	800225e <__sflush_r+0x32>
 80022d0:	2b1d      	cmp	r3, #29
 80022d2:	d001      	beq.n	80022d8 <__sflush_r+0xac>
 80022d4:	2b16      	cmp	r3, #22
 80022d6:	d11e      	bne.n	8002316 <__sflush_r+0xea>
 80022d8:	602f      	str	r7, [r5, #0]
 80022da:	2000      	movs	r0, #0
 80022dc:	e022      	b.n	8002324 <__sflush_r+0xf8>
 80022de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022e2:	b21b      	sxth	r3, r3
 80022e4:	e01b      	b.n	800231e <__sflush_r+0xf2>
 80022e6:	690f      	ldr	r7, [r1, #16]
 80022e8:	2f00      	cmp	r7, #0
 80022ea:	d0f6      	beq.n	80022da <__sflush_r+0xae>
 80022ec:	0793      	lsls	r3, r2, #30
 80022ee:	680e      	ldr	r6, [r1, #0]
 80022f0:	bf08      	it	eq
 80022f2:	694b      	ldreq	r3, [r1, #20]
 80022f4:	600f      	str	r7, [r1, #0]
 80022f6:	bf18      	it	ne
 80022f8:	2300      	movne	r3, #0
 80022fa:	eba6 0807 	sub.w	r8, r6, r7
 80022fe:	608b      	str	r3, [r1, #8]
 8002300:	f1b8 0f00 	cmp.w	r8, #0
 8002304:	dde9      	ble.n	80022da <__sflush_r+0xae>
 8002306:	6a21      	ldr	r1, [r4, #32]
 8002308:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800230a:	4643      	mov	r3, r8
 800230c:	463a      	mov	r2, r7
 800230e:	4628      	mov	r0, r5
 8002310:	47b0      	blx	r6
 8002312:	2800      	cmp	r0, #0
 8002314:	dc08      	bgt.n	8002328 <__sflush_r+0xfc>
 8002316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800231a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800231e:	81a3      	strh	r3, [r4, #12]
 8002320:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002328:	4407      	add	r7, r0
 800232a:	eba8 0800 	sub.w	r8, r8, r0
 800232e:	e7e7      	b.n	8002300 <__sflush_r+0xd4>
 8002330:	20400001 	.word	0x20400001

08002334 <_fflush_r>:
 8002334:	b538      	push	{r3, r4, r5, lr}
 8002336:	690b      	ldr	r3, [r1, #16]
 8002338:	4605      	mov	r5, r0
 800233a:	460c      	mov	r4, r1
 800233c:	b913      	cbnz	r3, 8002344 <_fflush_r+0x10>
 800233e:	2500      	movs	r5, #0
 8002340:	4628      	mov	r0, r5
 8002342:	bd38      	pop	{r3, r4, r5, pc}
 8002344:	b118      	cbz	r0, 800234e <_fflush_r+0x1a>
 8002346:	6a03      	ldr	r3, [r0, #32]
 8002348:	b90b      	cbnz	r3, 800234e <_fflush_r+0x1a>
 800234a:	f7ff fb25 	bl	8001998 <__sinit>
 800234e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0f3      	beq.n	800233e <_fflush_r+0xa>
 8002356:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002358:	07d0      	lsls	r0, r2, #31
 800235a:	d404      	bmi.n	8002366 <_fflush_r+0x32>
 800235c:	0599      	lsls	r1, r3, #22
 800235e:	d402      	bmi.n	8002366 <_fflush_r+0x32>
 8002360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002362:	f7ff fbf2 	bl	8001b4a <__retarget_lock_acquire_recursive>
 8002366:	4628      	mov	r0, r5
 8002368:	4621      	mov	r1, r4
 800236a:	f7ff ff5f 	bl	800222c <__sflush_r>
 800236e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002370:	07da      	lsls	r2, r3, #31
 8002372:	4605      	mov	r5, r0
 8002374:	d4e4      	bmi.n	8002340 <_fflush_r+0xc>
 8002376:	89a3      	ldrh	r3, [r4, #12]
 8002378:	059b      	lsls	r3, r3, #22
 800237a:	d4e1      	bmi.n	8002340 <_fflush_r+0xc>
 800237c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800237e:	f7ff fbe5 	bl	8001b4c <__retarget_lock_release_recursive>
 8002382:	e7dd      	b.n	8002340 <_fflush_r+0xc>

08002384 <__malloc_lock>:
 8002384:	4801      	ldr	r0, [pc, #4]	@ (800238c <__malloc_lock+0x8>)
 8002386:	f7ff bbe0 	b.w	8001b4a <__retarget_lock_acquire_recursive>
 800238a:	bf00      	nop
 800238c:	20000210 	.word	0x20000210

08002390 <__malloc_unlock>:
 8002390:	4801      	ldr	r0, [pc, #4]	@ (8002398 <__malloc_unlock+0x8>)
 8002392:	f7ff bbdb 	b.w	8001b4c <__retarget_lock_release_recursive>
 8002396:	bf00      	nop
 8002398:	20000210 	.word	0x20000210

0800239c <__sread>:
 800239c:	b510      	push	{r4, lr}
 800239e:	460c      	mov	r4, r1
 80023a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023a4:	f000 f956 	bl	8002654 <_read_r>
 80023a8:	2800      	cmp	r0, #0
 80023aa:	bfab      	itete	ge
 80023ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80023ae:	89a3      	ldrhlt	r3, [r4, #12]
 80023b0:	181b      	addge	r3, r3, r0
 80023b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80023b6:	bfac      	ite	ge
 80023b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80023ba:	81a3      	strhlt	r3, [r4, #12]
 80023bc:	bd10      	pop	{r4, pc}

080023be <__swrite>:
 80023be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023c2:	461f      	mov	r7, r3
 80023c4:	898b      	ldrh	r3, [r1, #12]
 80023c6:	05db      	lsls	r3, r3, #23
 80023c8:	4605      	mov	r5, r0
 80023ca:	460c      	mov	r4, r1
 80023cc:	4616      	mov	r6, r2
 80023ce:	d505      	bpl.n	80023dc <__swrite+0x1e>
 80023d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023d4:	2302      	movs	r3, #2
 80023d6:	2200      	movs	r2, #0
 80023d8:	f000 f92a 	bl	8002630 <_lseek_r>
 80023dc:	89a3      	ldrh	r3, [r4, #12]
 80023de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80023e6:	81a3      	strh	r3, [r4, #12]
 80023e8:	4632      	mov	r2, r6
 80023ea:	463b      	mov	r3, r7
 80023ec:	4628      	mov	r0, r5
 80023ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023f2:	f000 b951 	b.w	8002698 <_write_r>

080023f6 <__sseek>:
 80023f6:	b510      	push	{r4, lr}
 80023f8:	460c      	mov	r4, r1
 80023fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023fe:	f000 f917 	bl	8002630 <_lseek_r>
 8002402:	1c43      	adds	r3, r0, #1
 8002404:	89a3      	ldrh	r3, [r4, #12]
 8002406:	bf15      	itete	ne
 8002408:	6560      	strne	r0, [r4, #84]	@ 0x54
 800240a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800240e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002412:	81a3      	strheq	r3, [r4, #12]
 8002414:	bf18      	it	ne
 8002416:	81a3      	strhne	r3, [r4, #12]
 8002418:	bd10      	pop	{r4, pc}

0800241a <__sclose>:
 800241a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800241e:	f000 b94d 	b.w	80026bc <_close_r>

08002422 <__swbuf_r>:
 8002422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002424:	460e      	mov	r6, r1
 8002426:	4614      	mov	r4, r2
 8002428:	4605      	mov	r5, r0
 800242a:	b118      	cbz	r0, 8002434 <__swbuf_r+0x12>
 800242c:	6a03      	ldr	r3, [r0, #32]
 800242e:	b90b      	cbnz	r3, 8002434 <__swbuf_r+0x12>
 8002430:	f7ff fab2 	bl	8001998 <__sinit>
 8002434:	69a3      	ldr	r3, [r4, #24]
 8002436:	60a3      	str	r3, [r4, #8]
 8002438:	89a3      	ldrh	r3, [r4, #12]
 800243a:	071a      	lsls	r2, r3, #28
 800243c:	d501      	bpl.n	8002442 <__swbuf_r+0x20>
 800243e:	6923      	ldr	r3, [r4, #16]
 8002440:	b943      	cbnz	r3, 8002454 <__swbuf_r+0x32>
 8002442:	4621      	mov	r1, r4
 8002444:	4628      	mov	r0, r5
 8002446:	f000 f82b 	bl	80024a0 <__swsetup_r>
 800244a:	b118      	cbz	r0, 8002454 <__swbuf_r+0x32>
 800244c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002450:	4638      	mov	r0, r7
 8002452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	6922      	ldr	r2, [r4, #16]
 8002458:	1a98      	subs	r0, r3, r2
 800245a:	6963      	ldr	r3, [r4, #20]
 800245c:	b2f6      	uxtb	r6, r6
 800245e:	4283      	cmp	r3, r0
 8002460:	4637      	mov	r7, r6
 8002462:	dc05      	bgt.n	8002470 <__swbuf_r+0x4e>
 8002464:	4621      	mov	r1, r4
 8002466:	4628      	mov	r0, r5
 8002468:	f7ff ff64 	bl	8002334 <_fflush_r>
 800246c:	2800      	cmp	r0, #0
 800246e:	d1ed      	bne.n	800244c <__swbuf_r+0x2a>
 8002470:	68a3      	ldr	r3, [r4, #8]
 8002472:	3b01      	subs	r3, #1
 8002474:	60a3      	str	r3, [r4, #8]
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	1c5a      	adds	r2, r3, #1
 800247a:	6022      	str	r2, [r4, #0]
 800247c:	701e      	strb	r6, [r3, #0]
 800247e:	6962      	ldr	r2, [r4, #20]
 8002480:	1c43      	adds	r3, r0, #1
 8002482:	429a      	cmp	r2, r3
 8002484:	d004      	beq.n	8002490 <__swbuf_r+0x6e>
 8002486:	89a3      	ldrh	r3, [r4, #12]
 8002488:	07db      	lsls	r3, r3, #31
 800248a:	d5e1      	bpl.n	8002450 <__swbuf_r+0x2e>
 800248c:	2e0a      	cmp	r6, #10
 800248e:	d1df      	bne.n	8002450 <__swbuf_r+0x2e>
 8002490:	4621      	mov	r1, r4
 8002492:	4628      	mov	r0, r5
 8002494:	f7ff ff4e 	bl	8002334 <_fflush_r>
 8002498:	2800      	cmp	r0, #0
 800249a:	d0d9      	beq.n	8002450 <__swbuf_r+0x2e>
 800249c:	e7d6      	b.n	800244c <__swbuf_r+0x2a>
	...

080024a0 <__swsetup_r>:
 80024a0:	b538      	push	{r3, r4, r5, lr}
 80024a2:	4b29      	ldr	r3, [pc, #164]	@ (8002548 <__swsetup_r+0xa8>)
 80024a4:	4605      	mov	r5, r0
 80024a6:	6818      	ldr	r0, [r3, #0]
 80024a8:	460c      	mov	r4, r1
 80024aa:	b118      	cbz	r0, 80024b4 <__swsetup_r+0x14>
 80024ac:	6a03      	ldr	r3, [r0, #32]
 80024ae:	b90b      	cbnz	r3, 80024b4 <__swsetup_r+0x14>
 80024b0:	f7ff fa72 	bl	8001998 <__sinit>
 80024b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024b8:	0719      	lsls	r1, r3, #28
 80024ba:	d422      	bmi.n	8002502 <__swsetup_r+0x62>
 80024bc:	06da      	lsls	r2, r3, #27
 80024be:	d407      	bmi.n	80024d0 <__swsetup_r+0x30>
 80024c0:	2209      	movs	r2, #9
 80024c2:	602a      	str	r2, [r5, #0]
 80024c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024c8:	81a3      	strh	r3, [r4, #12]
 80024ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024ce:	e033      	b.n	8002538 <__swsetup_r+0x98>
 80024d0:	0758      	lsls	r0, r3, #29
 80024d2:	d512      	bpl.n	80024fa <__swsetup_r+0x5a>
 80024d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80024d6:	b141      	cbz	r1, 80024ea <__swsetup_r+0x4a>
 80024d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80024dc:	4299      	cmp	r1, r3
 80024de:	d002      	beq.n	80024e6 <__swsetup_r+0x46>
 80024e0:	4628      	mov	r0, r5
 80024e2:	f000 f90d 	bl	8002700 <_free_r>
 80024e6:	2300      	movs	r3, #0
 80024e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80024ea:	89a3      	ldrh	r3, [r4, #12]
 80024ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80024f0:	81a3      	strh	r3, [r4, #12]
 80024f2:	2300      	movs	r3, #0
 80024f4:	6063      	str	r3, [r4, #4]
 80024f6:	6923      	ldr	r3, [r4, #16]
 80024f8:	6023      	str	r3, [r4, #0]
 80024fa:	89a3      	ldrh	r3, [r4, #12]
 80024fc:	f043 0308 	orr.w	r3, r3, #8
 8002500:	81a3      	strh	r3, [r4, #12]
 8002502:	6923      	ldr	r3, [r4, #16]
 8002504:	b94b      	cbnz	r3, 800251a <__swsetup_r+0x7a>
 8002506:	89a3      	ldrh	r3, [r4, #12]
 8002508:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800250c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002510:	d003      	beq.n	800251a <__swsetup_r+0x7a>
 8002512:	4621      	mov	r1, r4
 8002514:	4628      	mov	r0, r5
 8002516:	f000 f83f 	bl	8002598 <__smakebuf_r>
 800251a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800251e:	f013 0201 	ands.w	r2, r3, #1
 8002522:	d00a      	beq.n	800253a <__swsetup_r+0x9a>
 8002524:	2200      	movs	r2, #0
 8002526:	60a2      	str	r2, [r4, #8]
 8002528:	6962      	ldr	r2, [r4, #20]
 800252a:	4252      	negs	r2, r2
 800252c:	61a2      	str	r2, [r4, #24]
 800252e:	6922      	ldr	r2, [r4, #16]
 8002530:	b942      	cbnz	r2, 8002544 <__swsetup_r+0xa4>
 8002532:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002536:	d1c5      	bne.n	80024c4 <__swsetup_r+0x24>
 8002538:	bd38      	pop	{r3, r4, r5, pc}
 800253a:	0799      	lsls	r1, r3, #30
 800253c:	bf58      	it	pl
 800253e:	6962      	ldrpl	r2, [r4, #20]
 8002540:	60a2      	str	r2, [r4, #8]
 8002542:	e7f4      	b.n	800252e <__swsetup_r+0x8e>
 8002544:	2000      	movs	r0, #0
 8002546:	e7f7      	b.n	8002538 <__swsetup_r+0x98>
 8002548:	20000018 	.word	0x20000018

0800254c <__swhatbuf_r>:
 800254c:	b570      	push	{r4, r5, r6, lr}
 800254e:	460c      	mov	r4, r1
 8002550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002554:	2900      	cmp	r1, #0
 8002556:	b096      	sub	sp, #88	@ 0x58
 8002558:	4615      	mov	r5, r2
 800255a:	461e      	mov	r6, r3
 800255c:	da0d      	bge.n	800257a <__swhatbuf_r+0x2e>
 800255e:	89a3      	ldrh	r3, [r4, #12]
 8002560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002564:	f04f 0100 	mov.w	r1, #0
 8002568:	bf14      	ite	ne
 800256a:	2340      	movne	r3, #64	@ 0x40
 800256c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002570:	2000      	movs	r0, #0
 8002572:	6031      	str	r1, [r6, #0]
 8002574:	602b      	str	r3, [r5, #0]
 8002576:	b016      	add	sp, #88	@ 0x58
 8002578:	bd70      	pop	{r4, r5, r6, pc}
 800257a:	466a      	mov	r2, sp
 800257c:	f000 f8ae 	bl	80026dc <_fstat_r>
 8002580:	2800      	cmp	r0, #0
 8002582:	dbec      	blt.n	800255e <__swhatbuf_r+0x12>
 8002584:	9901      	ldr	r1, [sp, #4]
 8002586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800258a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800258e:	4259      	negs	r1, r3
 8002590:	4159      	adcs	r1, r3
 8002592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002596:	e7eb      	b.n	8002570 <__swhatbuf_r+0x24>

08002598 <__smakebuf_r>:
 8002598:	898b      	ldrh	r3, [r1, #12]
 800259a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800259c:	079d      	lsls	r5, r3, #30
 800259e:	4606      	mov	r6, r0
 80025a0:	460c      	mov	r4, r1
 80025a2:	d507      	bpl.n	80025b4 <__smakebuf_r+0x1c>
 80025a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80025a8:	6023      	str	r3, [r4, #0]
 80025aa:	6123      	str	r3, [r4, #16]
 80025ac:	2301      	movs	r3, #1
 80025ae:	6163      	str	r3, [r4, #20]
 80025b0:	b003      	add	sp, #12
 80025b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b4:	ab01      	add	r3, sp, #4
 80025b6:	466a      	mov	r2, sp
 80025b8:	f7ff ffc8 	bl	800254c <__swhatbuf_r>
 80025bc:	9f00      	ldr	r7, [sp, #0]
 80025be:	4605      	mov	r5, r0
 80025c0:	4639      	mov	r1, r7
 80025c2:	4630      	mov	r0, r6
 80025c4:	f7ff fc26 	bl	8001e14 <_malloc_r>
 80025c8:	b948      	cbnz	r0, 80025de <__smakebuf_r+0x46>
 80025ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025ce:	059a      	lsls	r2, r3, #22
 80025d0:	d4ee      	bmi.n	80025b0 <__smakebuf_r+0x18>
 80025d2:	f023 0303 	bic.w	r3, r3, #3
 80025d6:	f043 0302 	orr.w	r3, r3, #2
 80025da:	81a3      	strh	r3, [r4, #12]
 80025dc:	e7e2      	b.n	80025a4 <__smakebuf_r+0xc>
 80025de:	89a3      	ldrh	r3, [r4, #12]
 80025e0:	6020      	str	r0, [r4, #0]
 80025e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e6:	81a3      	strh	r3, [r4, #12]
 80025e8:	9b01      	ldr	r3, [sp, #4]
 80025ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80025ee:	b15b      	cbz	r3, 8002608 <__smakebuf_r+0x70>
 80025f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80025f4:	4630      	mov	r0, r6
 80025f6:	f000 f80b 	bl	8002610 <_isatty_r>
 80025fa:	b128      	cbz	r0, 8002608 <__smakebuf_r+0x70>
 80025fc:	89a3      	ldrh	r3, [r4, #12]
 80025fe:	f023 0303 	bic.w	r3, r3, #3
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	81a3      	strh	r3, [r4, #12]
 8002608:	89a3      	ldrh	r3, [r4, #12]
 800260a:	431d      	orrs	r5, r3
 800260c:	81a5      	strh	r5, [r4, #12]
 800260e:	e7cf      	b.n	80025b0 <__smakebuf_r+0x18>

08002610 <_isatty_r>:
 8002610:	b538      	push	{r3, r4, r5, lr}
 8002612:	4d06      	ldr	r5, [pc, #24]	@ (800262c <_isatty_r+0x1c>)
 8002614:	2300      	movs	r3, #0
 8002616:	4604      	mov	r4, r0
 8002618:	4608      	mov	r0, r1
 800261a:	602b      	str	r3, [r5, #0]
 800261c:	f7fe f956 	bl	80008cc <_isatty>
 8002620:	1c43      	adds	r3, r0, #1
 8002622:	d102      	bne.n	800262a <_isatty_r+0x1a>
 8002624:	682b      	ldr	r3, [r5, #0]
 8002626:	b103      	cbz	r3, 800262a <_isatty_r+0x1a>
 8002628:	6023      	str	r3, [r4, #0]
 800262a:	bd38      	pop	{r3, r4, r5, pc}
 800262c:	2000021c 	.word	0x2000021c

08002630 <_lseek_r>:
 8002630:	b538      	push	{r3, r4, r5, lr}
 8002632:	4d07      	ldr	r5, [pc, #28]	@ (8002650 <_lseek_r+0x20>)
 8002634:	4604      	mov	r4, r0
 8002636:	4608      	mov	r0, r1
 8002638:	4611      	mov	r1, r2
 800263a:	2200      	movs	r2, #0
 800263c:	602a      	str	r2, [r5, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	f7fe f946 	bl	80008d0 <_lseek>
 8002644:	1c43      	adds	r3, r0, #1
 8002646:	d102      	bne.n	800264e <_lseek_r+0x1e>
 8002648:	682b      	ldr	r3, [r5, #0]
 800264a:	b103      	cbz	r3, 800264e <_lseek_r+0x1e>
 800264c:	6023      	str	r3, [r4, #0]
 800264e:	bd38      	pop	{r3, r4, r5, pc}
 8002650:	2000021c 	.word	0x2000021c

08002654 <_read_r>:
 8002654:	b538      	push	{r3, r4, r5, lr}
 8002656:	4d07      	ldr	r5, [pc, #28]	@ (8002674 <_read_r+0x20>)
 8002658:	4604      	mov	r4, r0
 800265a:	4608      	mov	r0, r1
 800265c:	4611      	mov	r1, r2
 800265e:	2200      	movs	r2, #0
 8002660:	602a      	str	r2, [r5, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	f7fe f91a 	bl	800089c <_read>
 8002668:	1c43      	adds	r3, r0, #1
 800266a:	d102      	bne.n	8002672 <_read_r+0x1e>
 800266c:	682b      	ldr	r3, [r5, #0]
 800266e:	b103      	cbz	r3, 8002672 <_read_r+0x1e>
 8002670:	6023      	str	r3, [r4, #0]
 8002672:	bd38      	pop	{r3, r4, r5, pc}
 8002674:	2000021c 	.word	0x2000021c

08002678 <_sbrk_r>:
 8002678:	b538      	push	{r3, r4, r5, lr}
 800267a:	4d06      	ldr	r5, [pc, #24]	@ (8002694 <_sbrk_r+0x1c>)
 800267c:	2300      	movs	r3, #0
 800267e:	4604      	mov	r4, r0
 8002680:	4608      	mov	r0, r1
 8002682:	602b      	str	r3, [r5, #0]
 8002684:	f7fe f926 	bl	80008d4 <_sbrk>
 8002688:	1c43      	adds	r3, r0, #1
 800268a:	d102      	bne.n	8002692 <_sbrk_r+0x1a>
 800268c:	682b      	ldr	r3, [r5, #0]
 800268e:	b103      	cbz	r3, 8002692 <_sbrk_r+0x1a>
 8002690:	6023      	str	r3, [r4, #0]
 8002692:	bd38      	pop	{r3, r4, r5, pc}
 8002694:	2000021c 	.word	0x2000021c

08002698 <_write_r>:
 8002698:	b538      	push	{r3, r4, r5, lr}
 800269a:	4d07      	ldr	r5, [pc, #28]	@ (80026b8 <_write_r+0x20>)
 800269c:	4604      	mov	r4, r0
 800269e:	4608      	mov	r0, r1
 80026a0:	4611      	mov	r1, r2
 80026a2:	2200      	movs	r2, #0
 80026a4:	602a      	str	r2, [r5, #0]
 80026a6:	461a      	mov	r2, r3
 80026a8:	f7fd ffdc 	bl	8000664 <_write>
 80026ac:	1c43      	adds	r3, r0, #1
 80026ae:	d102      	bne.n	80026b6 <_write_r+0x1e>
 80026b0:	682b      	ldr	r3, [r5, #0]
 80026b2:	b103      	cbz	r3, 80026b6 <_write_r+0x1e>
 80026b4:	6023      	str	r3, [r4, #0]
 80026b6:	bd38      	pop	{r3, r4, r5, pc}
 80026b8:	2000021c 	.word	0x2000021c

080026bc <_close_r>:
 80026bc:	b538      	push	{r3, r4, r5, lr}
 80026be:	4d06      	ldr	r5, [pc, #24]	@ (80026d8 <_close_r+0x1c>)
 80026c0:	2300      	movs	r3, #0
 80026c2:	4604      	mov	r4, r0
 80026c4:	4608      	mov	r0, r1
 80026c6:	602b      	str	r3, [r5, #0]
 80026c8:	f7fe f8f8 	bl	80008bc <_close>
 80026cc:	1c43      	adds	r3, r0, #1
 80026ce:	d102      	bne.n	80026d6 <_close_r+0x1a>
 80026d0:	682b      	ldr	r3, [r5, #0]
 80026d2:	b103      	cbz	r3, 80026d6 <_close_r+0x1a>
 80026d4:	6023      	str	r3, [r4, #0]
 80026d6:	bd38      	pop	{r3, r4, r5, pc}
 80026d8:	2000021c 	.word	0x2000021c

080026dc <_fstat_r>:
 80026dc:	b538      	push	{r3, r4, r5, lr}
 80026de:	4d07      	ldr	r5, [pc, #28]	@ (80026fc <_fstat_r+0x20>)
 80026e0:	2300      	movs	r3, #0
 80026e2:	4604      	mov	r4, r0
 80026e4:	4608      	mov	r0, r1
 80026e6:	4611      	mov	r1, r2
 80026e8:	602b      	str	r3, [r5, #0]
 80026ea:	f7fe f8ea 	bl	80008c2 <_fstat>
 80026ee:	1c43      	adds	r3, r0, #1
 80026f0:	d102      	bne.n	80026f8 <_fstat_r+0x1c>
 80026f2:	682b      	ldr	r3, [r5, #0]
 80026f4:	b103      	cbz	r3, 80026f8 <_fstat_r+0x1c>
 80026f6:	6023      	str	r3, [r4, #0]
 80026f8:	bd38      	pop	{r3, r4, r5, pc}
 80026fa:	bf00      	nop
 80026fc:	2000021c 	.word	0x2000021c

08002700 <_free_r>:
 8002700:	b538      	push	{r3, r4, r5, lr}
 8002702:	4605      	mov	r5, r0
 8002704:	2900      	cmp	r1, #0
 8002706:	d041      	beq.n	800278c <_free_r+0x8c>
 8002708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800270c:	1f0c      	subs	r4, r1, #4
 800270e:	2b00      	cmp	r3, #0
 8002710:	bfb8      	it	lt
 8002712:	18e4      	addlt	r4, r4, r3
 8002714:	f7ff fe36 	bl	8002384 <__malloc_lock>
 8002718:	4a1d      	ldr	r2, [pc, #116]	@ (8002790 <_free_r+0x90>)
 800271a:	6813      	ldr	r3, [r2, #0]
 800271c:	b933      	cbnz	r3, 800272c <_free_r+0x2c>
 800271e:	6063      	str	r3, [r4, #4]
 8002720:	6014      	str	r4, [r2, #0]
 8002722:	4628      	mov	r0, r5
 8002724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002728:	f7ff be32 	b.w	8002390 <__malloc_unlock>
 800272c:	42a3      	cmp	r3, r4
 800272e:	d908      	bls.n	8002742 <_free_r+0x42>
 8002730:	6820      	ldr	r0, [r4, #0]
 8002732:	1821      	adds	r1, r4, r0
 8002734:	428b      	cmp	r3, r1
 8002736:	bf01      	itttt	eq
 8002738:	6819      	ldreq	r1, [r3, #0]
 800273a:	685b      	ldreq	r3, [r3, #4]
 800273c:	1809      	addeq	r1, r1, r0
 800273e:	6021      	streq	r1, [r4, #0]
 8002740:	e7ed      	b.n	800271e <_free_r+0x1e>
 8002742:	461a      	mov	r2, r3
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	b10b      	cbz	r3, 800274c <_free_r+0x4c>
 8002748:	42a3      	cmp	r3, r4
 800274a:	d9fa      	bls.n	8002742 <_free_r+0x42>
 800274c:	6811      	ldr	r1, [r2, #0]
 800274e:	1850      	adds	r0, r2, r1
 8002750:	42a0      	cmp	r0, r4
 8002752:	d10b      	bne.n	800276c <_free_r+0x6c>
 8002754:	6820      	ldr	r0, [r4, #0]
 8002756:	4401      	add	r1, r0
 8002758:	1850      	adds	r0, r2, r1
 800275a:	4283      	cmp	r3, r0
 800275c:	6011      	str	r1, [r2, #0]
 800275e:	d1e0      	bne.n	8002722 <_free_r+0x22>
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	6053      	str	r3, [r2, #4]
 8002766:	4408      	add	r0, r1
 8002768:	6010      	str	r0, [r2, #0]
 800276a:	e7da      	b.n	8002722 <_free_r+0x22>
 800276c:	d902      	bls.n	8002774 <_free_r+0x74>
 800276e:	230c      	movs	r3, #12
 8002770:	602b      	str	r3, [r5, #0]
 8002772:	e7d6      	b.n	8002722 <_free_r+0x22>
 8002774:	6820      	ldr	r0, [r4, #0]
 8002776:	1821      	adds	r1, r4, r0
 8002778:	428b      	cmp	r3, r1
 800277a:	bf04      	itt	eq
 800277c:	6819      	ldreq	r1, [r3, #0]
 800277e:	685b      	ldreq	r3, [r3, #4]
 8002780:	6063      	str	r3, [r4, #4]
 8002782:	bf04      	itt	eq
 8002784:	1809      	addeq	r1, r1, r0
 8002786:	6021      	streq	r1, [r4, #0]
 8002788:	6054      	str	r4, [r2, #4]
 800278a:	e7ca      	b.n	8002722 <_free_r+0x22>
 800278c:	bd38      	pop	{r3, r4, r5, pc}
 800278e:	bf00      	nop
 8002790:	20000218 	.word	0x20000218

08002794 <_init>:
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	bf00      	nop
 8002798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800279a:	bc08      	pop	{r3}
 800279c:	469e      	mov	lr, r3
 800279e:	4770      	bx	lr

080027a0 <_fini>:
 80027a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027a2:	bf00      	nop
 80027a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a6:	bc08      	pop	{r3}
 80027a8:	469e      	mov	lr, r3
 80027aa:	4770      	bx	lr
