# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pc(tb) -L vunit_lib -L lib -g/tb_pc/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:09:11 on Apr 13,2022
# ** Warning: Design size of 21465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:09:12 on Apr 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register64(tb) -L vunit_lib -L lib -g/tb_register64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:09:12 on Apr 13,2022
# ** Warning: Design size of 25416 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:09:12 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram512(tb) -L vunit_lib -L lib -g/tb_ram512/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram512.all_7750c31a00d306a2ab08f45a40c8c56ad0d5facb/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:09:12 on Apr 13,2022
# ** Warning: Design size of 519573 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:09:13 on Apr 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
