<map id="lib/Target/AMDGPU/R600RegisterInfo.h" name="lib/Target/AMDGPU/R600RegisterInfo.h">
<area shape="rect" id="node2" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1187,95,1387,136"/>
<area shape="rect" id="node5" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="7533,348,7762,389"/>
<area shape="rect" id="node15" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="5,348,228,389"/>
<area shape="rect" id="node31" href="$AMDILCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDILCFGStructurizer.cpp" alt="" coords="154,266,458,293"/>
<area shape="rect" id="node38" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer. " alt="" coords="483,259,697,300"/>
<area shape="rect" id="node39" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="722,259,938,300"/>
<area shape="rect" id="node40" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU. " alt="" coords="963,259,1164,300"/>
<area shape="rect" id="node41" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly..." alt="" coords="8882,259,9101,300"/>
<area shape="rect" id="node42" href="$R600FrameLowering_8cpp.html" title="lib/Target/AMDGPU/R600Frame\lLowering.cpp" alt="" coords="9125,259,9335,300"/>
<area shape="rect" id="node43" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="9359,259,9559,300"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5373,184,5642,211"/>
<area shape="rect" id="node44" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="1189,259,1386,300"/>
<area shape="rect" id="node45" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="1411,259,1633,300"/>
<area shape="rect" id="node46" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1658,259,1885,300"/>
<area shape="rect" id="node47" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600. " alt="" coords="1909,266,2170,293"/>
<area shape="rect" id="node4" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="8035,259,8273,300"/>
<area shape="rect" id="node6" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc. " alt="" coords="6160,348,6393,389"/>
<area shape="rect" id="node7" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="6996,348,7259,389"/>
<area shape="rect" id="node8" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="7283,348,7508,389"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="7787,348,8012,389"/>
<area shape="rect" id="node10" href="$AMDGPULowerKernelArguments_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp" alt="" coords="8035,348,8273,389"/>
<area shape="rect" id="node11" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="8297,348,8542,389"/>
<area shape="rect" id="node12" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="8566,355,8849,382"/>
<area shape="rect" id="node13" href="$AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine..." alt="" coords="8873,348,9112,389"/>
<area shape="rect" id="node14" href="$AMDGPUTargetTransformInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUTarget\lTransformInfo.cpp" alt="" coords="8952,437,9191,479"/>
<area shape="rect" id="node16" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp" alt="" coords="8552,259,8807,300"/>
<area shape="rect" id="node17" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="2245,259,2487,300"/>
<area shape="rect" id="node18" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="2512,259,2737,300"/>
<area shape="rect" id="node19" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer. " alt="" coords="2761,259,3045,300"/>
<area shape="rect" id="node20" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations. " alt="" coords="3070,259,3289,300"/>
<area shape="rect" id="node21" href="$AMDGPULowerIntrinsics_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp" alt="" coords="3313,259,3550,300"/>
<area shape="rect" id="node22" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="3574,259,3825,300"/>
<area shape="rect" id="node23" href="$AMDGPUMachineFunction_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lFunction.cpp" alt="" coords="3849,259,4099,300"/>
<area shape="rect" id="node24" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="4124,259,4363,300"/>
<area shape="rect" id="node25" href="$AMDGPUPromoteAlloca_8cpp.html" title="lib/Target/AMDGPU/AMDGPUPromote\lAlloca.cpp" alt="" coords="4387,259,4638,300"/>
<area shape="rect" id="node26" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions. " alt="" coords="4662,259,4923,300"/>
<area shape="rect" id="node27" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="4947,259,5198,300"/>
<area shape="rect" id="node28" href="$GCNRegPressure_8h.html" title="lib/Target/AMDGPU/GCNReg\lPressure.h" alt="" coords="5222,259,5419,300"/>
<area shape="rect" id="node29" href="$GCNIterativeScheduler_8cpp.html" title="lib/Target/AMDGPU/GCNIterative\lScheduler.cpp" alt="" coords="3537,348,3757,389"/>
<area shape="rect" id="node30" href="$GCNRegPressure_8cpp.html" title="lib/Target/AMDGPU/GCNReg\lPressure.cpp" alt="" coords="5290,348,5487,389"/>
<area shape="rect" id="node32" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="5545,266,5824,293"/>
<area shape="rect" id="node33" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="5848,259,6063,300"/>
<area shape="rect" id="node34" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="6087,266,6368,293"/>
<area shape="rect" id="node35" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="6393,259,6590,300"/>
<area shape="rect" id="node36" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="6614,259,6825,300"/>
<area shape="rect" id="node37" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code. " alt="" coords="6849,259,7051,300"/>
<area shape="rect" id="node48" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="7075,266,7321,293"/>
<area shape="rect" id="node49" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics. " alt="" coords="7346,259,7554,300"/>
<area shape="rect" id="node50" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="7579,266,7857,293"/>
</map>
