# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_block_interleaver_func_synth.vhd" \
"../../../../../Interleaver_BB.srcs/sim_1/new/tb_block_interleaver.vhd" \

# Do not sort compile order
nosort
