# ğŸ”§ Day 2 â€“ 2-Input AND Gate

This project is part of my **Verilog Coding Streak**, where I design and simulate digital logic modules daily using **EDA Playground** with **Cadence Xcelium 23.09**.

---

## ğŸ“˜ Description

The focus for Day 2 is the **AND gate** â€” a fundamental combinational logic gate that outputs `1` only when **both inputs** are `1`. This logic is a key component in arithmetic circuits, FSMs, ALUs, and more.

---

## ğŸ§ª What Was Done

- Designed a 2-input AND gate module
- Developed a testbench to simulate all binary input combinations:
  - 00
  - 01
  - 10
  - 11
- Used `$monitor` to observe signal transitions
- Generated waveforms using VCD and verified with the waveform viewer

---

## ğŸ“Š Simulation Summary

### âœ… Console Output:
```

T=0  â†’ a=0, b=0 â†’ y=0
T=10 â†’ a=0, b=1 â†’ y=0
T=20 â†’ a=1, b=0 â†’ y=0
T=30 â†’ a=1, b=1 â†’ y=1

```

### ğŸ“‰ Waveform:

![AND Gate Waveform](waveform.png)

The waveform confirms that output `y` is high **only when both `a` and `b` are high** â€” as expected from an AND gate.

---

## â–¶ï¸ Run It Yourself

- ğŸ”— [EDA Playground Link](https://edaplayground.com/x/Y8dj)
- ğŸ“‚ [GitHub Repo](https://github.com/mitanshigaur09/Verilog/tree/main/AND%20Gate)

---

## ğŸ—‚ Project Structure

- `rtl/` â€“ Contains Verilog module(s)  
- `tb/` â€“ Testbench files  
- `waveform/` â€“ Simulation outputs (VCD and images)

---

## ğŸ§  Learnings

Even basic logic gates are crucial when building larger, hierarchical digital systems. Clear testbenches and waveform validation help prevent bugs early in the design process.

---

## ğŸ“Œ License

This project is open for educational and non-commercial use.

---

#VLSI #Verilog #DigitalDesign #EDAPlayground #ANDgate #RTLDesign #FPGA #Semiconductor #Waveform #HardwareDesign #VerilogStreak
```

