
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.245571                       # Number of seconds simulated
sim_ticks                                1245571260500                       # Number of ticks simulated
final_tick                               1245571260500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 925409                       # Simulator instruction rate (inst/s)
host_op_rate                                  2064071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1152662257                       # Simulator tick rate (ticks/s)
host_mem_usage                                2241116                       # Number of bytes of host memory used
host_seconds                                  1080.60                       # Real time elapsed on the host
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    2230443288                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst         202663040                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         356578304                       # Number of bytes read from this memory
system.physmem.bytes_read::total            559241344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    202663040                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       202663040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     86133696                       # Number of bytes written to this memory
system.physmem.bytes_written::total          86133696                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            3166610                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            5571536                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               8738146                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1345839                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1345839                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            162706901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            286276920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               448983821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       162706901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          162706901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69151962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69151962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69151962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           162706901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           286276920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              518135783                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                 1816                       # Number of system calls
system.cpu.numCycles                       2491142612                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    2230443288                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            2172389295                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               84461545                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    226424282                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   2172389295                       # number of integer instructions
system.cpu.num_fp_insts                      84461545                       # number of float instructions
system.cpu.num_int_register_reads          6128689998                       # number of times the integer registers were read
system.cpu.num_int_register_writes         2724854251                       # number of times the integer registers were written
system.cpu.num_fp_register_reads            132575004                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            68569780                       # number of times the floating registers were written
system.cpu.num_mem_refs                     313221052                       # number of memory refs
system.cpu.num_load_insts                   204834905                       # Number of load instructions
system.cpu.num_store_insts                  108386147                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2491142612                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                3166100                       # number of replacements
system.cpu.icache.tagsinuse                509.924640                       # Cycle average of tags in use
system.cpu.icache.total_refs               1257532715                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                3166610                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 397.122701                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     509.924640                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.995947                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995947                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst   1257532715                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1257532715                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1257532715                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1257532715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1257532715                       # number of overall hits
system.cpu.icache.overall_hits::total      1257532715                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3166610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3166610                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3166610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3166610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3166610                       # number of overall misses
system.cpu.icache.overall_misses::total       3166610                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst   1260699325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1260699325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1260699325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1260699325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1260699325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1260699325                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002512                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002512                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                5570512                       # number of replacements
system.cpu.dcache.tagsinuse               1023.961297                       # Cycle average of tags in use
system.cpu.dcache.total_refs                307929059                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                5571536                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  55.268253                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               82497500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.961297                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    199695081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       199695081                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    108233978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      108233978                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     307929059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        307929059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    307929059                       # number of overall hits
system.cpu.dcache.overall_hits::total       307929059                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5206401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5206401                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       365135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       365135                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5571536                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5571536                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5571536                       # number of overall misses
system.cpu.dcache.overall_misses::total       5571536                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data    204901482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204901482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    108599113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    108599113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    313500595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    313500595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    313500595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    313500595                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025409                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017772                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1345839                       # number of writebacks
system.cpu.dcache.writebacks::total           1345839                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
