CPU with L1 separate I-cache and D-cache, then unified L2/L3