Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.66 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.67 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: hd_gen_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hd_gen_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hd_gen_module"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : hd_gen_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hd_gen_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : No
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/HD_GEN_MODULE is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/HD_Gen_Module.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd
WARNING:HDLParsers:3215 - Unit work/HD_GEN_MODULE/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/HD_Gen_Module.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd
WARNING:HDLParsers:3215 - Unit work/ROCKET_IO_TOP is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/rocket_io_top.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocket_io_top.vhd
WARNING:HDLParsers:3215 - Unit work/ROCKET_IO_TOP/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/rocket_io_top.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocket_io_top.vhd
WARNING:HDLParsers:3215 - Unit work/ROCKETIO is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/rocketio.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocketio.vhd
WARNING:HDLParsers:3215 - Unit work/ROCKETIO/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/rocketio.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocketio.vhd
WARNING:HDLParsers:3215 - Unit work/HD_GEN_CHANNEL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/HD_Gen_Channel.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd
WARNING:HDLParsers:3215 - Unit work/HD_GEN_CHANNEL/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/HD_Gen_Channel.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd
WARNING:HDLParsers:3215 - Unit work/PARALLEL_TO_PC_BACKEND is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/parallel_to_pc_backend.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/parallel_to_pc_backend.vhd
WARNING:HDLParsers:3215 - Unit work/PARALLEL_TO_PC_BACKEND/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/parallel_to_pc_backend.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/parallel_to_pc_backend.vhd
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/os_controller_v2.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/os_controller_v2.vhd
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/os_controller_v2.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/os_controller_v2.vhd
WARNING:HDLParsers:3215 - Unit work/VIDEO_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/video_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/video_generator.vhd
WARNING:HDLParsers:3215 - Unit work/VIDEO_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/video_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/video_generator.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd
WARNING:HDLParsers:3215 - Unit work/SINU_DATA is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/sinu_data.VHD, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/sinu_data.VHD
WARNING:HDLParsers:3215 - Unit work/SINU_DATA is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/sinu_data.VHD, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/sinu_data.VHD
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_even_parity_bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_even_parity_bit.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_even_parity_bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_even_parity_bit.vhd
WARNING:HDLParsers:3215 - Unit work/SCRAM20_TOP is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/scram20_top.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20_top.vhd
WARNING:HDLParsers:3215 - Unit work/SCRAM20_TOP/BEHAVIOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/scram20_top.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20_top.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_REVERSE_BIT_ORDER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_reverse_bit_order.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_reverse_bit_order.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_REVERSE_BIT_ORDER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_reverse_bit_order.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_reverse_bit_order.vhd
WARNING:HDLParsers:3215 - Unit work/SCRAM20 is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/scram20.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20.vhd
WARNING:HDLParsers:3215 - Unit work/SCRAM20/ARCHSCRAM is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/scram20.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20.vhd
WARNING:HDLParsers:3215 - Unit work/PAYLOAD_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/payload_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/payload_generator.vhd
WARNING:HDLParsers:3215 - Unit work/PAYLOAD_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/payload_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/payload_generator.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_ANCILLARY_DATA is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_ancillary_data.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_ancillary_data.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_ANCILLARY_DATA is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pack_ancillary_data.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_ancillary_data.vhd
WARNING:HDLParsers:3215 - Unit work/SYSTEM_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/system_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_generator.vhd
WARNING:HDLParsers:3215 - Unit work/SYSTEM_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/system_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_generator.vhd
WARNING:HDLParsers:3215 - Unit work/CRC_INSERTER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/crc_inserter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/crc_inserter.vhd
WARNING:HDLParsers:3215 - Unit work/CRC_INSERTER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/crc_inserter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/crc_inserter.vhd
WARNING:HDLParsers:3215 - Unit work/SYSTEM_PARAMETERS is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/system_parameters.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_parameters.vhd
WARNING:HDLParsers:3215 - Unit work/SYSTEM_PARAMETERS/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/system_parameters.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_parameters.vhd
WARNING:HDLParsers:3215 - Unit work/CHECKFIELD_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/checkfield_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/checkfield_generator.vhd
WARNING:HDLParsers:3215 - Unit work/CHECKFIELD_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/checkfield_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/checkfield_generator.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_CHROMA_FIR_12BIT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_chroma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_chroma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_CHROMA_FIR_12BIT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_chroma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_chroma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/CHROMA_FIR_12BIT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/chroma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/CHROMA_FIR_12BIT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/chroma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_FIR_12BIT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_FIR_12BIT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_fir_12bit.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd
WARNING:HDLParsers:3215 - Unit work/LINE_CONTROLLER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/line_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/line_controller.vhd
WARNING:HDLParsers:3215 - Unit work/LINE_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/line_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/line_controller.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_RAMP_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_ramp_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_ramp_generator.vhd
WARNING:HDLParsers:3215 - Unit work/LUMA_RAMP_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/luma_ramp_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_ramp_generator.vhd
WARNING:HDLParsers:3215 - Unit work/COLOR_LUT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/color_lut.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_lut.vhd
WARNING:HDLParsers:3215 - Unit work/COLOR_LUT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/color_lut.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_lut.vhd
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_rom.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3215 - Unit work/GRID_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/grid_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/grid_generator.vhd
WARNING:HDLParsers:3215 - Unit work/GRID_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/grid_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/grid_generator.vhd
WARNING:HDLParsers:3215 - Unit work/TEXT_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/text_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/text_generator.vhd
WARNING:HDLParsers:3215 - Unit work/TEXT_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/text_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/text_generator.vhd
WARNING:HDLParsers:3215 - Unit work/PLUGE_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pluge_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pluge_generator.vhd
WARNING:HDLParsers:3215 - Unit work/PLUGE_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/pluge_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pluge_generator.vhd
WARNING:HDLParsers:3215 - Unit work/WINDOW_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/window_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/window_generator.vhd
WARNING:HDLParsers:3215 - Unit work/WINDOW_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/window_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/window_generator.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLICK_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_click_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_click_generator.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLICK_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_click_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_click_generator.vhd
WARNING:HDLParsers:3215 - Unit work/CLAPBOARD_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/clapboard_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clapboard_generator.vhd
WARNING:HDLParsers:3215 - Unit work/CLAPBOARD_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/clapboard_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clapboard_generator.vhd
WARNING:HDLParsers:3215 - Unit work/COLORBAR_GENERATOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/colorbar_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/colorbar_generator.vhd
WARNING:HDLParsers:3215 - Unit work/COLORBAR_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/colorbar_generator.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/colorbar_generator.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_LUT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_lut.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_lut.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_LUT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/audio_lut.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_lut.vhd
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/sine_rom.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3215 - Unit work/CHANNEL_CONTROLLER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/channel_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/channel_controller.vhd
WARNING:HDLParsers:3215 - Unit work/CHANNEL_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/channel_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/channel_controller.vhd
WARNING:HDLParsers:3215 - Unit work/FRAME_SYNC_DELAY is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/frame_sync_delay.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/frame_sync_delay.vhd
WARNING:HDLParsers:3215 - Unit work/FRAME_SYNC_DELAY/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/frame_sync_delay.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/frame_sync_delay.vhd
WARNING:HDLParsers:3215 - Unit work/SERIAL_INTERFACE is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/serial_interface.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd
WARNING:HDLParsers:3215 - Unit work/SERIAL_INTERFACE/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/serial_interface.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/text_ram.vhd. Ignore this file from project file "hd_gen_module_vhdl.prj".
WARNING:HDLParsers:3215 - Unit work/ERROR_CONTROLLER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/error_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/error_controller.vhd
WARNING:HDLParsers:3215 - Unit work/ERROR_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/error_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/error_controller.vhd
WARNING:HDLParsers:3215 - Unit work/MASTER_RESET_DELAY is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/master_reset_delay.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/master_reset_delay.vhd
WARNING:HDLParsers:3215 - Unit work/MASTER_RESET_DELAY/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/master_reset_delay.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/master_reset_delay.vhd
WARNING:HDLParsers:3215 - Unit work/CLOCK_GENLOCK_CONTROLLER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/clock_genlock_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd
WARNING:HDLParsers:3215 - Unit work/CLOCK_GENLOCK_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/clock_genlock_controller.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_REGEN_27_TO_148 is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_regen_27_to_148.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_27_to_148.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_REGEN_27_TO_148/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_regen_27_to_148.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_27_to_148.vhd
WARNING:HDLParsers:3215 - Unit work/PERIOD_DUAL_COUNT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/period_dual_count.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/period_dual_count.vhd
WARNING:HDLParsers:3215 - Unit work/PERIOD_DUAL_COUNT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/period_dual_count.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/period_dual_count.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_SD_DAC is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_sd_dac.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_sd_dac.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_SD_DAC/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_sd_dac.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_sd_dac.vhd
WARNING:HDLParsers:3215 - Unit work/AD5660_SERIAL_OUT is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/ad5660_serial_out.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/ad5660_serial_out.vhd
WARNING:HDLParsers:3215 - Unit work/AD5660_SERIAL_OUT/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/ad5660_serial_out.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/ad5660_serial_out.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_LOOPFILTER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_loopfilter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_loopfilter.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_LOOPFILTER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_loopfilter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_loopfilter.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_PHASE_DETECTOR is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_phase_detector.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_phase_detector.vhd
WARNING:HDLParsers:3215 - Unit work/DIGITAL_PLL_PHASE_DETECTOR/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/digital_pll_phase_detector.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_phase_detector.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_REGEN_148 is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_regen_148.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_148.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_REGEN_148/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_regen_148.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_148.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_COUNTER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_counter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_COUNTER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/genlock_counter.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd
WARNING:HDLParsers:3215 - Unit work/GLITCH_REMOVER is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/glitch_remover.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/glitch_remover.vhd
WARNING:HDLParsers:3215 - Unit work/GLITCH_REMOVER/BEHAVIORAL is now defined in a different file: was F:/PT8613/VHDL/PT8612 (zero_timing.1.3)/glitch_remover.vhd, now is F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/glitch_remover.vhd
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/sinu_data.VHD" in Library work.
Architecture sinu_data of Entity sinu_data is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pack_ancillary_data.vhd" in Library work.
Architecture pack_ancillary_data of Entity pack_ancillary_data is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_lut.vhd" in Library work.
Architecture behavioral of Entity audio_lut is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/colorbar_generator.vhd" in Library work.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clapboard_generator.vhd" in Library work.
Architecture behavioral of Entity clapboard_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_click_generator.vhd" in Library work.
Architecture behavioral of Entity audio_click_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/window_generator.vhd" in Library work.
Architecture behavioral of Entity window_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pluge_generator.vhd" in Library work.
Architecture behavioral of Entity pluge_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/text_generator.vhd" in Library work.
Architecture behavioral of Entity text_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/grid_generator.vhd" in Library work.
Architecture behavioral of Entity grid_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_lut.vhd" in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_ramp_generator.vhd" in Library work.
Architecture behavioral of Entity luma_ramp_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/line_controller.vhd" in Library work.
Architecture behavioral of Entity line_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/payload_generator.vhd" in Library work.
Architecture behavioral of Entity payload_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" in Library work.
Architecture behavioral of Entity audio_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_phase_detector.vhd" in Library work.
Architecture behavioral of Entity digital_pll_phase_detector is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_loopfilter.vhd" in Library work.
Architecture behavioral of Entity digital_pll_loopfilter is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/ad5660_serial_out.vhd" in Library work.
Architecture behavioral of Entity ad5660_serial_out is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_sd_dac.vhd" in Library work.
Architecture behavioral of Entity digital_pll_sd_dac is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/video_generator.vhd" in Library work.
Architecture behavioral of Entity video_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/parallel_to_pc_backend.vhd" in Library work.
Architecture behavioral of Entity parallel_to_pc_backend is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd" in Library work.
Architecture behavioral of Entity genlock_counter is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_148.vhd" in Library work.
Architecture behavioral of Entity genlock_regen_148 is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll.vhd" in Library work.
Architecture behavioral of Entity digital_pll is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_27_to_148.vhd" in Library work.
Architecture behavioral of Entity genlock_regen_27_to_148 is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd" in Library work.
WARNING:HDLParsers:1406 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd" Line 363. No sensitivity list and no wait in the process
Architecture behavioral of Entity clock_genlock_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/master_reset_delay.vhd" in Library work.
Entity <master_reset_delay> compiled.
Entity <master_reset_delay> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/error_controller.vhd" in Library work.
Architecture behavioral of Entity error_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
WARNING:HDLParsers:1406 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" Line 852. No sensitivity list and no wait in the process
WARNING:HDLParsers:1406 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" Line 982. No sensitivity list and no wait in the process
WARNING:HDLParsers:1406 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" Line 1022. No sensitivity list and no wait in the process
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 637: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 646: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 655: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 662: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 669: Generating a Black Box for component <BUFG>.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 852: The following signals are missing in the process sensitivity list:
   mgt_1_fifo_err, mgt_2_fifo_err, mgt_3_fifo_err, mgt_4_fifo_err, ch_1_mgt_power_down, ch_2_mgt_power_down, ch_3_mgt_power_down, ch_4_mgt_power_down, ch_1_mgt_sync_reset, ch_2_mgt_sync_reset, ch_3_mgt_sync_reset, ch_4_mgt_sync_reset, ch_1_mgt_use_clk2, ch_2_mgt_use_clk2, ch_3_mgt_use_clk2, ch_4_mgt_use_clk2, ch_1_mgt_par_data_a, ch_2_mgt_par_data_a, ch_3_mgt_par_data_a, ch_4_mgt_par_data_a, ch_1_mgt_data_clk, ch_2_mgt_data_clk, ch_3_mgt_data_clk, ch_4_mgt_data_clk, sd_zhd_1, sd_zhd_2, sd_zhd_3, sd_zhd_4.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd" line 982: The following signals are missing in the process sensitivity list:
   dac_sclk_1, dac_dout_1, dac_zsync_1, dac_sclk_2, dac_dout_2, dac_zsync_2, clock_debug, warning_clock.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing generic Entity <clock_genlock_controller> (Architecture <behavioral>).
	use_vcxo_zics = <u>0
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd" line 363: The following signals are missing in the process sensitivity list:
   sec_27_to_1485_warning, genlock_f4m_warning, genlock_f8g_warning, sec_27_to_1485_error, genlock_f4m_error, genlock_f8g_error, ics_secm_tick_1484, ics_sec_tick_1485, ics_secm_tick_1485.
Entity <clock_genlock_controller> analyzed. Unit <clock_genlock_controller> generated.

Analyzing generic Entity <genlock_counter> (Architecture <behavioral>).
	pll_per = 91
	half_frame_per = 4950
	sync_per = 2
	fps_25_z30 = <u>0
	ref_step_debug = <u>0
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd" line 469: The following signals are missing in the process sensitivity list:
   sec_count, frame_tick.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd" line 612: The following signals are missing in the process sensitivity list:
   last_frame_in_sec.
Entity <genlock_counter> analyzed. Unit <genlock_counter> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.

Analyzing generic Entity <genlock_regen_148> (Architecture <behavioral>).
	tick_per = 10
	pll_per_div_tick_per = 50
	tick_count_at_tick = 3
	pll_count_at_tick = 29
	tick_count_dec_falling = 0
	pll_count_dec_falling = 50
Entity <genlock_regen_148> analyzed. Unit <genlock_regen_148> generated.

Analyzing generic Entity <digital_pll> (Architecture <behavioral>).
	vcxo_div_per = 500
Entity <digital_pll> analyzed. Unit <digital_pll> generated.

Analyzing generic Entity <digital_pll_phase_detector> (Architecture <behavioral>).
	vcxo_div_per = 500
Entity <digital_pll_phase_detector> analyzed. Unit <digital_pll_phase_detector> generated.

Analyzing Entity <digital_pll_loopfilter> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_loopfilter.vhd" line 72: The following signals are missing in the process sensitivity list:
   phase_sign_vector, phase_i<9>, phase_i<8>, phase_i<7>, phase_i<6>, phase_i<5>, phase_i<4>, phase_i<3>, phase_i<2>, phase_i<1>, phase_i<0>.
Entity <digital_pll_loopfilter> analyzed. Unit <digital_pll_loopfilter> generated.

Analyzing Entity <ad5660_serial_out> (Architecture <behavioral>).
Entity <ad5660_serial_out> analyzed. Unit <ad5660_serial_out> generated.

Analyzing Entity <digital_pll_sd_dac> (Architecture <behavioral>).
Entity <digital_pll_sd_dac> analyzed. Unit <digital_pll_sd_dac> generated.

Analyzing generic Entity <genlock_regen_27_to_148> (Architecture <behavioral>).
	count_val1 = 13500
	count_val2 = 11000
	bits1 = 14
	bits2 = 14
Entity <genlock_regen_27_to_148> analyzed. Unit <genlock_regen_27_to_148> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 13500
	count_val2 = 11000
	bits1 = 14
	bits2 = 14
	tick_val1 = 52
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <genlock_counter.3> (Architecture <behavioral>).
	pll_per = 90
	half_frame_per = 6000
	sync_per = 4
	fps_25_z30 = <u>1
	ref_step_debug = <u>0
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd" line 469: The following signals are missing in the process sensitivity list:
   sec_count, frame_tick.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd" line 612: The following signals are missing in the process sensitivity list:
   last_frame_in_sec.
Entity <genlock_counter.3> analyzed. Unit <genlock_counter.3> generated.

Analyzing generic Entity <genlock_regen_148.4> (Architecture <behavioral>).
	tick_per = 11
	pll_per_div_tick_per = 45
	tick_count_at_tick = 5
	pll_count_at_tick = 22
	tick_count_dec_falling = 1
	pll_count_dec_falling = 41
Entity <genlock_regen_148.4> analyzed. Unit <genlock_regen_148.4> generated.

Analyzing generic Entity <digital_pll.5> (Architecture <behavioral>).
	vcxo_div_per = 495
Entity <digital_pll.5> analyzed. Unit <digital_pll.5> generated.

Analyzing generic Entity <digital_pll_phase_detector.7> (Architecture <behavioral>).
	vcxo_div_per = 495
Entity <digital_pll_phase_detector.7> analyzed. Unit <digital_pll_phase_detector.7> generated.

Analyzing generic Entity <genlock_regen_27_to_148.6> (Architecture <behavioral>).
	count_val1 = 13500
	count_val2 = 11011
	bits1 = 14
	bits2 = 14
Entity <genlock_regen_27_to_148.6> analyzed. Unit <genlock_regen_27_to_148.6> generated.

Analyzing generic Entity <period_dual_count.8> (Architecture <behavioral>).
	count_val1 = 13500
	count_val2 = 11011
	bits1 = 14
	bits2 = 14
	tick_val1 = 52
	tick_val2 = 1
Entity <period_dual_count.8> analyzed. Unit <period_dual_count.8> generated.

Analyzing generic Entity <master_reset_delay> (Architecture <behavioral>).
	sticky_led = <u>0011
INFO:Xst:1304 - Contents of register <led_count<0>> in unit <master_reset_delay> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <led_count<1>> in unit <master_reset_delay> never changes during circuit operation. The register is replaced by logic.
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing Entity <error_controller> (Architecture <behavioral>).
Entity <error_controller> analyzed. Unit <error_controller> generated.

Analyzing generic Entity <serial_interface> (Architecture <behavioral>).
	channel_id = 0
	use_8612_z8613_mapping = <u>1
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" line 164: Generating a Black Box for component <text_ram>.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing generic Entity <HD_Gen_Channel> (Architecture <behavioral>).
	channel_id = 1
	pc_enable_mode = <u>0
	bypass_scrambler = <u>0
	timing_dummy_data = <u>0
	use_zero_timing = <u>1
	use_8612_z8613_mapping = <u>1
	use_bit_toggle = <u>0
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_frame_o> in unit <channel_controller>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_o> in unit <os_controller>.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing generic Entity <serial_interface.9> (Architecture <behavioral>).
	channel_id = 1
	use_8612_z8613_mapping = <u>1
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" line 164: Generating a Black Box for component <text_ram>.
Entity <serial_interface.9> analyzed. Unit <serial_interface.9> generated.

Analyzing generic Entity <channel_controller> (Architecture <behavioral>).
	pc_enable_mode = <u>0
	use_zero_timing = <u>1
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_frame_o> in unit <channel_controller>.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing generic Entity <video_generator> (Architecture <behavioral>).
	bypass_scrambler = <u>0
	timing_dummy_data = <u>0
Entity <video_generator> analyzed. Unit <video_generator> generated.

Analyzing Entity <audio_lut> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_lut.vhd" line 47: Generating a Black Box for component <sine_rom>.
Entity <audio_lut> analyzed. Unit <audio_lut> generated.

Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.

Analyzing Entity <clapboard_generator> (Architecture <behavioral>).
Entity <clapboard_generator> analyzed. Unit <clapboard_generator> generated.

Analyzing Entity <audio_click_generator> (Architecture <behavioral>).
Entity <audio_click_generator> analyzed. Unit <audio_click_generator> generated.

Analyzing Entity <window_generator> (Architecture <behavioral>).
Entity <window_generator> analyzed. Unit <window_generator> generated.

Analyzing Entity <pluge_generator> (Architecture <behavioral>).
Entity <pluge_generator> analyzed. Unit <pluge_generator> generated.

Analyzing Entity <text_generator> (Architecture <behavioral>).
Entity <text_generator> analyzed. Unit <text_generator> generated.

Analyzing Entity <grid_generator> (Architecture <behavioral>).
Entity <grid_generator> analyzed. Unit <grid_generator> generated.

Analyzing Entity <color_lut> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_lut.vhd" line 106: Generating a Black Box for component <color_rom>.
Entity <color_lut> analyzed. Unit <color_lut> generated.

Analyzing Entity <luma_ramp_generator> (Architecture <behavioral>).
Entity <luma_ramp_generator> analyzed. Unit <luma_ramp_generator> generated.

Analyzing Entity <line_controller> (Architecture <behavioral>).
Entity <line_controller> analyzed. Unit <line_controller> generated.

Analyzing Entity <luma_chroma_fir_12bit> (Architecture <behavioral>).
Entity <luma_chroma_fir_12bit> analyzed. Unit <luma_chroma_fir_12bit> generated.

Analyzing Entity <luma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd" line 106: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd" line 118: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd" line 130: Generating a Black Box for component <MULT18X18>.
Entity <luma_fir_12bit> analyzed. Unit <luma_fir_12bit> generated.

Analyzing Entity <chroma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 199: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 211: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 223: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 235: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 246: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 324: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 336: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd" line 347: Generating a Black Box for component <MULT18X18>.
Entity <chroma_fir_12bit> analyzed. Unit <chroma_fir_12bit> generated.

Analyzing Entity <checkfield_generator> (Architecture <behavioral>).
Entity <checkfield_generator> analyzed. Unit <checkfield_generator> generated.

Analyzing Entity <system_generator> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <anc_space_advanced1> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<9>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
Entity <system_generator> analyzed. Unit <system_generator> generated.

Analyzing Entity <system_parameters> (Architecture <behavioral>).
Entity <system_parameters> analyzed. Unit <system_parameters> generated.

Analyzing Entity <crc_inserter> (Architecture <behavioral>).
Entity <crc_inserter> analyzed. Unit <crc_inserter> generated.

Analyzing Entity <payload_generator> (Architecture <behavioral>).
Entity <payload_generator> analyzed. Unit <payload_generator> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <audio_generator> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" line 697: The following signals are missing in the process sensitivity list:
   system_max_per_line.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" line 981: The following signals are missing in the process sensitivity list:
   sd_hd.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" line 1086: The following signals are missing in the process sensitivity list:
   sync_z, control_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5, sd_hd.
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" line 1299: The following signals are missing in the process sensitivity list:
   sd_group, switch_point, sample_per_line, sd_hd.
INFO:Xst:1304 - Contents of register <$n0211> in unit <audio_generator> never changes during circuit operation. The register is replaced by logic.
Entity <audio_generator> analyzed. Unit <audio_generator> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_o> in unit <os_controller>.
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <parallel_to_pc_backend> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/parallel_to_pc_backend.vhd" line 108: The following signals are missing in the process sensitivity list:
   data_a_i<9>, data_a_i<8>, data_a_i<7>, data_a_i<6>, data_a_i<5>, data_a_i<4>, data_a_i<3>, data_a_i<2>, data_a_i<1>, data_a_i<0>, data_a_i<19>, data_a_i<18>, data_a_i<17>, data_a_i<16>, data_a_i<15>, data_a_i<14>, data_a_i<13>, data_a_i<12>, data_a_i<11>, data_a_i<10>, data_b_i<9>, data_b_i<8>, data_b_i<7>, data_b_i<6>, data_b_i<5>, data_b_i<4>, data_b_i<3>, data_b_i<2>, data_b_i<1>, data_b_i<0>, data_b_i<19>, data_b_i<18>, data_b_i<17>, data_b_i<16>, data_b_i<15>, data_b_i<14>, data_b_i<13>, data_b_i<12>, data_b_i<11>, data_b_i<10>.
Entity <parallel_to_pc_backend> analyzed. Unit <parallel_to_pc_backend> generated.

Analyzing generic Entity <HD_Gen_Channel.0> (Architecture <behavioral>).
	channel_id = 2
	pc_enable_mode = <u>0
	bypass_scrambler = <u>0
	timing_dummy_data = <u>0
	use_zero_timing = <u>1
	use_8612_z8613_mapping = <u>1
	use_bit_toggle = <u>0
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_frame_o> in unit <channel_controller>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_o> in unit <os_controller>.
Entity <HD_Gen_Channel.0> analyzed. Unit <HD_Gen_Channel.0> generated.

Analyzing generic Entity <serial_interface.10> (Architecture <behavioral>).
	channel_id = 2
	use_8612_z8613_mapping = <u>1
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" line 164: Generating a Black Box for component <text_ram>.
Entity <serial_interface.10> analyzed. Unit <serial_interface.10> generated.

Analyzing generic Entity <HD_Gen_Channel.1> (Architecture <behavioral>).
	channel_id = 3
	pc_enable_mode = <u>0
	bypass_scrambler = <u>0
	timing_dummy_data = <u>0
	use_zero_timing = <u>1
	use_8612_z8613_mapping = <u>1
	use_bit_toggle = <u>0
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_frame_o> in unit <channel_controller>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_o> in unit <os_controller>.
Entity <HD_Gen_Channel.1> analyzed. Unit <HD_Gen_Channel.1> generated.

Analyzing generic Entity <serial_interface.11> (Architecture <behavioral>).
	channel_id = 3
	use_8612_z8613_mapping = <u>1
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" line 164: Generating a Black Box for component <text_ram>.
Entity <serial_interface.11> analyzed. Unit <serial_interface.11> generated.

Analyzing generic Entity <HD_Gen_Channel.2> (Architecture <behavioral>).
	channel_id = 4
	pc_enable_mode = <u>0
	bypass_scrambler = <u>1
	timing_dummy_data = <u>1
	use_zero_timing = <u>1
	use_8612_z8613_mapping = <u>1
	use_bit_toggle = <u>0
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <sync_reset_frame_o> in unit <channel_controller>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_o> in unit <os_controller>.
Entity <HD_Gen_Channel.2> analyzed. Unit <HD_Gen_Channel.2> generated.

Analyzing generic Entity <serial_interface.12> (Architecture <behavioral>).
	channel_id = 4
	use_8612_z8613_mapping = <u>1
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd" line 164: Generating a Black Box for component <text_ram>.
Entity <serial_interface.12> analyzed. Unit <serial_interface.12> generated.

Analyzing generic Entity <video_generator.13> (Architecture <behavioral>).
	bypass_scrambler = <u>1
	timing_dummy_data = <u>1
Entity <video_generator.13> analyzed. Unit <video_generator.13> generated.

Analyzing Entity <rocket_io_top> (Architecture <behavioral>).
Entity <rocket_io_top> analyzed. Unit <rocket_io_top> generated.

Analyzing Entity <rocketio> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocketio.vhd" line 187: Generating a Black Box for component <GT_CUSTOM>.
Entity <rocketio> analyzed. Unit <rocketio> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rocketio>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocketio.vhd".
Unit <rocketio> synthesized.


Synthesizing Unit <video_generator_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/video_generator.vhd".
WARNING:Xst:1780 - Signal <os_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <os_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <luma_av_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_tick> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_a> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_b> is never used or assigned.
WARNING:Xst:1780 - Signal <y_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <scramb_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <scramb_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <cb_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_count> is never used or assigned.
WARNING:Xst:1780 - Signal <noise_1> is never used or assigned.
WARNING:Xst:1780 - Signal <noise_2> is never used or assigned.
WARNING:Xst:1780 - Signal <h_state_cbar> is never used or assigned.
WARNING:Xst:1780 - Signal <chroma_a> is never used or assigned.
WARNING:Xst:1780 - Signal <chroma_b> is never used or assigned.
WARNING:Xst:1780 - Signal <cr_debug> is never used or assigned.
    Using one-hot encoding for signal <spl_index>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 3-bit 8-to-1 multiplexer for signal <$n0022> created at line 716.
    Found 12-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 12-bit register for signal <cb_av_unfilt>.
    Found 5-bit register for signal <color_level>.
    Found 3-bit register for signal <color_presence>.
    Found 12-bit register for signal <cr_av_unfilt>.
    Found 16-bit register for signal <pattern>.
    Found 12-bit register for signal <y_av_unfilt>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <video_generator_0> synthesized.


Synthesizing Unit <serial_interface_3>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd".
WARNING:Xst:1780 - Signal <click_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sck_falling_tick_advanced> is never used or assigned.
    Found 8-bit register for signal <audio_level_index_o>.
    Found 16-bit register for signal <bmp_h_position_o>.
    Found 1-bit register for signal <bmp_on_zoff_o>.
    Found 8-bit register for signal <frame_count_30_o>.
    Found 8-bit register for signal <frame_count_25_o>.
    Found 24-bit register for signal <timing_o>.
    Found 12-bit register for signal <click_timing_o>.
    Found 8-bit register for signal <bmp_scale_o>.
    Found 8-bit register for signal <bmp_h_size_o>.
    Found 16-bit register for signal <bmp_v_position_o>.
    Found 12-bit register for signal <system_o>.
    Found 8-bit register for signal <bmp_v_size_o>.
    Found 8-bit register for signal <bmp_movement_o>.
    Found 1-bit register for signal <new_frame_count_30_o>.
    Found 1-bit register for signal <new_frame_count_25_o>.
    Found 8-bit register for signal <audio_signal_index_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit register for signal <bmp_back_text_color_o>.
    Found 16-bit adder for signal <$n0053> created at line 266.
    Found 1-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 16-bit up counter for signal <adr_count>.
    Found 3-bit up counter for signal <bit_count>.
    Found 1-bit register for signal <byte_begin>.
    Found 1-bit register for signal <byte_done>.
    Found 4-bit register for signal <channel_sel>.
    Found 8-bit register for signal <error_clock_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_channel>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_error_clock>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_non_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_warning_clock>.
    Found 8-bit register for signal <miso_register>.
    Found 23-bit register for signal <mosi_del_line<23:1>>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_falling_tick>.
    Found 1-bit register for signal <sck_rising_tick>.
    Found 2-bit register for signal <set_frame_count>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <status_channel_sticky>.
    Found 9-bit register for signal <text_ram_addr>.
    Found 1-bit register for signal <text_ram_write>.
    Found 8-bit register for signal <warning_clock_sticky>.
    Summary:
	inferred   2 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <serial_interface_3> synthesized.


Synthesizing Unit <serial_interface_2>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd".
WARNING:Xst:1780 - Signal <click_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sck_falling_tick_advanced> is never used or assigned.
    Found 8-bit register for signal <audio_level_index_o>.
    Found 16-bit register for signal <bmp_h_position_o>.
    Found 1-bit register for signal <bmp_on_zoff_o>.
    Found 8-bit register for signal <frame_count_30_o>.
    Found 8-bit register for signal <frame_count_25_o>.
    Found 24-bit register for signal <timing_o>.
    Found 12-bit register for signal <click_timing_o>.
    Found 8-bit register for signal <bmp_scale_o>.
    Found 8-bit register for signal <bmp_h_size_o>.
    Found 16-bit register for signal <bmp_v_position_o>.
    Found 12-bit register for signal <system_o>.
    Found 8-bit register for signal <bmp_v_size_o>.
    Found 8-bit register for signal <bmp_movement_o>.
    Found 1-bit register for signal <new_frame_count_30_o>.
    Found 1-bit register for signal <new_frame_count_25_o>.
    Found 8-bit register for signal <audio_signal_index_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit register for signal <bmp_back_text_color_o>.
    Found 16-bit adder for signal <$n0053> created at line 266.
    Found 1-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 16-bit up counter for signal <adr_count>.
    Found 3-bit up counter for signal <bit_count>.
    Found 1-bit register for signal <byte_begin>.
    Found 1-bit register for signal <byte_done>.
    Found 4-bit register for signal <channel_sel>.
    Found 8-bit register for signal <error_clock_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_channel>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_error_clock>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_non_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_warning_clock>.
    Found 8-bit register for signal <miso_register>.
    Found 23-bit register for signal <mosi_del_line<23:1>>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_falling_tick>.
    Found 1-bit register for signal <sck_rising_tick>.
    Found 2-bit register for signal <set_frame_count>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <status_channel_sticky>.
    Found 9-bit register for signal <text_ram_addr>.
    Found 1-bit register for signal <text_ram_write>.
    Found 8-bit register for signal <warning_clock_sticky>.
    Summary:
	inferred   2 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <serial_interface_2> synthesized.


Synthesizing Unit <serial_interface_1>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd".
WARNING:Xst:1780 - Signal <click_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sck_falling_tick_advanced> is never used or assigned.
    Found 8-bit register for signal <audio_level_index_o>.
    Found 16-bit register for signal <bmp_h_position_o>.
    Found 1-bit register for signal <bmp_on_zoff_o>.
    Found 8-bit register for signal <frame_count_30_o>.
    Found 8-bit register for signal <frame_count_25_o>.
    Found 24-bit register for signal <timing_o>.
    Found 12-bit register for signal <click_timing_o>.
    Found 8-bit register for signal <bmp_scale_o>.
    Found 8-bit register for signal <bmp_h_size_o>.
    Found 16-bit register for signal <bmp_v_position_o>.
    Found 12-bit register for signal <system_o>.
    Found 8-bit register for signal <bmp_v_size_o>.
    Found 8-bit register for signal <bmp_movement_o>.
    Found 1-bit register for signal <new_frame_count_30_o>.
    Found 1-bit register for signal <new_frame_count_25_o>.
    Found 8-bit register for signal <audio_signal_index_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit register for signal <bmp_back_text_color_o>.
    Found 16-bit adder for signal <$n0053> created at line 266.
    Found 1-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 16-bit up counter for signal <adr_count>.
    Found 3-bit up counter for signal <bit_count>.
    Found 1-bit register for signal <byte_begin>.
    Found 1-bit register for signal <byte_done>.
    Found 4-bit register for signal <channel_sel>.
    Found 8-bit register for signal <error_clock_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_channel>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_error_clock>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_non_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_warning_clock>.
    Found 8-bit register for signal <miso_register>.
    Found 23-bit register for signal <mosi_del_line<23:1>>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_falling_tick>.
    Found 1-bit register for signal <sck_rising_tick>.
    Found 2-bit register for signal <set_frame_count>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <status_channel_sticky>.
    Found 9-bit register for signal <text_ram_addr>.
    Found 1-bit register for signal <text_ram_write>.
    Found 8-bit register for signal <warning_clock_sticky>.
    Summary:
	inferred   2 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <serial_interface_1> synthesized.


Synthesizing Unit <scram20>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 226.
    Found 1-bit xor2 for signal <$n0002> created at line 228.
    Found 1-bit xor2 for signal <$n0003> created at line 230.
    Found 1-bit xor2 for signal <$n0004> created at line 232.
    Found 1-bit xor2 for signal <$n0005> created at line 164.
    Found 1-bit xor6 for signal <$n0006> created at line 138.
    Found 1-bit xor5 for signal <$n0007> created at line 141.
    Found 1-bit xor5 for signal <$n0008> created at line 143.
    Found 1-bit xor5 for signal <$n0009> created at line 145.
    Found 1-bit xor5 for signal <$n0010> created at line 147.
    Found 1-bit xor4 for signal <$n0011> created at line 149.
    Found 1-bit xor3 for signal <$n0012> created at line 151.
    Found 1-bit xor3 for signal <$n0013> created at line 152.
    Found 1-bit xor4 for signal <$n0014> created at line 153.
    Found 1-bit xor2 for signal <$n0015> created at line 234.
    Found 1-bit xor2 for signal <$n0016> created at line 236.
    Found 1-bit xor2 for signal <$n0017> created at line 238.
    Found 1-bit xor2 for signal <$n0018> created at line 240.
    Found 1-bit xor2 for signal <$n0019> created at line 242.
    Found 1-bit xor2 for signal <$n0020> created at line 243.
    Found 1-bit xor2 for signal <$n0021> created at line 244.
    Found 1-bit xor2 for signal <$n0022> created at line 245.
    Found 1-bit xor4 for signal <$n0023> created at line 154.
    Found 1-bit xor2 for signal <$n0024> created at line 246.
    Found 1-bit xor3 for signal <$n0025> created at line 155.
    Found 1-bit xor2 for signal <$n0026> created at line 247.
    Found 1-bit xor3 for signal <$n0027> created at line 156.
    Found 1-bit xor3 for signal <$n0028> created at line 157.
    Found 1-bit xor2 for signal <$n0029> created at line 158.
    Found 1-bit xor3 for signal <$n0030> created at line 159.
    Found 1-bit xor2 for signal <$n0031> created at line 160.
    Found 1-bit xor2 for signal <$n0032> created at line 161.
    Found 1-bit xor2 for signal <$n0033> created at line 162.
    Found 1-bit xor2 for signal <$n0035> created at line 163.
    Found 1-bit xor2 for signal <$n0036> created at line 248.
    Found 1-bit xor2 for signal <$n0037> created at line 211.
    Found 1-bit xor2 for signal <$n0038> created at line 214.
    Found 1-bit xor2 for signal <$n0039> created at line 217.
    Found 1-bit xor2 for signal <$n0040> created at line 220.
    Found 1-bit xor16 for signal <$n0041> created at line 223.
    Found 1-bit xor2 for signal <$n0042> created at line 164.
    Found 1-bit xor2 for signal <$n0043> created at line 138.
    Found 1-bit xor2 for signal <$n0045> created at line 138.
    Found 1-bit xor2 for signal <$n0046> created at line 141.
    Found 1-bit xor2 for signal <$n0047> created at line 141.
    Found 1-bit xor2 for signal <$n0048> created at line 141.
    Found 1-bit xor2 for signal <$n0049> created at line 143.
    Found 1-bit xor2 for signal <$n0050> created at line 143.
    Found 1-bit xor2 for signal <$n0051> created at line 145.
    Found 1-bit xor2 for signal <$n0052> created at line 147.
    Found 1-bit xor2 for signal <$n0053> created at line 147.
    Found 1-bit xor2 for signal <$n0056> created at line 151.
    Found 1-bit xor2 for signal <$n0057> created at line 152.
    Found 1-bit xor2 for signal <$n0059> created at line 153.
    Found 1-bit xor2 for signal <$n0060> created at line 153.
    Found 1-bit xor2 for signal <$n0062> created at line 154.
    Found 20-bit register for signal <A>.
    Found 20-bit register for signal <B_delayed_1>.
    Found 20-bit register for signal <B_delayed_2>.
    Found 20-bit register for signal <B_delayed_3>.
    Found 1-bit register for signal <bypassl>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Summary:
	inferred 161 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


Synthesizing Unit <crc_inserter>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/crc_inserter.vhd".
    Found 1-bit register for signal <last_crc_o>.
    Found 10-bit register for signal <data_o>.
    Found 18-bit 4-to-1 multiplexer for signal <$n0006>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0009>.
    Found 1-bit xor2 for signal <$n0026> created at line 96.
    Found 1-bit xor2 for signal <$n0028> created at line 97.
    Found 1-bit xor2 for signal <$n0030> created at line 98.
    Found 1-bit xor2 for signal <$n0031> created at line 99.
    Found 1-bit xor2 for signal <$n0032> created at line 89.
    Found 1-bit xor2 for signal <$n0033> created at line 90.
    Found 1-bit register for signal <calc_crc_delayed_1>.
    Found 5-bit xor3 for signal <crc_reg_in<17:13>>.
    Found 5-bit xor3 for signal <crc_reg_in<12>>.
    Found 8-bit xor2 for signal <crc_reg_in<11:4>>.
    Found 8-bit xor2 for signal <crc_reg_in<3>>.
    Found 18-bit register for signal <crc_reg_out>.
    Found 2-bit register for signal <insert_crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   9 Xor(s).
Unit <crc_inserter> synthesized.


Synthesizing Unit <system_parameters>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_parameters.vhd".
    Using one-hot encoding for signal <spl_index>.
Unit <system_parameters> synthesized.


Synthesizing Unit <chroma_fir_12bit>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/chroma_fir_12bit.vhd".
    Register <reg5b> equivalent to <c_upper<8>> has been removed
    Found 4-bit shift register for signal <c_lower<4><11>>.
    Found 4-bit shift register for signal <c_lower<4><10>>.
    Found 4-bit shift register for signal <c_lower<4><9>>.
    Found 4-bit shift register for signal <c_lower<4><8>>.
    Found 4-bit shift register for signal <c_lower<4><7>>.
    Found 4-bit shift register for signal <c_lower<4><6>>.
    Found 4-bit shift register for signal <c_lower<4><5>>.
    Found 4-bit shift register for signal <c_lower<4><4>>.
    Found 4-bit shift register for signal <c_lower<4><3>>.
    Found 4-bit shift register for signal <c_lower<4><2>>.
    Found 4-bit shift register for signal <c_lower<4><1>>.
    Found 4-bit shift register for signal <c_lower<4><0>>.
    Found 3-bit shift register for signal <c_upper<6><11>>.
    Found 3-bit shift register for signal <c_upper<6><10>>.
    Found 3-bit shift register for signal <c_upper<6><9>>.
    Found 3-bit shift register for signal <c_upper<6><8>>.
    Found 3-bit shift register for signal <c_upper<6><7>>.
    Found 3-bit shift register for signal <c_upper<6><6>>.
    Found 3-bit shift register for signal <c_upper<6><5>>.
    Found 3-bit shift register for signal <c_upper<6><4>>.
    Found 3-bit shift register for signal <c_upper<6><3>>.
    Found 3-bit shift register for signal <c_upper<6><2>>.
    Found 3-bit shift register for signal <c_upper<6><1>>.
    Found 3-bit shift register for signal <c_upper<6><0>>.
    Found 10-bit register for signal <chroma_a_o>.
    Found 10-bit register for signal <chroma_b_o>.
    Found 2-bit 4-to-1 multiplexer for signal <cr_lsb_o>.
    Found 2-bit register for signal <cb_lsb_o>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0005>.
    Found 13-bit adder for signal <$n0006> created at line 182.
    Found 13-bit adder for signal <$n0007> created at line 183.
    Found 13-bit adder for signal <$n0008> created at line 184.
    Found 13-bit adder for signal <$n0009> created at line 309.
    Found 13-bit adder for signal <$n0010> created at line 185.
    Found 13-bit adder for signal <$n0011> created at line 310.
    Found 24-bit adder for signal <$n0016> created at line 379.
    Found 48-bit register for signal <c_lower<5:8>>.
    Found 36-bit register for signal <c_upper<1:3>>.
    Found 24-bit register for signal <c_upper<7:8>>.
    Found 12-bit register for signal <cr_delayed_1>.
    Found 2-bit register for signal <lsb_b>.
    Found 19-bit register for signal <reg11a>.
    Found 21-bit register for signal <reg12a>.
    Found 22-bit register for signal <reg13a>.
    Found 22-bit register for signal <reg13b>.
    Found 23-bit register for signal <reg14a>.
    Found 23-bit register for signal <reg14b>.
    Found 23-bit register for signal <reg15a>.
    Found 23-bit register for signal <reg15b>.
    Found 13-bit register for signal <reg1a>.
    Found 13-bit register for signal <reg2a>.
    Found 13-bit register for signal <reg3a>.
    Found 13-bit register for signal <reg3b>.
    Found 13-bit register for signal <reg4a>.
    Found 13-bit register for signal <reg4b>.
    Found 12-bit register for signal <reg5a>.
    Found 19-bit register for signal <reg6a>.
    Found 21-bit register for signal <reg7a>.
    Found 23-bit register for signal <reg8a>.
    Found 23-bit register for signal <reg8b>.
    Found 24-bit register for signal <reg9a>.
    Found 24-bit register for signal <reg9b>.
    Found 24-bit adder for signal <sum10a>.
    Found 19-bit adder for signal <sum6a>.
    Found 21-bit adder for signal <sum7a>.
    Found 23-bit adder for signal <sum8a>.
    Found 23-bit adder for signal <sum8b>.
    Found 24-bit adder for signal <sum9a>.
    Found 24-bit adder for signal <sum9b>.
    Summary:
	inferred 544 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred  24 Shift register(s).
Unit <chroma_fir_12bit> synthesized.


Synthesizing Unit <luma_fir_12bit>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_fir_12bit.vhd".
    Found 12-bit register for signal <luma_o>.
    Found 13-bit adder for signal <$n0002> created at line 91.
    Found 13-bit adder for signal <$n0003> created at line 92.
    Found 12-bit register for signal <luma_z_1>.
    Found 12-bit register for signal <luma_z_2>.
    Found 12-bit register for signal <luma_z_3>.
    Found 12-bit register for signal <luma_z_4>.
    Found 13-bit register for signal <reg1>.
    Found 20-bit register for signal <reg11>.
    Found 23-bit register for signal <reg12>.
    Found 23-bit register for signal <reg13>.
    Found 13-bit register for signal <reg2>.
    Found 12-bit register for signal <reg3>.
    Found 21-bit register for signal <reg4>.
    Found 24-bit register for signal <reg5>.
    Found 21-bit adder for signal <sum4>.
    Found 24-bit adder for signal <sum5>.
    Found 24-bit adder for signal <sum6>.
    Summary:
	inferred 209 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <luma_fir_12bit> synthesized.


Synthesizing Unit <audio_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd".
WARNING:Xst:1305 - Output <debug<7:2>> is never assigned. Tied to value 000000.
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:1780 - Signal <sample_amount> is never used or assigned.
WARNING:Xst:1780 - Signal <video_count> is never used or assigned.
WARNING:Xst:1780 - Signal <counter_sd> is never used or assigned.
WARNING:Xst:653 - Signal <audio_tick_sd> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <comp_delayed_sd> is never used or assigned.
WARNING:Xst:1780 - Signal <index> is never used or assigned.
WARNING:Xst:1780 - Signal <line_o> is never used or assigned.
    Using one-hot encoding for signal <current_sd_state>.
    Using one-hot encoding for signal <sd_wordnr>.
    Using one-hot encoding for signal <current_control_state>.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:643 - The result of a 3x3-bit multiplication found at "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_generator.vhd" line 1430 is partially used. Only the 5 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 10-bit register for signal <audiochroma_o>.
    Found 10-bit register for signal <audioluma_o>.
    Found 9-bit adder for signal <$n0070> created at line 1065.
    Found 1-bit xor8 for signal <$n0078> created at line 33.
    Found 1-bit xor8 for signal <$n0081> created at line 33.
    Found 1-bit xor6 for signal <$n0084> created at line 33.
    Found 1-bit xor2 for signal <$n0087> created at line 33.
    Found 1-bit xor4 for signal <$n0090> created at line 33.
    Found 1-bit xor2 for signal <$n0096> created at line 33.
    Found 1-bit xor8 for signal <$n0099> created at line 33.
    Found 1-bit xor9 for signal <$n0104> created at line 33.
    Found 1-bit xor8 for signal <$n0107> created at line 33.
    Found 1-bit xor8 for signal <$n0139> created at line 33.
    Found 1-bit xor8 for signal <$n0142> created at line 33.
    Found 1-bit xor8 for signal <$n0145> created at line 33.
    Found 1-bit xor8 for signal <$n0148> created at line 33.
    Found 1-bit xor8 for signal <$n0151> created at line 33.
    Found 1-bit xor8 for signal <$n0154> created at line 33.
    Found 9-bit adder for signal <$n0204> created at line 1248.
    Found 1-bit xor8 for signal <$n0216> created at line 33.
    Found 2-bit subtractor for signal <$n0220> created at line 1388.
    Found 1-bit xor3 for signal <$n0224> created at line 33.
    Found 1-bit xor3 for signal <$n0228> created at line 33.
    Found 26-bit 4-to-1 multiplexer for signal <$n0260> created at line 1536.
    Found 1-bit 4-to-1 multiplexer for signal <$n0301>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0303>.
    Found 20-bit 4-to-1 multiplexer for signal <$n0319>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0353>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0354>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0356>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0358>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0360>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0362>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0363>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0364>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0366>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0367>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0368>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0369>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0370>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0372>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0373>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0374>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0384>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0387>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0388>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0390>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0391>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0393>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0400>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0410>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0419>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0451>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0469>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0475>.
    Found 6-bit subtractor for signal <$n0497> created at line 1430.
    Found 2-bit adder for signal <$n0498> created at line 1377.
    Found 9-bit adder for signal <$n0499> created at line 1450.
    Found 4-bit adder for signal <$n0500> created at line 615.
    Found 5-bit adder for signal <$n0501> created at line 1100.
    Found 3-bit adder for signal <$n0502> created at line 988.
    Found 2-bit adder for signal <$n0503> created at line 1380.
    Found 3-bit adder for signal <$n0510> created at line 1280.
    Found 6-bit adder for signal <$n0511> created at line 1431.
    Found 8-bit adder for signal <$n0512> created at line 1271.
    Found 8-bit adder for signal <$n0513> created at line 1276.
    Found 3-bit adder for signal <$n0514> created at line 1445.
    Found 3-bit adder for signal <$n0515> created at line 1072.
    Found 9-bit adder for signal <$n0516> created at line 1361.
    Found 8-bit adder for signal <$n0517> created at line 1355.
    Found 3-bit adder for signal <$n0518> created at line 626.
    Found 3-bit adder for signal <$n0519> created at line 1201.
    Found 8-bit adder for signal <$n0520> created at line 898.
    Found 13-bit adder for signal <$n0521> created at line 756.
    Found 14-bit addsub for signal <$n0522>.
    Found 18-bit addsub for signal <$n0523>.
    Found 8-bit adder for signal <$n0524> created at line 1405.
    Found 9-bit adder for signal <$n0525>.
    Found 3x3-bit multiplier for signal <$n0526> created at line 1430.
    Found 1-bit 4-to-1 multiplexer for signal <$n0542>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0544>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0545>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0546>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0547>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0548>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0549>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0551>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0552>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0553>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0555>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0557>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0558>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0559>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0560>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0561>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0563>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0564>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0565>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0567>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0568>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0569>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0570>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0571>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0572>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0573>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0575>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0577>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0578>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0579>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0580>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0581>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0582>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0583>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0584>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0585>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0586>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0587>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0588>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0589>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0590>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0591>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0592>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0593>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0594>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0596>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0597>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0598>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0599>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0600>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0601>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0602>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0603>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0604>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0605>.
    Found 8-bit xor2 for signal <$n0606> created at line 835.
    Found 8-bit xor2 for signal <$n0607> created at line 833.
    Found 8-bit xor2 for signal <$n0608> created at line 832.
    Found 8-bit xor2 for signal <$n0609> created at line 831.
    Found 1-bit 4-to-1 multiplexer for signal <$n0610>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0611>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0612>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0614>.
    Found 18-bit comparator less for signal <$n0615> created at line 474.
    Found 1-bit 4-to-1 multiplexer for signal <$n0616>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0617>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0618>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0620>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0622>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0623>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0624>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0625>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0626>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0627>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0629>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0630>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0631>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0632>.
    Found 14-bit comparator less for signal <$n0633> created at line 509.
    Found 1-bit 4-to-1 multiplexer for signal <$n0634>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0635>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0636>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0637>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0638>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0639>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0641>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0642>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0643>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0644>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0645>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0646>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0647>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0648>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0649>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0650>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0651>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0652>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0653>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0654>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0655>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0656>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0657>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0658>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0659>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0660>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0661>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0662>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0663>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0664>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0665>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0666>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0667>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0668>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0669>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0670>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0671>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0672>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0673>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0674>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0675>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0676>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0677>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0678>.
    Found 6-bit comparator less for signal <$n0691> created at line 1430.
    Found 3-bit comparator less for signal <$n0716> created at line 990.
    Found 5-bit comparator less for signal <$n0722> created at line 1103.
    Found 5-bit comparator less for signal <$n0725> created at line 1201.
    Found 1-bit xor7 for signal <$n0985> created at line 33.
    Found 1-bit xor22 for signal <$n0986> created at line 33.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 24-bit register for signal <audio_data>.
    Found 3-bit register for signal <audio_group>.
    Found 1-bit register for signal <audio_tick_1484>.
    Found 1-bit register for signal <audio_tick_1485>.
    Found 1-bit register for signal <audiotick>.
    Found 2-bit register for signal <buffer_index>.
    Found 10-bit register for signal <chroma_reg>.
    Found 8-bit xor2 for signal <cksm>.
    Found 2-bit register for signal <comp_delayed>.
    Found 2-bit register for signal <comp_delayed_1>.
    Found 1-bit register for signal <control_b1>.
    Found 3-bit register for signal <control_group>.
    Found 1-bit register for signal <control_point>.
    Found 3-bit register for signal <control_state_count>.
    Found 14-bit register for signal <counter1>.
    Found 18-bit register for signal <counter2>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 1-bit register for signal <current_audiodata_tick>.
    Found 14-bit register for signal <current_control_state>.
    Found 6-bit register for signal <current_sd_state>.
    Found 13-bit register for signal <current_state>.
    Found 1-bit register for signal <eav_tick>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 13-bit register for signal <fifo_data_in>.
    Found 1-bit register for signal <fifo_read>.
    Found 1-bit register for signal <fifo_write>.
    Found 9-bit register for signal <fifo_write_point>.
    Found 3-bit register for signal <frame_count>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 8-bit register for signal <hd_dbn>.
    Found 8-bit register for signal <insert_now>.
    Found 4-bit register for signal <line_count>.
    Found 10-bit register for signal <luma_reg>.
    Found 8-bit register for signal <max_pr_line>.
    Found 1-bit 4-to-1 multiplexer for signal <next_fifo_read>.
    Found 8-bit register for signal <sample_count>.
    Found 3-bit register for signal <sample_per_line>.
    Found 20-bit register for signal <sd_audio_data>.
    Found 2-bit register for signal <sd_chan>.
    Found 10-bit register for signal <sd_chroma_reg>.
    Found 1-bit register for signal <sd_control_b1>.
    Found 1-bit 4-to-1 multiplexer for signal <sd_control_b1_direct>.
    Found 9-bit register for signal <sd_cs>.
    Found 8-bit register for signal <sd_dbn>.
    Found 3-bit register for signal <sd_group>.
    Found 1-bit 4-to-1 multiplexer for signal <sd_hd>.
    Found 10-bit register for signal <sd_luma_reg>.
    Found 8-bit register for signal <sd_sample>.
    Found 1-bit register for signal <sd_sel>.
    Found 6-bit register for signal <sd_statecount>.
    Found 1-bit register for signal <sd_sync_z>.
    Found 1-bit register for signal <sd_tick>.
    Found 3-bit register for signal <sd_wordnr>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <switch_point>.
    Found 1-bit register for signal <sync_z>.
    Found 13-bit register for signal <temp_clk_counter>.
    Summary:
	inferred 533 D-type flip-flop(s).
	inferred  26 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   6 Comparator(s).
	inferred 264 Multiplexer(s).
	inferred  18 Xor(s).
Unit <audio_generator> synthesized.


Synthesizing Unit <scram20_top>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/scram20_top.vhd".
    Found 20-bit register for signal <data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <scram20_top> synthesized.


Synthesizing Unit <payload_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/payload_generator.vhd".
WARNING:Xst:1780 - Signal <interlaced> is never used or assigned.
WARNING:Xst:1780 - Signal <lpf_and_interlaced_index> is never used or assigned.
WARNING:Xst:1780 - Signal <hd_zsd> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 14                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | en_i (positive)                                |
    | Power Up State     | s_adf1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit xor8 for signal <$n0001> created at line 13.
    Found 1-bit xor8 for signal <$n0004> created at line 13.
    Found 1-bit xor8 for signal <$n0007> created at line 13.
    Found 1-bit xor8 for signal <$n0010> created at line 13.
    Found 1-bit xor8 for signal <$n0013> created at line 13.
    Found 2-bit shifter logical right for signal <$n0059> created at line 425.
    Found 11-bit comparator equal for signal <$n0106> created at line 225.
    Found 11-bit comparator equal for signal <$n0107> created at line 225.
    Found 1-bit 4-to-1 multiplexer for signal <aspect_ratio>.
    Found 2-bit 4-to-1 multiplexer for signal <bit_depth>.
    Found 9-bit up accumulator for signal <cs_reg_a>.
    Found 9-bit up accumulator for signal <cs_reg_b>.
    Found 1-bit 4-to-1 multiplexer for signal <single_zdual>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Accumulator(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   5 Xor(s).
Unit <payload_generator> synthesized.


Synthesizing Unit <system_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/system_generator.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 18                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | en_i (positive)                                |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | h_blank2                                       |
    | Power Up State     | sd_eav1                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <filter_force_black_o>.
    Found 1-bit register for signal <anc_space_o>.
    Found 1-bit register for signal <eav_tick_advanced_o>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0051>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0064> created at line 462.
    Found 11-bit 4-to-1 multiplexer for signal <$n0074>.
    Found 12-bit subtractor for signal <$n0075> created at line 218.
    Found 11-bit adder for signal <$n0078>.
    Found 11-bit adder for signal <$n0079> created at line 358.
    Found 11-bit comparator equal for signal <$n0084> created at line 374.
    Found 11-bit comparator equal for signal <$n0089> created at line 355.
    Found 11-bit comparator not equal for signal <$n0093> created at line 425.
    Found 11-bit comparator not equal for signal <$n0094> created at line 423.
    Found 11-bit comparator not equal for signal <$n0095> created at line 421.
    Found 11-bit comparator not equal for signal <$n0096> created at line 420.
    Found 11-bit comparator equal for signal <$n0097> created at line 420.
    Found 11-bit comparator equal for signal <$n0098> created at line 421.
    Found 11-bit comparator equal for signal <$n0099> created at line 423.
    Found 11-bit comparator not equal for signal <$n0100> created at line 402.
    Found 11-bit comparator not equal for signal <$n0101> created at line 401.
    Found 11-bit comparator equal for signal <$n0102> created at line 401.
    Found 11-bit comparator equal for signal <$n0107> created at line 796.
    Found 11-bit register for signal <active_line_count>.
    Found 11-bit up counter for signal <av_sample>.
    Found 1-bit register for signal <calc_crc>.
    Found 10-bit register for signal <chroma_a>.
    Found 10-bit register for signal <chroma_b>.
    Found 1-bit register for signal <cr_zcb>.
    Found 1-bit register for signal <f_bit>.
    Found 1-bit register for signal <frame_end>.
    Found 4-bit register for signal <h_bit>.
    Found 1-bit register for signal <last_av_sample>.
    Found 11-bit register for signal <line_count>.
    Found 10-bit register for signal <luma_a>.
    Found 10-bit register for signal <luma_b>.
    Found 1-bit register for signal <sav_tick_advanced>.
    Found 12-bit register for signal <state_count>.
    Found 1-bit register for signal <state_was_sd_eav2>.
    Found 1-bit register for signal <state_was_sd_eav2_delayed_1>.
    Found 1-bit register for signal <v_bit>.
    Found 7-bit register for signal <XYZ<8:2>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  97 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <system_generator> synthesized.


Synthesizing Unit <checkfield_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/checkfield_generator.vhd".
WARNING:Xst:1780 - Signal <half_field_count> is never used or assigned.
WARNING:Xst:1780 - Signal <interlaced> is never used or assigned.
WARNING:Xst:1780 - Signal <state_count> is never used or assigned.
    Found 10-bit register for signal <chroma_o>.
    Found 10-bit register for signal <luma_o>.
    Found 1-bit register for signal <frame_count>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <checkfield_generator> synthesized.


Synthesizing Unit <luma_chroma_fir_12bit>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_chroma_fir_12bit.vhd".
    Using one-hot encoding for signal <spl_index>.
    Found 10-bit register for signal <luma_a_o>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0006>.
    Found 1-bit 4-to-1 multiplexer for signal <bits_10_z12>.
    Found 1-bit xor6 for signal <even_parity>.
    Found 2-bit register for signal <luma_lsb>.
    Found 3-bit shift register for signal <luma_z_3>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  12 Shift register(s).
	inferred   1 Xor(s).
Unit <luma_chroma_fir_12bit> synthesized.


Synthesizing Unit <line_controller>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/line_controller.vhd".
WARNING:Xst:647 - Input <av_line_i<0>> is never used.
WARNING:Xst:647 - Input <fvh_i<2>> is never used.
WARNING:Xst:647 - Input <fvh_i<0>> is never used.
WARNING:Xst:647 - Input <pattern_i<7:0>> is never used.
WARNING:Xst:1780 - Signal <window_active> is never used or assigned.
WARNING:Xst:1780 - Signal <hd_zsd_temp> is never used or assigned.
WARNING:Xst:1780 - Signal <frame_count> is never used or assigned.
WARNING:Xst:1780 - Signal <interlaced> is never used or assigned.
WARNING:Xst:1780 - Signal <index_mux_select_window> is never used or assigned.
WARNING:Xst:1780 - Signal <field_start> is never used or assigned.
WARNING:Xst:1780 - Signal <state_count> is never used or assigned.
    Found finite state machine <FSM_2> for signal <combi_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | lower_zupper (negative)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | colorbar                                       |
    | Power Up State     | colorbar                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <lpf_index>.
    Found 1-bit register for signal <unfilt_mux_select_o>.
    Found 3-bit register for signal <index_mux_select_o>.
    Found 1-bit register for signal <av_mux_select_o>.
    Found 10-bit comparator equal for signal <$n0005> created at line 81.
    Found 10-bit comparator equal for signal <$n0006> created at line 85.
    Found 10-bit comparator equal for signal <$n0007> created at line 89.
    Found 10-bit comparator not equal for signal <$n0051> created at line 181.
    Found 1-bit register for signal <av_mux_select>.
    Found 3-bit register for signal <index_mux_select>.
    Found 3-bit register for signal <index_mux_select_combi>.
    Found 17-bit shift register for signal <insert_text_delayed<18:17>>.
    Found 17-bit shift register for signal <insert_text_delayed<16>>.
    Found 1-bit register for signal <lower_zupper>.
    Found 1-bit register for signal <unfilt_mux_select>.
    Found 1-bit register for signal <unfilt_mux_select_combi>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Shift register(s).
Unit <line_controller> synthesized.


Synthesizing Unit <luma_ramp_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/luma_ramp_generator.vhd".
WARNING:Xst:1780 - Signal <start_color_presence> is never used or assigned.
INFO:Xst:1799 - State c_end is never reached in FSM <ramp_state>.
    Found finite state machine <FSM_3> for signal <ramp_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | en_i (positive)                                |
    | Power Up State     | c_start                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <spl_index>.
    Found 12-bit register for signal <luma_o>.
    Found 14-bit comparator equal for signal <$n0002> created at line 55.
    Found 14-bit adder for signal <$n0009> created at line 53.
    Found 14-bit register for signal <luma>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <luma_ramp_generator> synthesized.


Synthesizing Unit <color_lut>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/color_lut.vhd".
    Using one-hot encoding for signal <spl_index>.
    Found 32x6-bit ROM for signal <$n0010>.
    Found 12-bit 4-to-1 multiplexer for signal <y_o>.
    Found 12-bit 4-to-1 multiplexer for signal <cb_o>.
    Found 12-bit 4-to-1 multiplexer for signal <cr_o>.
    Found 6-bit 4-to-1 multiplexer for signal <$n0007>.
    Found 6-bit register for signal <a_rom>.
    Found 3-bit register for signal <color_pres_del_1>.
    Found 3-bit register for signal <color_pres_del_2>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
Unit <color_lut> synthesized.


Synthesizing Unit <grid_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/grid_generator.vhd".
WARNING:Xst:1780 - Signal <hd_zsd_temp> is never used or assigned.
WARNING:Xst:1780 - Signal <interlaced> is never used or assigned.
    Using one-hot encoding for signal <lpf_index>.
    Using one-hot encoding for signal <spl_index>.
    Found 5-bit register for signal <color_level_o>.
    Found 6-bit subtractor for signal <$n0001> created at line 66.
    Found 7-bit subtractor for signal <$n0002> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0038>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0039>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0040>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0041>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 7-bit comparator equal for signal <$n0051> created at line 83.
    Found 7-bit comparator equal for signal <$n0081> created at line 143.
    Found 7-bit up counter for signal <h_grid_count>.
    Found 1-bit register for signal <h_grid_line_on>.
    Found 4-bit up counter for signal <h_grid_state>.
    Found 1-bit register for signal <h_grid_tick>.
    Found 2-bit register for signal <h_grid_tick_delayed>.
    Found 7-bit register for signal <v_grid_count>.
    Found 1-bit 4-to-1 multiplexer for signal <v_grid_line_on>.
    Found 4-bit up counter for signal <v_grid_state>.
    Found 1-bit register for signal <v_grid_tick>.
    Summary:
	inferred   3 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <grid_generator> synthesized.


Synthesizing Unit <text_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/text_generator.vhd".
WARNING:Xst:647 - Input <av_line_i<0>> is never used.
WARNING:Xst:647 - Input <sav_advanced_i> is never used.
    Found 16x10-bit ROM for signal <$n0090>.
    Found 3-bit register for signal <color_presence_o>.
    Found 5-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0049>.
    Found 5-bit 4-to-1 multiplexer for signal <$n0056>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0067> created at line 741.
    Found 1-bit 4-to-1 multiplexer for signal <$n0069>.
    Found 11-bit addsub for signal <$n0073>.
    Found 5-bit subtractor for signal <$n0074> created at line 444.
    Found 11-bit addsub for signal <$n0075>.
    Found 5-bit subtractor for signal <$n0076> created at line 574.
    Found 4-bit comparator not equal for signal <$n0128> created at line 537.
    Found 10-bit comparator not equal for signal <$n0129> created at line 544.
    Found 4-bit comparator equal for signal <$n0130> created at line 409.
    Found 11-bit comparator equal for signal <$n0131> created at line 416.
    Found 4-bit comparator not equal for signal <$n0136> created at line 409.
    Found 11-bit comparator not equal for signal <$n0137> created at line 416.
    Found 4-bit comparator equal for signal <$n0141> created at line 537.
    Found 10-bit comparator equal for signal <$n0142> created at line 544.
    Found 3-bit register for signal <bit_pointer>.
    Found 12-bit up counter for signal <bmp_bit_count>.
    Found 12-bit register for signal <bmp_bit_count_store>.
    Found 11-bit down counter for signal <bmp_h_count>.
    Found 1-bit register for signal <bmp_h_count_was_one>.
    Found 1-bit register for signal <bmp_speeding>.
    Found 11-bit down counter for signal <bmp_v_count>.
    Found 1-bit register for signal <field_tick>.
    Found 2-bit register for signal <first_text_line<1:0>>.
    Found 1-bit register for signal <first_text_line_passed>.
    Found 3-bit register for signal <first_text_sample>.
    Found 1-bit register for signal <first_text_sample_passed>.
    Found 1-bit register for signal <h_check_borders>.
    Found 1-bit register for signal <h_count_up_zdown>.
    Found 1-bit register for signal <h_count_up_zdown_next>.
    Found 11-bit register for signal <h_move_count>.
    Found 1-bit register for signal <h_pix_tick>.
    Found 1-bit register for signal <in_bmp_h>.
    Found 1-bit register for signal <in_bmp_v>.
    Found 3-bit register for signal <insert_text<2:0>>.
    Found 1-bit register for signal <insert_text_h>.
    Found 1-bit register for signal <last_pix_repeat_v>.
    Found 1-bit register for signal <pix_on>.
    Found 5-bit register for signal <pix_repeat_h_count>.
    Found 2-bit register for signal <pix_repeat_h_count_was_zero>.
    Found 5-bit register for signal <pix_repeat_v_count>.
    Found 1-bit register for signal <text_on>.
    Found 1-bit register for signal <v_count_up_zdown>.
    Found 1-bit register for signal <v_delayed_1>.
    Found 11-bit register for signal <v_move_count>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <text_generator> synthesized.


Synthesizing Unit <pluge_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/pluge_generator.vhd".
    Found 5-bit register for signal <color_level_o>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <pluge_generator> synthesized.


Synthesizing Unit <window_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/window_generator.vhd".
WARNING:Xst:647 - Input <pattern_i<7:5>> is never used.
WARNING:Xst:1780 - Signal <color_level> is never used or assigned.
    Found 5-bit register for signal <color_level_o>.
    Found 1-bit register for signal <window_active_h>.
    Found 1-bit 4-to-1 multiplexer for signal <window_active_v>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <window_generator> synthesized.


Synthesizing Unit <audio_click_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_click_generator.vhd".
WARNING:Xst:647 - Input <en_i> is never used.
    Found 1-bit register for signal <audio_click_o>.
    Found 18-bit comparator lessequal for signal <$n0010> created at line 107.
    Found 12-bit 4-to-1 multiplexer for signal <$n0014> created at line 86.
    Found 12-bit comparator equal for signal <$n0018> created at line 106.
    Found 12-bit up counter for signal <click_timing_count>.
    Found 1-bit register for signal <max_open>.
    Found 1-bit register for signal <max_open_delayed_1>.
    Found 1-bit register for signal <tick_1ms>.
    Found 18-bit down counter for signal <tick_1ms_count>.
    Found 1-bit register for signal <timing_modul_plus>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <audio_click_generator> synthesized.


Synthesizing Unit <clapboard_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clapboard_generator.vhd".
WARNING:Xst:647 - Input <fvh_i<0>> is never used.
    Found finite state machine <FSM_4> for signal <cb_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | en_i (positive)                                |
    | Power Up State     | red1                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <spl_index>.
    Found 3-bit register for signal <color_presence_o>.
    Found 1-bit register for signal <max_open_field_o>.
    Found 5-bit register for signal <color_level_o>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0028>.
    Found 6-bit 4-to-1 multiplexer for signal <$n0030>.
    Found 11-bit subtractor for signal <$n0034> created at line 77.
    Found 11-bit addsub for signal <$n0037>.
    Found 6-bit subtractor for signal <$n0038> created at line 214.
    Found 1-bit register for signal <bars_hit>.
    Found 1-bit register for signal <count_up_zdown>.
    Found 6-bit register for signal <field_count>.
    Found 1-bit register for signal <field_tick>.
    Found 11-bit register for signal <state_count>.
    Found 1-bit register for signal <v_delayed_1>.
    Found 11-bit register for signal <width_black_check>.
    Found 11-bit register for signal <width_black_tmp>.
    Found 11-bit register for signal <width_red_white>.
    Found 11-bit updown accumulator for signal <width_red_white_tmp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  17 Multiplexer(s).
Unit <clapboard_generator> synthesized.


Synthesizing Unit <colorbar_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/colorbar_generator.vhd".
WARNING:Xst:647 - Input <h_grid_state_i<0>> is never used.
WARNING:Xst:647 - Input <pattern_i<15:2>> is never used.
    Found 3-bit register for signal <color_presence_o>.
    Found 5-bit register for signal <color_level_o>.
    Found 3-bit 8-to-1 multiplexer for signal <$n0003> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <colorbar_generator> synthesized.


Synthesizing Unit <audio_lut>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/audio_lut.vhd".
    Found 24-bit register for signal <audio_data_o>.
    Found 6-bit register for signal <a_rom>.
    Found 6-bit up counter for signal <sample_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <audio_lut> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/frame_sync_delay.vhd".
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <parallel_to_pc_backend>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/parallel_to_pc_backend.vhd".
WARNING:Xst:1780 - Signal <os_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <os_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_a> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_b> is never used or assigned.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | data_tick (positive)                           |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <pci_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_ibf_high                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <pc_zstb_o>.
    Found 1-bit register for signal <enable_o>.
    Found 1-bit register for signal <data_tick>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <parallel_to_pc_backend> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/os_controller_v2.vhd".
    Found finite state machine <FSM_7> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable_o>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <os_controller> synthesized.


Synthesizing Unit <video_generator>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/video_generator.vhd".
WARNING:Xst:1780 - Signal <os_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <os_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <luma_av_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_tick> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_a> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_b> is never used or assigned.
WARNING:Xst:1780 - Signal <y_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <scramb_data_a> is never used or assigned.
WARNING:Xst:1780 - Signal <scramb_data_b> is never used or assigned.
WARNING:Xst:1780 - Signal <cb_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_count> is never used or assigned.
WARNING:Xst:1780 - Signal <noise_1> is never used or assigned.
WARNING:Xst:1780 - Signal <noise_2> is never used or assigned.
WARNING:Xst:1780 - Signal <h_state_cbar> is never used or assigned.
WARNING:Xst:1780 - Signal <chroma_a> is never used or assigned.
WARNING:Xst:1780 - Signal <chroma_b> is never used or assigned.
WARNING:Xst:1780 - Signal <cr_debug> is never used or assigned.
    Using one-hot encoding for signal <spl_index>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 3-bit 8-to-1 multiplexer for signal <$n0024> created at line 716.
    Found 12-bit 4-to-1 multiplexer for signal <$n0029>.
    Found 12-bit register for signal <cb_av_unfilt>.
    Found 10-bit register for signal <chroma_av_a>.
    Found 10-bit register for signal <chroma_av_b>.
    Found 10-bit register for signal <chroma_av_legal_a>.
    Found 10-bit register for signal <chroma_av_legal_b>.
    Found 5-bit register for signal <color_level>.
    Found 3-bit register for signal <color_presence>.
    Found 12-bit register for signal <cr_av_unfilt>.
    Found 10-bit register for signal <luma_av_a>.
    Found 10-bit register for signal <luma_av_b>.
    Found 10-bit register for signal <luma_av_legal_a>.
    Found 10-bit register for signal <luma_av_legal_b>.
    Found 16-bit register for signal <pattern>.
    Found 12-bit register for signal <y_av_unfilt>.
    Summary:
	inferred 140 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <video_generator> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/channel_controller.vhd".
WARNING:Xst:647 - Input <ui_timing_i> is never used.
WARNING:Xst:1780 - Signal <ui_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <error_status> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset_advanced_1> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_8> for signal <frame_reset_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | video_clk_i (rising_edge)                      |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | wait_for_reset                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | en_i (positive)                                |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <mgt_reset_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | video_clk_i (rising_edge)                      |
    | Reset              | sync_reset_i (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | wait_for_reset                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <spl_index>.
    Found 1-bit register for signal <mgt_power_down_o>.
    Found 12-bit comparator not equal for signal <$n0018> created at line 306.
    Found 8-bit subtractor for signal <$n0044> created at line 347.
    Found 8-bit 4-to-1 multiplexer for signal <$n0047>.
    Found 16-bit register for signal <actual_pattern>.
    Found 12-bit register for signal <actual_system>.
    Found 4-bit down counter for signal <error_pulse_count>.
    Found 4-bit register for signal <error_vector_pulse>.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m_1484>.
    Found 1-bit register for signal <f4m_1485>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <frame_start_delayed_1>.
    Found 1-bit register for signal <frame_start_delayed_2>.
    Found 1-bit register for signal <genlock_sync>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <reset_video>.
    Found 1-bit register for signal <reset_video_clk>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <sync_reset_frame>.
    Found 1-bit register for signal <sync_reset_mgt>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <serial_interface_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd".
WARNING:Xst:1780 - Signal <click_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sck_falling_tick_advanced> is never used or assigned.
    Found 8-bit register for signal <audio_level_index_o>.
    Found 16-bit register for signal <bmp_h_position_o>.
    Found 1-bit register for signal <bmp_on_zoff_o>.
    Found 8-bit register for signal <frame_count_30_o>.
    Found 8-bit register for signal <frame_count_25_o>.
    Found 24-bit register for signal <timing_o>.
    Found 12-bit register for signal <click_timing_o>.
    Found 8-bit register for signal <bmp_scale_o>.
    Found 8-bit register for signal <bmp_h_size_o>.
    Found 16-bit register for signal <bmp_v_position_o>.
    Found 12-bit register for signal <system_o>.
    Found 8-bit register for signal <bmp_v_size_o>.
    Found 8-bit register for signal <bmp_movement_o>.
    Found 1-bit register for signal <new_frame_count_30_o>.
    Found 1-bit register for signal <new_frame_count_25_o>.
    Found 8-bit register for signal <audio_signal_index_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit register for signal <bmp_back_text_color_o>.
    Found 16-bit adder for signal <$n0053> created at line 266.
    Found 1-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 16-bit up counter for signal <adr_count>.
    Found 3-bit up counter for signal <bit_count>.
    Found 1-bit register for signal <byte_begin>.
    Found 1-bit register for signal <byte_done>.
    Found 4-bit register for signal <channel_sel>.
    Found 8-bit register for signal <error_clock_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_channel>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_error_clock>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_non_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_warning_clock>.
    Found 8-bit register for signal <miso_register>.
    Found 23-bit register for signal <mosi_del_line<23:1>>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_falling_tick>.
    Found 1-bit register for signal <sck_rising_tick>.
    Found 2-bit register for signal <set_frame_count>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <status_channel_sticky>.
    Found 9-bit register for signal <text_ram_addr>.
    Found 1-bit register for signal <text_ram_write>.
    Found 8-bit register for signal <warning_clock_sticky>.
    Summary:
	inferred   2 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <serial_interface_0> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 14-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 14-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <digital_pll_phase_detector_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_phase_detector.vhd".
    Found 1-bit register for signal <lock_error_o>.
    Found 9-bit subtractor for signal <$n0010> created at line 100.
    Found 2-bit register for signal <clk_ref_dec_delayed>.
    Found 1-bit register for signal <clk_ref_dec_rising>.
    Found 1-bit register for signal <clk_vcxo_decimated>.
    Found 1-bit register for signal <clk_vcxo_decimated_delayed>.
    Found 1-bit register for signal <make_longer>.
    Found 1-bit register for signal <make_shorter>.
    Found 3-bit register for signal <period_end_delayed<3:1>>.
    Found 9-bit register for signal <phase_count>.
    Found 10-bit register for signal <phase_diff>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_pll_phase_detector_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 14-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 14-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <digital_pll_sd_dac>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_sd_dac.vhd".
    Found 1-bit register for signal <pdm_o>.
    Found 1-bit register for signal <dac_enable>.
    Found 5-bit down counter for signal <dac_enable_count>.
    Found 17-bit up accumulator for signal <dac_int_reg>.
    Found 1-bit register for signal <pdm_low>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   3 D-type flip-flop(s).
Unit <digital_pll_sd_dac> synthesized.


Synthesizing Unit <ad5660_serial_out>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/ad5660_serial_out.vhd".
    Found 8-bit down counter for signal <bit_count>.
    Found 1-bit register for signal <bit_tick>.
    Found 24-bit register for signal <shift_reg>.
    Found 1-bit register for signal <zsync>.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ad5660_serial_out> synthesized.


Synthesizing Unit <digital_pll_loopfilter>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_loopfilter.vhd".
WARNING:Xst:1780 - Signal <lf_int_reg<30:21>> is never used or assigned.
WARNING:Xst:1780 - Signal <lf_input_sum<31:22>> is never used or assigned.
WARNING:Xst:1780 - Signal <lf_int_limit<30:21>> is never used or assigned.
    Found 22-bit adder for signal <$n0000> created at line 49.
    Found 21-bit register for signal <lf_int_reg<20:0>>.
    Found 17-bit adder for signal <lf_output_sum>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <digital_pll_loopfilter> synthesized.


Synthesizing Unit <digital_pll_phase_detector>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll_phase_detector.vhd".
    Found 1-bit register for signal <lock_error_o>.
    Found 9-bit subtractor for signal <$n0010> created at line 100.
    Found 2-bit register for signal <clk_ref_dec_delayed>.
    Found 1-bit register for signal <clk_ref_dec_rising>.
    Found 1-bit register for signal <clk_vcxo_decimated>.
    Found 1-bit register for signal <clk_vcxo_decimated_delayed>.
    Found 1-bit register for signal <make_longer>.
    Found 1-bit register for signal <make_shorter>.
    Found 3-bit register for signal <period_end_delayed<3:1>>.
    Found 9-bit register for signal <phase_count>.
    Found 10-bit register for signal <phase_diff>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <digital_pll_phase_detector> synthesized.


Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <genlock_regen_27_to_148_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_27_to_148.vhd".
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0006>.
    Found 2-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 2-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_pulse>.
    Found 3-bit shift register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Shift register(s).
Unit <genlock_regen_27_to_148_0> synthesized.


Synthesizing Unit <digital_pll_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll.vhd".
    Register <lf_enable> equivalent to <dac_enable> has been removed
    Found 1-bit register for signal <dac_enable>.
    Found 2-bit up counter for signal <lf_enable_count>.
    Found 1-bit register for signal <load_sd_dac_data_temp>.
    Found 16-bit register for signal <sd_dac_input>.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
Unit <digital_pll_0> synthesized.


Synthesizing Unit <genlock_regen_148_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_148.vhd".
WARNING:Xst:1780 - Signal <pll_fb_rising_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_falling> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_rising_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_rising> is never used or assigned.
WARNING:Xst:1780 - Signal <sec_pulse> is never used or assigned.
    Found 1-bit register for signal <sec_tick_o>.
    Found 1-bit register for signal <trans_tick_o>.
    Found 7-bit comparator equal for signal <$n0015> created at line 193.
    Found 1-bit register for signal <del_count<0>>.
    Found 6-bit down counter for signal <pll_count>.
    Found 1-bit register for signal <sec_pulse_tmp>.
    Found 4-bit down counter for signal <tick_27_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <genlock_regen_148_0> synthesized.


Synthesizing Unit <genlock_counter_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd".
WARNING:Xst:647 - Input <frame_count_i<7:6>> is never used.
    Found 1-bit register for signal <trans_pulse_o>.
    Found 7-bit comparator equal for signal <$n0028> created at line 712.
    Found 6-bit comparator equal for signal <$n0118> created at line 576.
    Found 4-bit up counter for signal <debug_step_count>.
    Found 1-bit register for signal <frame_count>.
    Found 1-bit register for signal <frame_count_delayed<1>>.
    Found 3-bit down counter for signal <genlock_error_count>.
    Found 13-bit down counter for signal <half_frame_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <load_sec_count>.
    Found 1-bit register for signal <load_sec_count_tmp>.
    Found 2-bit register for signal <new_frame_count_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 7-bit down counter for signal <pll_count>.
    Found 1-bit register for signal <pll_ref>.
    Found 30-bit shift register for signal <pll_ref_delayed<29>>.
    Found 6-bit register for signal <sec_count>.
    Found 6-bit register for signal <sec_count_tmp>.
    Found 1-bit register for signal <sec_pulse_delayed<1>>.
    Found 2-bit down counter for signal <set_error_count>.
    Found 2-bit register for signal <set_sec_count_delayed>.
    Found 2-bit down counter for signal <sync_count>.
    Found 1-bit register for signal <sync_delayed<1>>.
    Found 1-bit register for signal <sync_tick>.
    Found 7-bit register for signal <trans_count>.
    Found 1-bit register for signal <trans_tick_delayed>.
    Summary:
	inferred   6 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Shift register(s).
Unit <genlock_counter_0> synthesized.


Synthesizing Unit <genlock_regen_27_to_148>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_27_to_148.vhd".
    Found 1-bit register for signal <sync_clean_o>.
    Found 2-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 2-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <genlock_regen_27_to_148> synthesized.


Synthesizing Unit <digital_pll>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/digital_pll.vhd".
    Register <lf_enable> equivalent to <dac_enable> has been removed
    Found 1-bit register for signal <dac_enable>.
    Found 2-bit up counter for signal <lf_enable_count>.
    Found 1-bit register for signal <load_sd_dac_data_temp>.
    Found 16-bit register for signal <sd_dac_input>.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
Unit <digital_pll> synthesized.


Synthesizing Unit <genlock_regen_148>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_regen_148.vhd".
WARNING:Xst:1780 - Signal <pll_fb_rising_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_falling> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_rising_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_fb_rising> is never used or assigned.
WARNING:Xst:1780 - Signal <sec_pulse> is never used or assigned.
    Found 1-bit register for signal <sec_tick_o>.
    Found 1-bit register for signal <trans_tick_o>.
    Found 1-bit register for signal <del_count<0>>.
    Found 6-bit down counter for signal <pll_count>.
    Found 1-bit register for signal <sec_pulse_tmp>.
    Found 4-bit down counter for signal <tick_27_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <genlock_regen_148> synthesized.


Synthesizing Unit <genlock_counter>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/genlock_counter.vhd".
WARNING:Xst:647 - Input <frame_count_i<7:6>> is never used.
    Found 32x6-bit ROM for signal <$n0052>.
    Found 32x6-bit ROM for signal <$n0054>.
    Found 1-bit register for signal <trans_pulse_o>.
    Found 6-bit 4-to-1 multiplexer for signal <$n0019> created at line 364.
    Found 6-bit 4-to-1 multiplexer for signal <$n0022>.
    Found 7-bit comparator equal for signal <$n0029> created at line 712.
    Found 6-bit comparator equal for signal <$n0059> created at line 576.
    Found 4-bit up counter for signal <debug_step_count>.
    Found 1-bit register for signal <frame_count>.
    Found 1-bit register for signal <frame_count_delayed<1>>.
    Found 3-bit down counter for signal <genlock_error_count>.
    Found 13-bit down counter for signal <half_frame_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <load_sec_count>.
    Found 1-bit register for signal <load_sec_count_tmp>.
    Found 2-bit register for signal <new_frame_count_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 7-bit down counter for signal <pll_count>.
    Found 1-bit register for signal <pll_ref>.
    Found 30-bit shift register for signal <pll_ref_delayed<29>>.
    Found 6-bit register for signal <sec_count>.
    Found 6-bit register for signal <sec_count_tmp>.
    Found 6-bit 4-to-1 multiplexer for signal <sec_count_tmp_next>.
    Found 1-bit register for signal <sec_pulse_delayed<1>>.
    Found 2-bit down counter for signal <set_error_count>.
    Found 2-bit register for signal <set_sec_count_delayed>.
    Found 2-bit down counter for signal <sync_count>.
    Found 1-bit register for signal <sync_delayed<1>>.
    Found 1-bit register for signal <sync_tick>.
    Found 7-bit register for signal <trans_count>.
    Found 1-bit register for signal <trans_tick_delayed>.
    Summary:
	inferred   2 ROM(s).
	inferred   6 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Shift register(s).
Unit <genlock_counter> synthesized.


Synthesizing Unit <rocket_io_top>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/rocket_io_top.vhd".
    Found 20-bit register for signal <data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <rocket_io_top> synthesized.


Synthesizing Unit <HD_Gen_Channel_2>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd".
WARNING:Xst:647 - Input <f1485_i> is never used.
WARNING:Xst:1780 - Signal <debug_pattern> is never used or assigned.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <mgt_power_down> is never used or assigned.
WARNING:Xst:1780 - Signal <f2398> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err> is never used or assigned.
WARNING:Xst:1780 - Signal <click_modulation> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset_mgt> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_sync> is never used or assigned.
WARNING:Xst:1780 - Signal <f24> is never used or assigned.
WARNING:Xst:1780 - Signal <f30> is never used or assigned.
WARNING:Xst:1780 - Signal <insert_text> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485> is never used or assigned.
Unit <HD_Gen_Channel_2> synthesized.


Synthesizing Unit <HD_Gen_Channel_1>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd".
WARNING:Xst:647 - Input <f1485_i> is never used.
WARNING:Xst:1780 - Signal <debug_pattern> is never used or assigned.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <mgt_power_down> is never used or assigned.
WARNING:Xst:1780 - Signal <f2398> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err> is never used or assigned.
WARNING:Xst:1780 - Signal <click_modulation> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset_mgt> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_sync> is never used or assigned.
WARNING:Xst:1780 - Signal <f24> is never used or assigned.
WARNING:Xst:1780 - Signal <f30> is never used or assigned.
WARNING:Xst:1780 - Signal <insert_text> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485> is never used or assigned.
Unit <HD_Gen_Channel_1> synthesized.


Synthesizing Unit <HD_Gen_Channel_0>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd".
WARNING:Xst:647 - Input <f1485_i> is never used.
WARNING:Xst:1780 - Signal <debug_pattern> is never used or assigned.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <mgt_power_down> is never used or assigned.
WARNING:Xst:1780 - Signal <f2398> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err> is never used or assigned.
WARNING:Xst:1780 - Signal <click_modulation> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset_mgt> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_sync> is never used or assigned.
WARNING:Xst:1780 - Signal <f24> is never used or assigned.
WARNING:Xst:1780 - Signal <f30> is never used or assigned.
WARNING:Xst:1780 - Signal <insert_text> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485> is never used or assigned.
Unit <HD_Gen_Channel_0> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Channel.vhd".
WARNING:Xst:647 - Input <f1485_i> is never used.
WARNING:Xst:1780 - Signal <debug_pattern> is never used or assigned.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <mgt_power_down> is never used or assigned.
WARNING:Xst:1780 - Signal <f2398> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err> is never used or assigned.
WARNING:Xst:1780 - Signal <click_modulation> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset_mgt> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_sync> is never used or assigned.
WARNING:Xst:1780 - Signal <f24> is never used or assigned.
WARNING:Xst:1780 - Signal <f30> is never used or assigned.
WARNING:Xst:1780 - Signal <insert_text> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485> is never used or assigned.
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/serial_interface.vhd".
WARNING:Xst:1780 - Signal <click_timing> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sck_falling_tick_advanced> is never used or assigned.
    Found 8-bit register for signal <audio_level_index_o>.
    Found 16-bit register for signal <bmp_h_position_o>.
    Found 1-bit register for signal <bmp_on_zoff_o>.
    Found 8-bit register for signal <frame_count_30_o>.
    Found 8-bit register for signal <frame_count_25_o>.
    Found 24-bit register for signal <timing_o>.
    Found 12-bit register for signal <click_timing_o>.
    Found 8-bit register for signal <bmp_scale_o>.
    Found 8-bit register for signal <bmp_h_size_o>.
    Found 16-bit register for signal <bmp_v_position_o>.
    Found 12-bit register for signal <system_o>.
    Found 8-bit register for signal <bmp_v_size_o>.
    Found 8-bit register for signal <bmp_movement_o>.
    Found 1-bit register for signal <new_frame_count_30_o>.
    Found 1-bit register for signal <new_frame_count_25_o>.
    Found 8-bit register for signal <audio_signal_index_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit register for signal <bmp_back_text_color_o>.
    Found 16-bit adder for signal <$n0053> created at line 266.
    Found 1-bit 4-to-1 multiplexer for signal <$n0057>.
    Found 16-bit up counter for signal <adr_count>.
    Found 3-bit up counter for signal <bit_count>.
    Found 1-bit register for signal <byte_begin>.
    Found 1-bit register for signal <byte_done>.
    Found 4-bit register for signal <channel_sel>.
    Found 8-bit register for signal <error_clock_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_channel>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_error_clock>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_non_sticky>.
    Found 1-bit 4-to-1 multiplexer for signal <load_with_warning_clock>.
    Found 8-bit register for signal <miso_register>.
    Found 23-bit register for signal <mosi_del_line<23:1>>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_falling_tick>.
    Found 1-bit register for signal <sck_rising_tick>.
    Found 2-bit register for signal <set_frame_count>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit register for signal <status_channel_sticky>.
    Found 9-bit register for signal <text_ram_addr>.
    Found 1-bit register for signal <text_ram_write>.
    Found 8-bit register for signal <warning_clock_sticky>.
    Summary:
	inferred   2 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <error_controller>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/error_controller.vhd".
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | parameter_change_i (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | no_errors                                      |
    | Power Up State     | no_errors                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error_o>.
    Found 1-bit register for signal <tick_10ms>.
    Found 19-bit down counter for signal <tick_10ms_count>.
    Found 1-bit register for signal <tick_2s>.
    Found 8-bit down counter for signal <tick_2s_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <error_controller> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/master_reset_delay.vhd".
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_27_i (rising_edge)                         |
    | Clock enable       | tick_10ms (positive)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | master_reset                                   |
    | Power Up State     | master_reset                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <reset_o<3:1>>.
    Found 4-bit register for signal <led_o>.
    Found 6-bit subtractor for signal <$n0024>.
    Found 2-bit register for signal <led_count<3:2>>.
    Found 4-bit register for signal <led_on>.
    Found 6-bit register for signal <state_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 18-bit up counter for signal <tick_10ms_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <clock_genlock_controller>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/clock_genlock_controller.vhd".
WARNING:Xst:1780 - Signal <pll_1485_locked> is never used or assigned.
WARNING:Xst:1780 - Signal <secm_pulse_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <pll_1484_locked> is never used or assigned.
Unit <clock_genlock_controller> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8613/VHDL/PT8612 (zero_timing.1.0.1.3)/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <f8g_grm> is never used or assigned.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485_clean> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484_clean> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484_genlock_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484_grm> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <module_error_vcxo> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485_grm> is never used or assigned.
WARNING:Xst:1780 - Signal <module_error_ics> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_ch1> is never used or assigned.
WARNING:Xst:1780 - Signal <rio_fifo_err_ch2> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_24> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_30> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <refclk> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_2398> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1485_genlock_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <refclk2> is never used or assigned.
    Found 1-bit tristate buffer for signal <dac_sclk_1_o>.
    Found 1-bit tristate buffer for signal <dac_dout_1_o>.
    Found 1-bit tristate buffer for signal <dac_zsync_1_o>.
    Found 1-bit tristate buffer for signal <dac_sclk_2_o>.
    Found 1-bit tristate buffer for signal <dac_dout_2_o>.
    Found 1-bit tristate buffer for signal <dac_zsync_2_o>.
    Summary:
	inferred   6 Tristate(s).
Unit <hd_gen_module> synthesized.

WARNING:Xst:524 - All outputs of the instance <audio_content_generation> of the block <audio_lut> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <audio_click_generation> of the block <audio_click_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <active_video_filtering> of the block <luma_chroma_fir_12bit> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <checkfield_generation> of the block <checkfield_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <audio_generation> of the block <audio_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pc_debug_backend> of the block <parallel_to_pc_backend> are unconnected in block <HD_Gen_Channel>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pc_debug_backend> of the block <parallel_to_pc_backend> are unconnected in block <HD_Gen_Channel_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pc_debug_backend> of the block <parallel_to_pc_backend> are unconnected in block <HD_Gen_Channel_1>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pc_debug_backend> of the block <parallel_to_pc_backend> are unconnected in block <HD_Gen_Channel_2>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <module_error_controller> of the block <error_controller> are unconnected in block <hd_gen_module>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <FSM_12> on signal <state[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 master_reset | 000
 led1         | 001
 led2         | 011
 led3         | 010
 led4         | 110
 waiting      | 111
 running      | 101
--------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <FSM_11> on signal <state[1:10]> with one-hot encoding.
-----------------------------
 State         | Encoding
-----------------------------
 no_errors     | 0000000001
 wait_for_tick | 0000000010
 wait1         | 0000000100
 wait2         | 0000001000
 observe1      | 0000010000
 observe2      | 0001000000
 observe3      | 0010000000
 observe4      | 0100000000
 observe5      | 1000000000
 report_error  | 0000100000
-----------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <FSM_10> on signal <mgt_reset_state[1:5]> with speed1 encoding.
----------------------------
 State          | Encoding
----------------------------
 wait_for_reset | 10000
 reset          | 01000
 unreseting     | 00100
 video_running  | 00001
 resyncing      | 00010
----------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <FSM_9> on signal <state[1:3]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 000
 unreseting   | 101
 powering     | 110
 unzeroing    | 111
 unblacking   | 010
 running      | 001
 blacking     | 011
 zeroing      | 100
 downpowering | unreached
--------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <FSM_8> on signal <frame_reset_state[1:5]> with speed1 encoding.
----------------------------
 State          | Encoding
----------------------------
 wait_for_reset | 10000
 reset          | 01000
 unreseting     | 00100
 video_running  | 00001
 resyncing      | 00010
----------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <FSM_7> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0011
 s3    | 0010
 s4    | 0110
 s5    | 0111
 s6    | 0101
 s7    | 0100
 s8    | 1100
 s9    | 1101
 s10   | 1111
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <FSM_6> on signal <pci_state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 11
 new_data          | 01
-------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <FSM_5> on signal <state[1:4]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 s1    | 1000
 s2    | 0100
 s3    | 0010
 s4    | 0001
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <FSM_4> on signal <cb_state[1:5]> with speed1 encoding.
-----------------------
 State     | Encoding
-----------------------
 red1      | 10000
 black1    | 01000
 red_white | 00100
 black2    | 00010
 red2      | 00001
-----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <FSM_3> on signal <ramp_state[1:4]> with speed1 encoding.
---------------------
 State   | Encoding
---------------------
 c_start | 1001
 black   | 0100
 ramp    | 0010
 white   | 0001
 c_end   | unreached
---------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <combi_state[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 colorbar     | 000
 lumaramp     | 001
 red1         | 011
 clapperboard | 010
 red2         | 110
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:17]> with one-hot encoding.
-----------------------------------
 State        | Encoding
-----------------------------------
 sd_eav1      | 00000000000000001
 sd_eav2      | 00000010000000000
 hd_eav1      | 00000001000000000
 hd_eav2      | 00001000000000000
 hd_eav3      | 00010000000000000
 hd_eav4      | 00100000000000000
 hd_ln0       | 01000000000000000
 hd_ln1       | 10000000000000000
 h_blank1     | 00000100000000000
 h_blank2     | 00000000000000010
 sd_sav1      | 00000000000000100
 sd_sav2      | 00000000000010000
 hd_sav1      | 00000000000001000
 hd_sav2      | 00000000001000000
 hd_sav3      | 00000000010000000
 hd_sav4      | 00000000100000000
 active_video | 00000000000100000
-----------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:12]> with one-hot encoding.
-------------------------
 State   | Encoding
-------------------------
 s_adf1  | 000000000001
 s_adf2  | 000000000010
 s_adf3  | 000000000100
 s_did   | 000000001000
 s_sdid  | 000000010000
 s_dc    | 000000100000
 s_byte1 | 000001000000
 s_byte2 | 000010000000
 s_byte3 | 000100000000
 s_byte4 | 001000000000
 s_cs    | 010000000000
 s_idle  | 100000000000
-------------------------
WARNING:Xst:524 - All outputs of the instance <color_generation> of the block <color_lut> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <colorbar_index_generation> of the block <colorbar_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <clapboard_index_generation> of the block <clapboard_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <window_generation> of the block <window_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pluge_generation> of the block <pluge_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <vertical_state_generation> of the block <line_controller> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <luma_ramp_generation> of the block <luma_ramp_generator> are unconnected in block <video_generator_0>.
   This instance will be removed from the design along with all underlying logic
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 13
# ROMs                             : 9
 16x10-bit ROM                     : 4
 32x6-bit ROM                      : 5
# Multipliers                      : 3
 3x3-bit multiplier                : 3
# Adders/Subtractors               : 196
 11-bit adder                      : 8
 11-bit addsub                     : 11
 11-bit subtractor                 : 3
 12-bit subtractor                 : 4
 13-bit adder                      : 27
 14-bit adder                      : 3
 14-bit addsub                     : 3
 16-bit adder                      : 5
 17-bit adder                      : 2
 18-bit addsub                     : 3
 19-bit adder                      : 3
 2-bit adder                       : 6
 2-bit subtractor                  : 3
 21-bit adder                      : 6
 22-bit adder                      : 2
 23-bit adder                      : 6
 24-bit adder                      : 18
 3-bit adder                       : 18
 4-bit adder                       : 3
 5-bit adder                       : 3
 5-bit subtractor                  : 8
 6-bit adder                       : 3
 6-bit subtractor                  : 11
 7-bit subtractor                  : 4
 8-bit adder                       : 12
 8-bit subtractor                  : 4
 9-bit adder                       : 15
 9-bit subtractor                  : 2
# Counters                         : 97
 11-bit down counter               : 8
 11-bit up counter                 : 4
 12-bit up counter                 : 7
 13-bit down counter               : 2
 14-bit down counter               : 6
 16-bit up counter                 : 5
 18-bit down counter               : 3
 18-bit up counter                 : 1
 2-bit down counter                : 4
 2-bit up counter                  : 2
 2-bit updown counter              : 3
 24-bit down counter               : 4
 3-bit down counter                : 2
 3-bit up counter                  : 5
 4-bit down counter                : 18
 4-bit up counter                  : 8
 5-bit down counter                : 2
 6-bit down counter                : 2
 6-bit up counter                  : 3
 7-bit down counter                : 2
 7-bit up counter                  : 4
 8-bit down counter                : 2
# Accumulators                     : 13
 11-bit updown accumulator         : 3
 17-bit up accumulator             : 2
 9-bit up accumulator              : 8
# Registers                        : 3149
 1-bit register                    : 2487
 10-bit register                   : 91
 11-bit register                   : 28
 12-bit register                   : 80
 13-bit register                   : 33
 14-bit register                   : 9
 16-bit register                   : 19
 18-bit register                   : 19
 19-bit register                   : 6
 2-bit register                    : 20
 20-bit register                   : 58
 21-bit register                   : 9
 22-bit register                   : 6
 23-bit register                   : 24
 24-bit register                   : 22
 3-bit register                    : 56
 4-bit register                    : 9
 5-bit register                    : 30
 6-bit register                    : 20
 7-bit register                    : 2
 8-bit register                    : 102
 9-bit register                    : 19
# Shift Registers                  : 112
 17-bit shift register             : 3
 3-bit shift register              : 73
 4-bit shift register              : 36
# Comparators                      : 148
 10-bit comparator equal           : 13
 10-bit comparator not equal       : 7
 11-bit comparator equal           : 40
 11-bit comparator not equal       : 28
 12-bit comparator equal           : 3
 12-bit comparator not equal       : 4
 14-bit comparator equal           : 3
 14-bit comparator less            : 3
 18-bit comparator less            : 3
 18-bit comparator lessequal       : 3
 3-bit comparator less             : 3
 4-bit comparator equal            : 8
 4-bit comparator not equal        : 8
 5-bit comparator less             : 6
 6-bit comparator equal            : 2
 6-bit comparator less             : 3
 7-bit comparator equal            : 11
# Multiplexers                     : 648
 1-bit 4-to-1 multiplexer          : 530
 1-bit 8-to-1 multiplexer          : 8
 11-bit 4-to-1 multiplexer         : 7
 12-bit 4-to-1 multiplexer         : 18
 13-bit 4-to-1 multiplexer         : 3
 18-bit 4-to-1 multiplexer         : 16
 2-bit 4-to-1 multiplexer          : 10
 20-bit 4-to-1 multiplexer         : 3
 26-bit 4-to-1 multiplexer         : 3
 3-bit 8-to-1 multiplexer          : 6
 5-bit 4-to-1 multiplexer          : 8
 6-bit 4-to-1 multiplexer          : 8
 8-bit 4-to-1 multiplexer          : 28
# Logic shifters                   : 4
 2-bit shifter logical right       : 4
# Tristates                        : 6
 1-bit tristate buffer             : 6
# Xors                             : 882
 1-bit xor16                       : 8
 1-bit xor2                        : 526
 1-bit xor22                       : 3
 1-bit xor3                        : 198
 1-bit xor4                        : 27
 1-bit xor5                        : 32
 1-bit xor6                        : 14
 1-bit xor7                        : 3
 1-bit xor8                        : 53
 1-bit xor9                        : 3
 8-bit xor2                        : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Reading module "color_rom.ngo" ( "color_rom.ngo" unchanged since last run )...
Reading module "sine_rom.ngo" ( "sine_rom.ngo" unchanged since last run )...
Reading module "text_ram.ngo" ( "text_ram.ngo" unchanged since last run )...
Loading core <color_rom> for timing and area information for instance <color_value_rom>.
Loading core <sine_rom> for timing and area information for instance <sine_table_rom>.
Loading core <text_ram> for timing and area information for instance <text_ram_instance>.
Loading core <text_ram> for timing and area information for instance <text_ram_instance>.
Loading core <text_ram> for timing and area information for instance <text_ram_instance>.
Loading core <text_ram> for timing and area information for instance <text_ram_instance>.
Loading core <text_ram> for timing and area information for instance <text_ram_instance>.
WARNING:Xst:637 - Naming conflict between signal Clk of unit reset_video and signal reset_video_Clk of unit channel_controller : renaming reset_video_Clk to reset_video_Clk1.
WARNING:Xst:1426 - The value init of the FF/Latch phase_diff_0 hinder the constant cleaning in the block digital_pll_phase_detector.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch phase_diff_0 hinder the constant cleaning in the block digital_pll_phase_detector_0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <color_level_o_1> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <color_level_o_3> (without init value) has a constant value of 0 in block <colorbar_generator>.
Register <color_level_o_2> equivalent to <color_level_o_0> has been removed
WARNING:Xst:1710 - FF/Latch  <luma_o_9> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_0> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_1> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_2> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_5> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_6> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_0> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_1> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_2> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_3> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_4> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_5> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_6> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_7> (without init value) has a constant value of 0 in block <checkfield_generator>.
Register <luma_o_8> equivalent to <luma_o_4> has been removed
WARNING:Xst:1710 - FF/Latch  <color_level_o_1> (without init value) has a constant value of 0 in block <clapboard_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <color_level_o_3> (without init value) has a constant value of 0 in block <clapboard_generator>.
Register <color_presence_o_2> equivalent to <color_level_o_4> has been removed
Register <color_presence_o_0> equivalent to <color_level_o_0> has been removed
Register <color_level_o_2> equivalent to <color_level_o_0> has been removed
Register <color_presence_o_1> equivalent to <color_level_o_0> has been removed
WARNING:Xst:1710 - FF/Latch  <status_channel_sticky_7> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_0> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_1> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_2> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_3> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_4> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_5> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_6> (without init value) has a constant value of 1 in block <serial_interface>.
WARNING:Xst:1426 - The value init of the FF/Latch trans_pulse_o hinder the constant cleaning in the block genlock_counter.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch  <trans_tick_delayed> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_6> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_0> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_1> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_2> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_3> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_4> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <trans_count_5> (without init value) has a constant value of 0 in block <genlock_counter>.
WARNING:Xst:1710 - FF/Latch  <trans_tick_o> (without init value) has a constant value of 0 in block <genlock_regen_148>.
WARNING:Xst:1710 - FF/Latch  <error_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_0>.
WARNING:Xst:1710 - FF/Latch  <color_level_o_1> (without init value) has a constant value of 0 in block <grid_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <color_level_o_3> (without init value) has a constant value of 0 in block <grid_generator>.
Register <color_level_o_4> equivalent to <color_level_o_2> has been removed
WARNING:Xst:1710 - FF/Latch  <error_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_1>.
WARNING:Xst:1710 - FF/Latch  <error_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_2>.
WARNING:Xst:1710 - FF/Latch  <error_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_7> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_0> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_1> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_2> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_3> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_4> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_5> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_6> (without init value) has a constant value of 1 in block <serial_interface_3>.
WARNING:Xst:1426 - The value init of the FF/Latch FFd1 hinder the constant cleaning in the block FSM_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0047>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed
WARNING:Xst:1988 - Unit <text_generator>: instances <Mcompar__n0142>, <Mcompar__n0129> of unit <LPM_COMPARE_9> and unit <LPM_COMPARE_10> are dual, second instance is removed
WARNING:Xst:1988 - Unit <text_generator>: instances <Mcompar__n0141>, <Mcompar__n0128> of unit <LPM_COMPARE_14> and unit <LPM_COMPARE_13> are dual, second instance is removed
WARNING:Xst:1988 - Unit <text_generator>: instances <Mcompar__n0137>, <Mcompar__n0131> of unit <LPM_COMPARE_8> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <text_generator>: instances <Mcompar__n0136>, <Mcompar__n0130> of unit <LPM_COMPARE_13> and unit <LPM_COMPARE_14> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0102>, <Mcompar__n0101> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0099>, <Mcompar__n0094> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0098>, <Mcompar__n0095> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0097>, <Mcompar__n0096> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0084>, <Mcompar__n0093> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <index_mux_select_combi_2> (without init value) has a constant value of 0 in block <line_controller>.
WARNING:Xst:1710 - FF/Latch  <insert_now_4> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <insert_now_5> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <insert_now_6> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <insert_now_7> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_pr_line_7> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_pr_line_6> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_pr_line_4> (without init value) has a constant value of 0 in block <audio_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_pr_line_5> (without init value) has a constant value of 0 in block <audio_generator>.
Register <max_pr_line_1> equivalent to <max_pr_line_0> has been removed
Register <HD_Gen_Channel_1/system_controller/f2398> equivalent to <HD_Gen_Channel_1/system_controller/f4m_1484> has been removed
Register <HD_Gen_Channel_1/system_controller/f30> equivalent to <HD_Gen_Channel_1/system_controller/f8g> has been removed
Register <HD_Gen_Channel_1/system_controller/f24> equivalent to <HD_Gen_Channel_1/system_controller/f8g> has been removed
Register <HD_Gen_Channel_2/system_controller/f2398> equivalent to <HD_Gen_Channel_2/system_controller/f4m_1484> has been removed
Register <HD_Gen_Channel_2/system_controller/f30> equivalent to <HD_Gen_Channel_2/system_controller/f8g> has been removed
Register <HD_Gen_Channel_2/system_controller/f24> equivalent to <HD_Gen_Channel_2/system_controller/f8g> has been removed
Register <HD_Gen_Channel_3/system_controller/f2398> equivalent to <HD_Gen_Channel_3/system_controller/f4m_1484> has been removed
Register <HD_Gen_Channel_3/system_controller/f30> equivalent to <HD_Gen_Channel_3/system_controller/f8g> has been removed
Register <HD_Gen_Channel_3/system_controller/f24> equivalent to <HD_Gen_Channel_3/system_controller/f8g> has been removed
Register <HD_Gen_Channel_4/system_controller/f2398> equivalent to <HD_Gen_Channel_4/system_controller/f4m_1484> has been removed
Register <HD_Gen_Channel_4/system_controller/f30> equivalent to <HD_Gen_Channel_4/system_controller/f8g> has been removed
Register <HD_Gen_Channel_4/system_controller/f24> equivalent to <HD_Gen_Channel_4/system_controller/f8g> has been removed
WARNING:Xst:524 - All outputs of the instance <HD_Gen_Channel_4/video_generator_instance/bit_scrambling_b> of the block <scram20_top> are unconnected in block <hd_gen_module>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <HD_Gen_Channel_1/video_generator_instance/bit_scrambling_b> of the block <scram20_top> are unconnected in block <hd_gen_module>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <HD_Gen_Channel_2/video_generator_instance/bit_scrambling_b> of the block <scram20_top> are unconnected in block <hd_gen_module>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <HD_Gen_Channel_3/video_generator_instance/bit_scrambling_b> of the block <scram20_top> are unconnected in block <hd_gen_module>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1710 - FF/Latch  <status_channel_sticky_6> (without init value) has a constant value of 0 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_4> (without init value) has a constant value of 0 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_5> (without init value) has a constant value of 0 in block <serial_interface_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_7> (without init value) has a constant value of 0 in block <serial_interface_3>.
WARNING:Xst:1710 - FF/Latch  <status_channel_sticky_6> (without init value) has a constant value of 0 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_4> (without init value) has a constant value of 0 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_5> (without init value) has a constant value of 0 in block <serial_interface_2>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_7> (without init value) has a constant value of 0 in block <serial_interface_2>.
WARNING:Xst:1710 - FF/Latch  <status_channel_sticky_6> (without init value) has a constant value of 0 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_4> (without init value) has a constant value of 0 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_5> (without init value) has a constant value of 0 in block <serial_interface_1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_7> (without init value) has a constant value of 0 in block <serial_interface_1>.
WARNING:Xst:1710 - FF/Latch  <status_channel_sticky_6> (without init value) has a constant value of 0 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_4> (without init value) has a constant value of 0 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_5> (without init value) has a constant value of 0 in block <serial_interface_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <status_channel_sticky_7> (without init value) has a constant value of 0 in block <serial_interface_0>.
WARNING:Xst:1710 - FF/Latch  <warning_clock_sticky_0> (without init value) has a constant value of 0 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <warning_clock_sticky_1> (without init value) has a constant value of 0 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_0> (without init value) has a constant value of 0 in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <error_clock_sticky_1> (without init value) has a constant value of 0 in block <serial_interface>.

Optimizing unit <hd_gen_module> ...
WARNING:Xst:1426 - The value init of the FF/Latch HD_Gen_Channel_1/video_generator_instance/crosshatch_generation/color_level_o_0 hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch HD_Gen_Channel_2/video_generator_instance/crosshatch_generation/color_level_o_0 hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch HD_Gen_Channel_3/video_generator_instance/crosshatch_generation/color_level_o_0 hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 1.

Optimizing unit <pluge_generator> ...

Optimizing unit <color_lut> ...

Optimizing unit <luma_ramp_generator> ...

Optimizing unit <system_parameters> ...

Optimizing unit <line_controller> ...

Optimizing unit <checkfield_generator> ...
WARNING:Xst:1426 - The value init of the FF/Latch chroma_o_9 hinder the constant cleaning in the block checkfield_generator.
   You should achieve better results by setting this init to 1.
Register <chroma_o_8> equivalent to <luma_o_7> has been removed

Optimizing unit <luma_fir_12bit> ...

Optimizing unit <chroma_fir_12bit> ...

Optimizing unit <crc_inserter> ...

Optimizing unit <scram20> ...

Optimizing unit <window_generator> ...

Optimizing unit <parallel_to_pc_backend> ...

Optimizing unit <rocket_io_top> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <colorbar_generator> ...
WARNING:Xst:1426 - The value init of the FF/Latch color_level_o_4 hinder the constant cleaning in the block colorbar_generator.
   You should achieve better results by setting this init to 1.

Optimizing unit <frame_sync_delay> ...

Optimizing unit <audio_generator> ...

Optimizing unit <digital_pll_phase_detector_0> ...

Optimizing unit <scram20_top> ...

Optimizing unit <digital_pll_phase_detector> ...

Optimizing unit <glitch_remover> ...

Optimizing unit <genlock_regen_27_to_148_0> ...

Optimizing unit <digital_pll_0> ...

Optimizing unit <genlock_regen_27_to_148> ...

Optimizing unit <digital_pll> ...

Optimizing unit <serial_interface_3> ...

Optimizing unit <serial_interface_2> ...

Optimizing unit <serial_interface_1> ...

Optimizing unit <audio_lut> ...

Optimizing unit <audio_click_generator> ...

Optimizing unit <clapboard_generator> ...

Optimizing unit <serial_interface_0> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <system_generator> ...

Optimizing unit <luma_chroma_fir_12bit> ...

Optimizing unit <genlock_regen_148_0> ...

Optimizing unit <genlock_counter_0> ...

Optimizing unit <genlock_regen_148> ...

Optimizing unit <genlock_counter> ...
WARNING:Xst:1710 - FF/Latch  <sync_count_1> (without init value) has a constant value of 0 in block <genlock_counter>.

Optimizing unit <serial_interface> ...

Optimizing unit <error_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1426 - The value init of the FF/Latch HD_Gen_Channel_4/video_generator_instance/bit_scrambling_a/scram20_inst/bypassl hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch master_reset_delaying/led_count_2 hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch master_reset_delaying/led_on_2 hinder the constant cleaning in the block hd_gen_module.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch  <HD_Gen_Channel_3/video_generator_instance/bit_scrambling_a/scram20_inst/bypassl> (without init value) has a constant value of 0 in block <hd_gen_module>.
WARNING:Xst:1710 - FF/Latch  <HD_Gen_Channel_2/video_generator_instance/bit_scrambling_a/scram20_inst/bypassl> (without init value) has a constant value of 0 in block <hd_gen_module>.
WARNING:Xst:1710 - FF/Latch  <HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/bypassl> (without init value) has a constant value of 0 in block <hd_gen_module>.
Building and optimizing final netlist ...
Register <HD_Gen_Channel_3/video_generator_instance/checkfield_generation/chroma_o_9> equivalent to <HD_Gen_Channel_3/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/colorbar_index_generation/color_level_o_4> equivalent to <HD_Gen_Channel_3/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/checkfield_generation/chroma_o_9> equivalent to <HD_Gen_Channel_2/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/colorbar_index_generation/color_level_o_4> equivalent to <HD_Gen_Channel_2/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/checkfield_generation/chroma_o_9> equivalent to <HD_Gen_Channel_1/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/colorbar_index_generation/color_level_o_4> equivalent to <HD_Gen_Channel_1/video_generator_instance/crosshatch_generation/color_level_o_0> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/clapboard_index_generation/v_delayed_1> equivalent to <HD_Gen_Channel_3/video_generator_instance/text_generation/v_delayed_1> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/clapboard_index_generation/v_delayed_1> equivalent to <HD_Gen_Channel_2/video_generator_instance/text_generation/v_delayed_1> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/clapboard_index_generation/v_delayed_1> equivalent to <HD_Gen_Channel_1/video_generator_instance/text_generation/v_delayed_1> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_cs/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_0> has been removed
Register <serial_interfacing/glitch_removing_cs/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_0> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_cs/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_0> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_0> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_mosi/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_0> has been removed
Register <serial_interfacing/glitch_removing_mosi/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_0> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_mosi/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_0> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_0> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_sck/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_0> has been removed
Register <serial_interfacing/glitch_removing_sck/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_0> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_sck/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_0> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_0> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_0> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_cs/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_1> has been removed
Register <serial_interfacing/glitch_removing_cs/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_1> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_cs/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_1> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_cs/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_2> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_cs/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_2> has been removed
Register <serial_interfacing/glitch_removing_cs/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_2> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_cs/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_3> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_cs/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_3> has been removed
Register <serial_interfacing/glitch_removing_cs/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_3> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_mosi/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_1> has been removed
Register <serial_interfacing/glitch_removing_mosi/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_1> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_mosi/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_1> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_mosi/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_2> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_mosi/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_2> has been removed
Register <serial_interfacing/glitch_removing_mosi/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_2> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_mosi/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_3> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_mosi/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_3> has been removed
Register <serial_interfacing/glitch_removing_mosi/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_3> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_sck/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_1> has been removed
Register <serial_interfacing/glitch_removing_sck/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_1> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_sck/delayed_signals_1> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_1> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_luma_a/calc_crc_delayed_1> equivalent to <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_chroma_a/calc_crc_delayed_1> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_luma_a/calc_crc_delayed_1> equivalent to <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_chroma_a/calc_crc_delayed_1> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_luma_a/calc_crc_delayed_1> equivalent to <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_chroma_a/calc_crc_delayed_1> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_luma_a/calc_crc_delayed_1> equivalent to <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_chroma_a/calc_crc_delayed_1> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_sck/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_2> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_sck/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_2> has been removed
Register <serial_interfacing/glitch_removing_sck/delayed_signals_2> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_2> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_1> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_1> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_2> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_2> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_cs/delayed_signals_3> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_cs/delayed_signals_3> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_1> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_1> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_2> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_2> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_mosi/delayed_signals_3> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_mosi/delayed_signals_3> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_1> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_1> has been removed
Register <HD_Gen_Channel_1/serial_interfacing/glitch_removing_sck/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_3> has been removed
Register <HD_Gen_Channel_2/serial_interfacing/glitch_removing_sck/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_3> has been removed
Register <serial_interfacing/glitch_removing_sck/delayed_signals_3> equivalent to <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_3> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_2> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_2> has been removed
Register <HD_Gen_Channel_3/serial_interfacing/glitch_removing_sck/delayed_signals_3> equivalent to <HD_Gen_Channel_4/serial_interfacing/glitch_removing_sck/delayed_signals_3> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_0> equivalent to <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_0> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_0> equivalent to <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_0> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_0> equivalent to <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_0> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_0> equivalent to <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_0> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_1> equivalent to <HD_Gen_Channel_3/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_1> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_1> equivalent to <HD_Gen_Channel_2/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_1> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_1> equivalent to <HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_1> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_luma_a/insert_crc_1> equivalent to <HD_Gen_Channel_4/video_generator_instance/system_generation/CRC_insertion_chroma_a/insert_crc_1> has been removed
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 100.
Optimizing block <hd_gen_module> to meet ratio 100 (+ 5) of 9280 slices :
Area constraint is met for block <hd_gen_module>, final ratio is 92.
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_10 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_11 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_4 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_5 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_6 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_7 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_9 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/system_generation/filter_force_black_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_10 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_11 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_4 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_5 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_6 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_7 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_9 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/system_generation/filter_force_black_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_10 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_11 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_4 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_5 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_6 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_7 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_9 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_10 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_4 has been replicated 1 time(s)
FlipFlop master_reset_delaying/reset_o_3 has been replicated 2 time(s)
FlipFlop clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/zsync has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/bit_count_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/zsync has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/bit_count_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/sec_transfer_to_1485/sync_clean_o has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/secm_transfer_to_1485/sync_clean_o has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/secm_transfer_to_1484/sync_clean_o has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/f8g_genlock/pll_ref has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop clock_and_genlock_control/f4m_genlock/pll_ref has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hd_gen_module.ngr
Top Level Output File Name         : hd_gen_module
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 62

Macro Statistics :
# ROMs                             : 9
#      16x10-bit ROM               : 4
#      32x6-bit ROM                : 5
# Registers                        : 3374
#      1-bit register              : 2686
#      10-bit register             : 91
#      11-bit register             : 20
#      12-bit register             : 80
#      13-bit register             : 30
#      14-bit register             : 6
#      16-bit register             : 15
#      18-bit register             : 19
#      19-bit register             : 6
#      2-bit register              : 20
#      20-bit register             : 58
#      21-bit register             : 9
#      22-bit register             : 6
#      23-bit register             : 24
#      24-bit register             : 22
#      3-bit register              : 41
#      4-bit register              : 74
#      5-bit register              : 30
#      6-bit register              : 17
#      7-bit register              : 2
#      8-bit register              : 89
#      9-bit register              : 29
# Counters                         : 32
#      11-bit down counter         : 8
#      11-bit up counter           : 4
#      12-bit up counter           : 7
#      16-bit up counter           : 5
#      24-bit down counter         : 4
#      7-bit up counter            : 4
# Shift Registers                  : 112
#      17-bit shift register       : 3
#      3-bit shift register        : 73
#      4-bit shift register        : 36
# Multiplexers                     : 648
#      1-bit 4-to-1 multiplexer    : 530
#      1-bit 8-to-1 multiplexer    : 8
#      11-bit 4-to-1 multiplexer   : 7
#      12-bit 4-to-1 multiplexer   : 18
#      13-bit 4-to-1 multiplexer   : 3
#      18-bit 4-to-1 multiplexer   : 16
#      2-bit 4-to-1 multiplexer    : 10
#      20-bit 4-to-1 multiplexer   : 3
#      26-bit 4-to-1 multiplexer   : 3
#      3-bit 8-to-1 multiplexer    : 6
#      5-bit 4-to-1 multiplexer    : 8
#      6-bit 4-to-1 multiplexer    : 8
#      8-bit 4-to-1 multiplexer    : 28
# Tristates                        : 6
#      1-bit tristate buffer       : 6
# Logic shifters                   : 4
#      2-bit shifter logical right : 4
# Adders/Subtractors               : 168
#      11-bit adder                : 8
#      11-bit addsub               : 11
#      11-bit subtractor           : 3
#      12-bit subtractor           : 4
#      13-bit adder                : 27
#      14-bit adder                : 3
#      14-bit addsub               : 3
#      16-bit adder                : 5
#      17-bit adder                : 2
#      18-bit addsub               : 3
#      19-bit adder                : 3
#      21-bit adder                : 6
#      22-bit adder                : 2
#      23-bit adder                : 6
#      24-bit adder                : 18
#      6-bit adder                 : 3
#      6-bit subtractor            : 11
#      7-bit subtractor            : 4
#      8-bit adder                 : 12
#      8-bit subtractor            : 4
#      9-bit adder                 : 28
#      9-bit subtractor            : 2
# Multipliers                      : 3
#      3x3-bit multiplier          : 3
# Comparators                      : 148
#      10-bit comparator equal     : 13
#      10-bit comparator not equal : 7
#      11-bit comparator equal     : 40
#      11-bit comparator not equal : 28
#      12-bit comparator equal     : 3
#      12-bit comparator not equal : 4
#      14-bit comparator equal     : 3
#      14-bit comparator less      : 3
#      18-bit comparator less      : 3
#      18-bit comparator lessequal : 3
#      3-bit comparator less       : 3
#      4-bit comparator equal      : 8
#      4-bit comparator not equal  : 8
#      5-bit comparator less       : 6
#      6-bit comparator equal      : 2
#      6-bit comparator less       : 3
#      7-bit comparator equal      : 11
# Xors                             : 341
#      1-bit xor16                 : 8
#      1-bit xor22                 : 3
#      1-bit xor3                  : 198
#      1-bit xor4                  : 27
#      1-bit xor5                  : 32
#      1-bit xor6                  : 14
#      1-bit xor7                  : 3
#      1-bit xor8                  : 53
#      1-bit xor9                  : 3

Cell Usage :
# BELS                             : 20292
#      GND                         : 9
#      INV                         : 535
#      LUT1                        : 545
#      LUT2                        : 2898
#      LUT3                        : 2714
#      LUT4                        : 7563
#      MUXCY                       : 2897
#      MUXF5                       : 725
#      MUXF6                       : 111
#      VCC                         : 1
#      XORCY                       : 2294
# FlipFlops/Latches                : 8467
#      FD                          : 203
#      FDC                         : 38
#      FDCE                        : 2391
#      FDCPE                       : 9
#      FDE                         : 4338
#      FDP                         : 16
#      FDPE                        : 50
#      FDR                         : 175
#      FDRE                        : 582
#      FDRS                        : 33
#      FDRSE                       : 160
#      FDS                         : 223
#      FDSE                        : 249
# RAMS                             : 8
#      RAMB16_S36                  : 3
#      RAMB16_S9_S9                : 5
# Shifters                         : 109
#      SRL16E                      : 109
# Clock Buffers                    : 7
#      BUFG                        : 3
#      BUFGMUX                     : 4
# IO Buffers                       : 52
#      IBUF                        : 6
#      IBUFG                       : 1
#      IBUFGDS                     : 2
#      OBUF                        : 37
#      OBUFT                       : 6
# MULTs                            : 33
#      MULT18X18                   : 33
# GigabitIOs                       : 4
#      GT_CUSTOM                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                    8273  out of   9280    89%  
 Number of Slice Flip Flops:          8467  out of  18560    45%  
 Number of 4 input LUTs:             13829  out of  18560    74%  
 Number of bonded IOBs:                 62  out of    556    11%  
 Number of BRAMs:                        8  out of     88     9%  
 Number of MULT18X18s:                  33  out of     88    37%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of GTs:                          4  out of      8    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_27_i                           | IBUFG+BUFG             | 1141  |
brefclk_p_i                        | IBUFGDS+BUFGMUX        | 7245  |
brefclk2_p_i                       | IBUFGDS+BUFG           | 203   |
XST_GND:G                          | NONE                   | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.372ns (Maximum Frequency: 87.934MHz)
   Minimum input arrival time before clock: 1.947ns
   Maximum output required time after clock: 5.869ns
   Maximum combinational path delay: 1.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_27_i'
  Clock period: 8.980ns (frequency: 111.359MHz)
  Total number of paths / destination ports: 38789 / 2375
-------------------------------------------------------------------------
Delay:               8.980ns (Levels of Logic = 10)
  Source:            serial_interfacing/adr_count_14 (FF)
  Destination:       serial_interfacing/miso_register_5 (FF)
  Source Clock:      clk_27_i rising
  Destination Clock: clk_27_i rising

  Data Path: serial_interfacing/adr_count_14 to serial_interfacing/miso_register_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            5   0.374   0.646  serial_interfacing/adr_count_14 (serial_interfacing/adr_count_14)
     LUT4:I0->O            1   0.313   0.418  serial_interfacing/Ker2329 (CHOICE11243)
     LUT4:I2->O            1   0.313   0.440  serial_interfacing/Ker2338_SW0 (N22399)
     LUT4:I3->O            3   0.313   0.517  serial_interfacing/Ker2338 (N10793)
     LUT4:I3->O            7   0.313   0.663  serial_interfacing/Ker281 (serial_interfacing/N28)
     LUT3:I1->O            8   0.313   0.705  serial_interfacing/_n00921 (serial_interfacing/_n0092)
     LUT3:I0->O            1   0.313   0.440  serial_interfacing/_n0021<3>10 (CHOICE12499)
     LUT4:I3->O            1   0.313   0.440  serial_interfacing/_n0021<3>20 (CHOICE12501)
     LUT4:I3->O            1   0.313   0.533  serial_interfacing/_n0021<3>39 (CHOICE12505)
     LUT3:I0->O            1   0.313   0.440  serial_interfacing/_n0021<3>82_SW0 (N21708)
     LUT4:I3->O            1   0.313   0.000  serial_interfacing/_n0021<3>82 (N13755)
     FDSE:D                    0.234          serial_interfacing/miso_register_3
    ----------------------------------------
    Total                      8.980ns (3.738ns logic, 5.242ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'brefclk_p_i'
  Clock period: 11.372ns (frequency: 87.934MHz)
  Total number of paths / destination ports: 155840 / 14879
-------------------------------------------------------------------------
Delay:               11.372ns (Levels of Logic = 12)
  Source:            HD_Gen_Channel_3/video_generator_instance/audio_generation/state_count_0 (FF)
  Destination:       HD_Gen_Channel_3/video_generator_instance/audio_generation/audiochroma_o_9 (FF)
  Source Clock:      brefclk_p_i rising
  Destination Clock: brefclk_p_i rising

  Data Path: HD_Gen_Channel_3/video_generator_instance/audio_generation/state_count_0 to HD_Gen_Channel_3/video_generator_instance/audio_generation/audiochroma_o_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            52   0.374   0.966  HD_Gen_Channel_3/video_generator_instance/audio_generation/state_count_0 (HD_Gen_Channel_3/video_generator_instance/audio_generation/state_count_0)
     LUT2:I0->O            7   0.313   0.690  HD_Gen_Channel_3/video_generator_instance/audio_generation/Ker1401 (HD_Gen_Channel_3/video_generator_instance/audio_generation/N140)
     LUT4:I0->O            1   0.313   0.533  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n163315 (HD_Gen_Channel_3/video_generator_instance/audio_generation/CHOICE4122)
     LUT3:I0->O            1   0.313   0.440  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n163349_SW0 (N21972)
     LUT4:I3->O            2   0.313   0.473  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n163349 (HD_Gen_Channel_3/video_generator_instance/audio_generation/CHOICE4130)
     LUT4:I2->O            3   0.313   0.610  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n1633152 (HD_Gen_Channel_3/video_generator_instance/audio_generation/CHOICE4150)
     LUT2:I0->O            5   0.313   0.646  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n1633220 (HD_Gen_Channel_3/video_generator_instance/audio_generation/audio_chroma<3>)
     LUT4:I0->O            1   0.313   0.533  HD_Gen_Channel_3/video_generator_instance/audio_generation/Mxor__n0107_Xo<5>1 (HD_Gen_Channel_3/video_generator_instance/audio_generation/Mxor__n0107_Xo<5>)
     LUT4:I0->O            3   0.313   0.583  HD_Gen_Channel_3/video_generator_instance/audio_generation/Mxor__n0107_Xo<6>1 (HD_Gen_Channel_3/video_generator_instance/audio_generation/_n0108<0>)
     LUT3:I1->O            2   0.313   0.588  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n1709211 (HD_Gen_Channel_3/video_generator_instance/audio_generation/audio_chroma<8>)
     LUT3:I0->O            1   0.313   0.506  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n0426<9>267_SW0 (N21908)
     LUT4:I1->O            1   0.313   0.440  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n0426<9>267 (HD_Gen_Channel_3/video_generator_instance/audio_generation/CHOICE4281)
     LUT4:I3->O            1   0.313   0.000  HD_Gen_Channel_3/video_generator_instance/audio_generation/_n0426<9>396 (HD_Gen_Channel_3/video_generator_instance/audio_generation/_n0426<9>)
     FDCE:D                    0.234          HD_Gen_Channel_3/video_generator_instance/audio_generation/audiochroma_o_9
    ----------------------------------------
    Total                     11.372ns (4.364ns logic, 7.008ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'brefclk2_p_i'
  Clock period: 5.125ns (frequency: 195.122MHz)
  Total number of paths / destination ports: 5744 / 374
-------------------------------------------------------------------------
Delay:               5.125ns (Levels of Logic = 4)
  Source:            clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_1 (FF)
  Destination:       clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_8 (FF)
  Source Clock:      brefclk2_p_i rising
  Destination Clock: brefclk2_p_i rising

  Data Path: clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_1 to clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.374   0.610  clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_1 (clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_1)
     LUT3:I0->O            1   0.313   0.506  clock_and_genlock_control/digital_pll_f1485/phase_detector/_n001121 (CHOICE10447)
     LUT4:I1->O            1   0.313   0.440  clock_and_genlock_control/digital_pll_f1485/phase_detector/_n001128_SW0 (N22439)
     LUT4:I3->O            3   0.313   0.467  clock_and_genlock_control/digital_pll_f1485/phase_detector/_n001128 (clock_and_genlock_control/digital_pll_f1485/phase_detector/period_end_delayed<0>)
     MUXF5:S->O            9   0.619   0.587  clock_and_genlock_control/digital_pll_f1485/phase_detector/_n00131 (clock_and_genlock_control/digital_pll_f1485/phase_detector/_n0013)
     FDS:S                     0.583          clock_and_genlock_control/digital_pll_f1485/phase_detector/phase_count_7
    ----------------------------------------
    Total                      5.125ns (2.515ns logic, 2.610ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_27_i'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.947ns (Levels of Logic = 1)
  Source:            cs1_i (PAD)
  Destination:       master_reset_delaying/glitch_removing_led_off/delayed_signals_0 (FF)
  Destination Clock: clk_27_i rising

  Data Path: cs1_i to master_reset_delaying/glitch_removing_led_off/delayed_signals_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.445  cs1_i_IBUF (cs1_i_IBUF)
     FDR:R                     0.583          master_reset_delaying/glitch_removing_led_off/delayed_signals_0
    ----------------------------------------
    Total                      1.947ns (1.502ns logic, 0.445ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_27_i'
  Total number of paths / destination ports: 71 / 15
-------------------------------------------------------------------------
Offset:              5.869ns (Levels of Logic = 3)
  Source:            HD_Gen_Channel_3/system_controller/actual_system_8 (FF)
  Destination:       sd_zhd_3_o (PAD)
  Source Clock:      clk_27_i rising

  Data Path: HD_Gen_Channel_3/system_controller/actual_system_8 to sd_zhd_3_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             58   0.374   0.976  HD_Gen_Channel_3/system_controller/actual_system_8 (HD_Gen_Channel_3/system_controller/actual_system_8)
     LUT4:I0->O            2   0.313   0.495  HD_Gen_Channel_3/video_generator_instance/payload_insertion/insert_line1<10>1 (N807)
     LUT4:I3->O            7   0.313   0.547  HD_Gen_Channel_3/video_generator_instance/payload_insertion/insert_line1<10>2 (HD_Gen_Channel_3/video_generator_instance/payload_insertion/insert_line1<10>)
     OBUF:I->O                 2.851          sd_zhd_3_o_OBUF (sd_zhd_3_o)
    ----------------------------------------
    Total                      5.869ns (3.851ns logic, 2.018ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brefclk2_p_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/zsync_1 (FF)
  Destination:       blue_o<5> (PAD)
  Source Clock:      brefclk2_p_i rising

  Data Path: clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/zsync_1 to blue_o<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.374   0.390  clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/zsync_1 (clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/zsync_1)
     OBUF:I->O                 2.851          blue_o_5_OBUF (blue_o<5>)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brefclk_p_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/zsync_1 (FF)
  Destination:       blue_o<2> (PAD)
  Source Clock:      brefclk_p_i rising

  Data Path: clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/zsync_1 to blue_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.374   0.390  clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/zsync_1 (clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/zsync_1)
     OBUF:I->O                 2.851          blue_o_2_OBUF (blue_o<2>)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               1.422ns (Levels of Logic = 1)
  Source:            brefclk_p_i (PAD)
  Destination:       HD_Gen_Channel_4/clock_selecting:I0 (PAD)

  Data Path: brefclk_p_i to HD_Gen_Channel_4/clock_selecting:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          5   0.919   0.503  diff_buf_brefclk (brefclk)
    BUFGMUX:I0                 0.000          HD_Gen_Channel_2/clock_selecting
    ----------------------------------------
    Total                      1.422ns (0.919ns logic, 0.503ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
CPU : 414.81 / 417.62 s | Elapsed : 414.00 / 416.00 s
 
--> 

Total memory usage is 294768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3481 (2947 filtered)
Number of infos    :   10 (   0 filtered)

