Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Sim_behav --prj H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.sim/sim_1/behav/Sim.prj xil_defaultlib.Sim 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-664] expression has 13 elements ; expected 3 [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sim_1/new/Sim.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sim in library work failed.
