// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/28/2016 21:33:56"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module OV7670Hardware (
	Clock,
	NotReset,
	CAM_PCLK,
	CAM_VSYNC,
	CAM_HREF,
	CAM_D,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CAM_XCLK);
input 	Clock;
input 	NotReset;
input 	CAM_PCLK;
input 	CAM_VSYNC;
input 	CAM_HREF;
input 	[7:0] CAM_D;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	CAM_XCLK;

// Design Ports Information
// VGA_HS	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CAM_XCLK	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CAM_D[6]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[5]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[4]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[3]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[1]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NotReset	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_PCLK	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_VSYNC	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_D[7]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAM_HREF	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OV7670_v_fast.sdo");
// synopsys translate_on

wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ;
wire \vga|vc[8]~26_combout ;
wire \vga|Add2~4_combout ;
wire \vga|Add2~10_combout ;
wire \vga|Add3~0_combout ;
wire \vga|Add3~6_combout ;
wire \vga|Add3~8_combout ;
wire \vga|Add2~19 ;
wire \vga|Add2~20_combout ;
wire \vga|Add3~10_combout ;
wire \vga|Add3~12_combout ;
wire \vga|Add3~17 ;
wire \vga|Add3~18_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ;
wire \OV7670|CurrentReadBuffer~regout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ;
wire \vga|Read~1_combout ;
wire \vga|Add4~3_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0_combout ;
wire \OV7670|CurrentReadBuffer~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ;
wire \OV7670|Selector1~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ;
wire \OV7670|CamClock|state.01~clkctrl_outclk ;
wire \vga|hc[0]~11 ;
wire \vga|hc[1]~12_combout ;
wire \NotReset~combout ;
wire \vga|hc[0]~10_combout ;
wire \vga|LessThan0~0_combout ;
wire \vga|LessThan0~1_combout ;
wire \vga|LessThan0~2_combout ;
wire \vga|hc[1]~13 ;
wire \vga|hc[2]~14_combout ;
wire \vga|hc[2]~15 ;
wire \vga|hc[3]~16_combout ;
wire \vga|hc[3]~17 ;
wire \vga|hc[4]~18_combout ;
wire \vga|hc[4]~19 ;
wire \vga|hc[5]~20_combout ;
wire \vga|hc[5]~21 ;
wire \vga|hc[6]~23 ;
wire \vga|hc[7]~24_combout ;
wire \vga|hc[7]~25 ;
wire \vga|hc[8]~26_combout ;
wire \vga|hc[8]~27 ;
wire \vga|hc[9]~28_combout ;
wire \vga|hc[6]~22_combout ;
wire \vga|LessThan2~0_combout ;
wire \vga|LessThan2~1_combout ;
wire \vga|vc[0]~11 ;
wire \vga|vc[1]~12_combout ;
wire \vga|vc[4]~19 ;
wire \vga|vc[5]~20_combout ;
wire \vga|vc[5]~21 ;
wire \vga|vc[6]~23 ;
wire \vga|vc[7]~24_combout ;
wire \vga|vc[7]~25 ;
wire \vga|vc[8]~27 ;
wire \vga|vc[9]~28_combout ;
wire \vga|vc[6]~22_combout ;
wire \vga|Read~0_combout ;
wire \vga|LessThan1~0_combout ;
wire \vga|vc[1]~13 ;
wire \vga|vc[2]~14_combout ;
wire \vga|vc[2]~15 ;
wire \vga|vc[3]~16_combout ;
wire \vga|vc[3]~17 ;
wire \vga|vc[4]~18_combout ;
wire \vga|LessThan3~0_combout ;
wire \vga|LessThan3~1_combout ;
wire \vga|vga_blank~combout ;
wire \vga|Add4~0_combout ;
wire \vga|Add4~1_combout ;
wire \vga|Add2~1 ;
wire \vga|Add2~3 ;
wire \vga|Add2~5 ;
wire \vga|Add2~7 ;
wire \vga|Add2~9 ;
wire \vga|Add2~11 ;
wire \vga|Add2~13 ;
wire \vga|Add2~15 ;
wire \vga|Add2~16_combout ;
wire \vga|Add2~17 ;
wire \vga|Add2~18_combout ;
wire \vga|Add2~12_combout ;
wire \vga|Add2~14_combout ;
wire \vga|Add2~6_combout ;
wire \vga|Add2~8_combout ;
wire \vga|Add2~0_combout ;
wire \vga|Add3~1 ;
wire \vga|Add3~3 ;
wire \vga|Add3~5 ;
wire \vga|Add3~7 ;
wire \vga|Add3~9 ;
wire \vga|Add3~11 ;
wire \vga|Add3~13 ;
wire \vga|Add3~15 ;
wire \vga|Add3~16_combout ;
wire \vga|Add3~14_combout ;
wire \vga|Add3~4_combout ;
wire \vga|Add3~2_combout ;
wire \vga|Add4~2_combout ;
wire \vga|Add2~2_combout ;
wire \vga|Add4~4_combout ;
wire \vga|Add5~1 ;
wire \vga|Add5~3 ;
wire \vga|Add5~5 ;
wire \vga|Add5~7 ;
wire \vga|Add5~9 ;
wire \vga|Add5~11 ;
wire \vga|Add5~13 ;
wire \vga|Add5~15 ;
wire \vga|Add5~17 ;
wire \vga|Add5~19 ;
wire \vga|Add5~21 ;
wire \vga|Add5~22_combout ;
wire \vga|Add5~18_combout ;
wire \vga|Add5~20_combout ;
wire \vga|Add5~12_combout ;
wire \OV7670|Count[0]~19_combout ;
wire \OV7670|State~16_combout ;
wire \OV7670|State.100~regout ;
wire \OV7670|State~12_combout ;
wire \OV7670|State.101~regout ;
wire \CAM_VSYNC~combout ;
wire \OV7670|VSYNCReg~feeder_combout ;
wire \OV7670|VSYNCReg~regout ;
wire \OV7670|State~14_combout ;
wire \CAM_HREF~combout ;
wire \OV7670|HREFReg~regout ;
wire \OV7670|State~13_combout ;
wire \OV7670|State~15_combout ;
wire \OV7670|State.000~regout ;
wire \OV7670|always5~0_combout ;
wire \OV7670|Selector1~2_combout ;
wire \OV7670|State.001~regout ;
wire \OV7670|Selector2~0_combout ;
wire \OV7670|State.010~regout ;
wire \OV7670|State~11_combout ;
wire \OV7670|State.011~regout ;
wire \OV7670|WriteBuffer1~0_combout ;
wire \OV7670|Count[11]~51_combout ;
wire \OV7670|Count[0]~20 ;
wire \OV7670|Count[1]~22 ;
wire \OV7670|Count[2]~23_combout ;
wire \OV7670|Count[2]~24 ;
wire \OV7670|Count[3]~26 ;
wire \OV7670|Count[4]~27_combout ;
wire \OV7670|Count[4]~28 ;
wire \OV7670|Count[5]~30 ;
wire \OV7670|Count[6]~31_combout ;
wire \OV7670|Count[6]~32 ;
wire \OV7670|Count[7]~33_combout ;
wire \OV7670|Count[7]~34 ;
wire \OV7670|Count[8]~35_combout ;
wire \OV7670|Count[8]~36 ;
wire \OV7670|Count[9]~37_combout ;
wire \OV7670|Count[9]~38 ;
wire \OV7670|Count[10]~39_combout ;
wire \OV7670|Count[10]~40 ;
wire \OV7670|Count[11]~41_combout ;
wire \OV7670|Count[11]~42 ;
wire \OV7670|Count[12]~43_combout ;
wire \OV7670|CurrentBuffer~0_combout ;
wire \OV7670|CurrentBuffer~regout ;
wire \OV7670|Count[12]~44 ;
wire \OV7670|Count[13]~45_combout ;
wire \OV7670|Count[13]~46 ;
wire \OV7670|Count[14]~47_combout ;
wire \OV7670|Count[14]~48 ;
wire \OV7670|Count[15]~50 ;
wire \OV7670|Count[16]~53 ;
wire \OV7670|Count[17]~54_combout ;
wire \OV7670|Count[17]~55 ;
wire \OV7670|Count[18]~56_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ;
wire \OV7670|Count[16]~52_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \CAM_PCLK~combout ;
wire \vga|Add5~10_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ;
wire \vga|Add5~16_combout ;
wire \vga|Add5~14_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0_combout ;
wire \vga|hc[4]~_wirecell_combout ;
wire \vga|Add4~5_combout ;
wire \vga|Add4~6_combout ;
wire \vga|Add5~0_combout ;
wire \vga|Add5~2_combout ;
wire \vga|Add5~4_combout ;
wire \vga|Add5~6_combout ;
wire \vga|Add5~8_combout ;
wire \OV7670|DataIn[7]~feeder_combout ;
wire \OV7670|Count[1]~21_combout ;
wire \OV7670|Count[3]~25_combout ;
wire \OV7670|Count[5]~29_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ;
wire \OV7670|BufferData~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ;
wire \OV7670|Count[15]~49_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ;
wire \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ;
wire \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ;
wire \OV7670|BufferData~0_combout ;
wire \OV7670|BufferData~2_combout ;
wire \vga|red[0]~0_combout ;
wire \vga|red[0]~1_combout ;
wire \vga|LessThan4~0_combout ;
wire \vga|vc[0]~10_combout ;
wire \vga|Read~2_combout ;
wire \vga|red[0]~2_combout ;
wire \OV7670|CamClock|state.00~feeder_combout ;
wire \OV7670|CamClock|state.00~regout ;
wire \OV7670|CamClock|counter~0_combout ;
wire \OV7670|CamClock|nextState.10~0_combout ;
wire \OV7670|CamClock|state.10~regout ;
wire \OV7670|CamClock|nextState.01~0_combout ;
wire \OV7670|CamClock|state.01~regout ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w ;
wire [6:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w ;
wire [3:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w ;
wire [7:0] \CAM_D~combout ;
wire [9:0] \vga|vc ;
wire [18:0] \OV7670|Count ;
wire [3:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w ;
wire [0:0] \OV7670|CamClock|counter ;
wire [9:0] \vga|hc ;
wire [7:0] \OV7670|DataIn ;

wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus ;
wire [0:0] \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus ;

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout  = \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus [0];

assign \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout  = \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus [0];

// Location: LCFF_X52_Y34_N17
cycloneii_lcell_ff \vga|vc[8] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[8]~26_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [8]));

// Location: M4K_X64_Y36
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y46
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y37
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y45
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y44
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y48
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y20
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y44
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y18
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y30
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y38
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y40
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y22
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y31
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y28
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y45
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y39
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y23
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y21
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y31
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y32
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y47
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y47
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y35
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y33
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y33
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y21
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y22
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y19
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y39
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y34
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y41
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y34
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y31
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y50
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y48
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y26
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y44
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y20
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y37
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y13
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y18
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y41
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y32
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y35
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y40
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y25
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y39
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y46
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y40
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y29
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y35
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y42
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y43
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y29
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y42
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y16
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y12
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y44
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y48
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y27
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y38
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y15
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y28
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y14
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y16
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y33
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y26
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y18
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y32
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y22
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y20
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y25
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y22
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y38
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y45
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y29
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y20
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y23
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y11
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y37
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y35
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y43
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y34
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y10
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y17
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y42
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y34
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y14
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y21
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y39
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w [3]),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y12
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y49
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y47
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y38
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y37
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y35
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y50
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y36
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y42
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y41
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y19
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y33
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X84_Y30
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
cycloneii_lcell_comb \vga|vc[8]~26 (
// Equation(s):
// \vga|vc[8]~26_combout  = (\vga|vc [8] & (\vga|vc[7]~25  $ (GND))) # (!\vga|vc [8] & (!\vga|vc[7]~25  & VCC))
// \vga|vc[8]~27  = CARRY((\vga|vc [8] & !\vga|vc[7]~25 ))

	.dataa(\vga|vc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[7]~25 ),
	.combout(\vga|vc[8]~26_combout ),
	.cout(\vga|vc[8]~27 ));
// synopsys translate_off
defparam \vga|vc[8]~26 .lut_mask = 16'hA50A;
defparam \vga|vc[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneii_lcell_comb \vga|Add2~4 (
// Equation(s):
// \vga|Add2~4_combout  = (\vga|vc [2] & (\vga|Add2~3  $ (GND))) # (!\vga|vc [2] & (!\vga|Add2~3  & VCC))
// \vga|Add2~5  = CARRY((\vga|vc [2] & !\vga|Add2~3 ))

	.dataa(vcc),
	.datab(\vga|vc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~3 ),
	.combout(\vga|Add2~4_combout ),
	.cout(\vga|Add2~5 ));
// synopsys translate_off
defparam \vga|Add2~4 .lut_mask = 16'hC30C;
defparam \vga|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneii_lcell_comb \vga|Add2~10 (
// Equation(s):
// \vga|Add2~10_combout  = (\vga|vc [5] & (\vga|Add2~9  & VCC)) # (!\vga|vc [5] & (!\vga|Add2~9 ))
// \vga|Add2~11  = CARRY((!\vga|vc [5] & !\vga|Add2~9 ))

	.dataa(vcc),
	.datab(\vga|vc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~9 ),
	.combout(\vga|Add2~10_combout ),
	.cout(\vga|Add2~11 ));
// synopsys translate_off
defparam \vga|Add2~10 .lut_mask = 16'hC303;
defparam \vga|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneii_lcell_comb \vga|Add3~0 (
// Equation(s):
// \vga|Add3~0_combout  = (\vga|Add2~4_combout  & (\vga|Add2~0_combout  $ (VCC))) # (!\vga|Add2~4_combout  & (\vga|Add2~0_combout  & VCC))
// \vga|Add3~1  = CARRY((\vga|Add2~4_combout  & \vga|Add2~0_combout ))

	.dataa(\vga|Add2~4_combout ),
	.datab(\vga|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add3~0_combout ),
	.cout(\vga|Add3~1 ));
// synopsys translate_off
defparam \vga|Add3~0 .lut_mask = 16'h6688;
defparam \vga|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneii_lcell_comb \vga|Add3~6 (
// Equation(s):
// \vga|Add3~6_combout  = (\vga|Add2~10_combout  & ((\vga|Add2~6_combout  & (\vga|Add3~5  & VCC)) # (!\vga|Add2~6_combout  & (!\vga|Add3~5 )))) # (!\vga|Add2~10_combout  & ((\vga|Add2~6_combout  & (!\vga|Add3~5 )) # (!\vga|Add2~6_combout  & ((\vga|Add3~5 ) # 
// (GND)))))
// \vga|Add3~7  = CARRY((\vga|Add2~10_combout  & (!\vga|Add2~6_combout  & !\vga|Add3~5 )) # (!\vga|Add2~10_combout  & ((!\vga|Add3~5 ) # (!\vga|Add2~6_combout ))))

	.dataa(\vga|Add2~10_combout ),
	.datab(\vga|Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~5 ),
	.combout(\vga|Add3~6_combout ),
	.cout(\vga|Add3~7 ));
// synopsys translate_off
defparam \vga|Add3~6 .lut_mask = 16'h9617;
defparam \vga|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneii_lcell_comb \vga|Add3~8 (
// Equation(s):
// \vga|Add3~8_combout  = ((\vga|Add2~8_combout  $ (\vga|Add2~12_combout  $ (!\vga|Add3~7 )))) # (GND)
// \vga|Add3~9  = CARRY((\vga|Add2~8_combout  & ((\vga|Add2~12_combout ) # (!\vga|Add3~7 ))) # (!\vga|Add2~8_combout  & (\vga|Add2~12_combout  & !\vga|Add3~7 )))

	.dataa(\vga|Add2~8_combout ),
	.datab(\vga|Add2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~7 ),
	.combout(\vga|Add3~8_combout ),
	.cout(\vga|Add3~9 ));
// synopsys translate_off
defparam \vga|Add3~8 .lut_mask = 16'h698E;
defparam \vga|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneii_lcell_comb \vga|Add2~18 (
// Equation(s):
// \vga|Add2~18_combout  = (\vga|vc [9] & (\vga|Add2~17  & VCC)) # (!\vga|vc [9] & (!\vga|Add2~17 ))
// \vga|Add2~19  = CARRY((!\vga|vc [9] & !\vga|Add2~17 ))

	.dataa(vcc),
	.datab(\vga|vc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~17 ),
	.combout(\vga|Add2~18_combout ),
	.cout(\vga|Add2~19 ));
// synopsys translate_off
defparam \vga|Add2~18 .lut_mask = 16'hC303;
defparam \vga|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneii_lcell_comb \vga|Add2~20 (
// Equation(s):
// \vga|Add2~20_combout  = !\vga|Add2~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~19 ),
	.combout(\vga|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add2~20 .lut_mask = 16'h0F0F;
defparam \vga|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneii_lcell_comb \vga|Add3~10 (
// Equation(s):
// \vga|Add3~10_combout  = (\vga|Add2~10_combout  & ((\vga|Add2~14_combout  & (\vga|Add3~9  & VCC)) # (!\vga|Add2~14_combout  & (!\vga|Add3~9 )))) # (!\vga|Add2~10_combout  & ((\vga|Add2~14_combout  & (!\vga|Add3~9 )) # (!\vga|Add2~14_combout  & 
// ((\vga|Add3~9 ) # (GND)))))
// \vga|Add3~11  = CARRY((\vga|Add2~10_combout  & (!\vga|Add2~14_combout  & !\vga|Add3~9 )) # (!\vga|Add2~10_combout  & ((!\vga|Add3~9 ) # (!\vga|Add2~14_combout ))))

	.dataa(\vga|Add2~10_combout ),
	.datab(\vga|Add2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~9 ),
	.combout(\vga|Add3~10_combout ),
	.cout(\vga|Add3~11 ));
// synopsys translate_off
defparam \vga|Add3~10 .lut_mask = 16'h9617;
defparam \vga|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneii_lcell_comb \vga|Add3~12 (
// Equation(s):
// \vga|Add3~12_combout  = ((\vga|Add2~16_combout  $ (\vga|Add2~12_combout  $ (!\vga|Add3~11 )))) # (GND)
// \vga|Add3~13  = CARRY((\vga|Add2~16_combout  & ((\vga|Add2~12_combout ) # (!\vga|Add3~11 ))) # (!\vga|Add2~16_combout  & (\vga|Add2~12_combout  & !\vga|Add3~11 )))

	.dataa(\vga|Add2~16_combout ),
	.datab(\vga|Add2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~11 ),
	.combout(\vga|Add3~12_combout ),
	.cout(\vga|Add3~13 ));
// synopsys translate_off
defparam \vga|Add3~12 .lut_mask = 16'h698E;
defparam \vga|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneii_lcell_comb \vga|Add3~16 (
// Equation(s):
// \vga|Add3~16_combout  = ((\vga|Add2~20_combout  $ (\vga|Add2~16_combout  $ (\vga|Add3~15 )))) # (GND)
// \vga|Add3~17  = CARRY((\vga|Add2~20_combout  & (\vga|Add2~16_combout  & !\vga|Add3~15 )) # (!\vga|Add2~20_combout  & ((\vga|Add2~16_combout ) # (!\vga|Add3~15 ))))

	.dataa(\vga|Add2~20_combout ),
	.datab(\vga|Add2~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~15 ),
	.combout(\vga|Add3~16_combout ),
	.cout(\vga|Add3~17 ));
// synopsys translate_off
defparam \vga|Add3~16 .lut_mask = 16'h964D;
defparam \vga|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneii_lcell_comb \vga|Add3~18 (
// Equation(s):
// \vga|Add3~18_combout  = \vga|Add2~20_combout  $ (\vga|Add3~17  $ (!\vga|Add2~18_combout ))

	.dataa(\vga|Add2~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga|Add2~18_combout ),
	.cin(\vga|Add3~17 ),
	.combout(\vga|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add3~18 .lut_mask = 16'h5AA5;
defparam \vga|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 .lut_mask = 16'hB080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 .lut_mask = 16'h5410;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ) # 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ),
	.datac(vcc),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 .lut_mask = 16'h5544;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 .lut_mask = 16'hE020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 .lut_mask = 16'h5410;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 .lut_mask = 16'hFCEC;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4 .lut_mask = 16'hEA4A;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout  & (((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~4_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5 .lut_mask = 16'hADA8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 .lut_mask = 16'hE200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 .lut_mask = 16'h2230;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~8_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 .lut_mask = 16'hCCC8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 .lut_mask = 16'hB800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 .lut_mask = 16'h4540;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout  & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~9_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 .lut_mask = 16'hFCEC;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 .lut_mask = 16'hA280;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout ))))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 .lut_mask = 16'hDAD0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout )))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout  & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout )) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 .lut_mask = 16'hFA0C;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 .lut_mask = 16'hD080;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 .lut_mask = 16'h00E2;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 .lut_mask = 16'hFFAF;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 .lut_mask = 16'hCBC8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout  & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 .lut_mask = 16'hEC2C;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 .lut_mask = 16'h88A0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 .lut_mask = 16'h00CA;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(vcc),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 .lut_mask = 16'hFCFF;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 .lut_mask = 16'h0B08;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 .lut_mask = 16'h00B8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 .lut_mask = 16'h88C0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 .lut_mask = 16'hF2C2;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ) # 
// ((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 .lut_mask = 16'hD8AA;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout  = ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4])

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 .lut_mask = 16'h3B33;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N7
cycloneii_lcell_ff \OV7670|CurrentReadBuffer (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\OV7670|CurrentReadBuffer~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CurrentReadBuffer~regout ));

// Location: LCCOMB_X63_Y33_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout )) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a56~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a58~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 .lut_mask = 16'hEA62;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]) # 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout )))) # (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 .lut_mask = 16'hBA98;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout )))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout  & 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a49~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 .lut_mask = 16'hCEC2;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout  & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout ))) # (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout )))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a51~portadataout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 .lut_mask = 16'hCFA0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 .lut_mask = 16'hC088;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a53~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a52~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 .lut_mask = 16'hADA8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout  & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ) # 
// ((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a55~portadataout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~22_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a54~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 .lut_mask = 16'hBC8C;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ) # 
// ((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a23~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a22~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 .lut_mask = 16'hDA8A;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout )) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout  & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ))) # 
// (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a21~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 .lut_mask = 16'hDC98;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ))

	.dataa(vcc),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 .lut_mask = 16'h0C00;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a31~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a29~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 .lut_mask = 16'hA280;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 .lut_mask = 16'h5410;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(vcc),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 .lut_mask = 16'hFFCF;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a19~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a17~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 .lut_mask = 16'h8C80;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 .lut_mask = 16'h00D8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a27~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a25~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 .lut_mask = 16'hB800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a26~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 .lut_mask = 16'h2230;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~34_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~33_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 .lut_mask = 16'hCCC8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout  & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~30_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 .lut_mask = 16'hFFC8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout )) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a37~portadataout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a36~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 .lut_mask = 16'hEE50;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout  & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout ) # 
// ((!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))) # (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a39~portadataout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a38~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 .lut_mask = 16'hBC8C;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a45~portadataout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a47~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 .lut_mask = 16'hE400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a44~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a46~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 .lut_mask = 16'h5404;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 .lut_mask = 16'hFFAF;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ))))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 .lut_mask = 16'hAFC0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout )))) # (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  & 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 .lut_mask = 16'hAEA4;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ))

	.dataa(vcc),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 .lut_mask = 16'h3000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a15~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 .lut_mask = 16'hC808;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 .lut_mask = 16'h00E4;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~52_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~53_combout ),
	.datac(vcc),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 .lut_mask = 16'hEEFF;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 .lut_mask = 16'h8C80;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 .lut_mask = 16'h2320;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 .lut_mask = 16'hC088;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 .lut_mask = 16'h00D8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ) # 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 .lut_mask = 16'hF0E0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout  & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 .lut_mask = 16'hFFA8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a65~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a67~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 .lut_mask = 16'hA808;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a66~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a64~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 .lut_mask = 16'h4540;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ) # 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout )))

	.dataa(vcc),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~57_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 .lut_mask = 16'h0F0C;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a71~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a69~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 .lut_mask = 16'hA0C0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a70~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a68~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 .lut_mask = 16'h0A0C;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~58_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~59_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 .lut_mask = 16'hFCF8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ),
	.datac(vcc),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 .lut_mask = 16'hCCAA;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 .lut_mask = 16'h7160;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout  & 
// !\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 .lut_mask = 16'h0CAA;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
cycloneii_lcell_comb \vga|Read~1 (
// Equation(s):
// \vga|Read~1_combout  = (\vga|vc [7] & (\vga|vc [5] & (\vga|vc [8] & \vga|vc [6])))

	.dataa(\vga|vc [7]),
	.datab(\vga|vc [5]),
	.datac(\vga|vc [8]),
	.datad(\vga|vc [6]),
	.cin(gnd),
	.combout(\vga|Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Read~1 .lut_mask = 16'h8000;
defparam \vga|Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneii_lcell_comb \vga|Add4~3 (
// Equation(s):
// \vga|Add4~3_combout  = \vga|Add4~0_combout  $ (\vga|hc [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|Add4~0_combout ),
	.datad(\vga|hc [8]),
	.cin(gnd),
	.combout(\vga|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~3 .lut_mask = 16'h0FF0;
defparam \vga|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout  = (\OV7670|CurrentBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ))

	.dataa(vcc),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7 .lut_mask = 16'hC000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout  = (!\vga|Add5~16_combout  & (\vga|Add5~22_combout  & (!\vga|Add5~18_combout  & !\vga|Add5~20_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0 .lut_mask = 16'h0004;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout  & \vga|Add5~12_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2339w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout  = (!\vga|Add5~16_combout  & (!\vga|Add5~20_combout  & !\vga|Add5~18_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0 .lut_mask = 16'h0003;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout  = (!\vga|Add5~12_combout  & !\vga|Add5~14_combout )

	.dataa(vcc),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0 .lut_mask = 16'h0303;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1_combout  = (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout  & \vga|Add5~22_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (\vga|Add5~12_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~12_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2329w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0_combout  = (\vga|Add5~22_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout  & (!\vga|Add5~10_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2319w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2302w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0_combout  = (\vga|Add5~10_combout  & (\vga|Add5~12_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2379w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout  = (!\vga|Add5~12_combout  & \vga|Add5~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|Add5~12_combout ),
	.datad(\vga|Add5~14_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1 .lut_mask = 16'h0F00;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2_combout  = (\vga|Add5~22_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0_combout  = (\vga|Add5~14_combout  & (\vga|Add5~12_combout  & (!\vga|Add5~10_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2369w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0_combout  = (\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2359w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2349w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  = (!\OV7670|Count [18] & (!\OV7670|CurrentBuffer~regout  & ((\OV7670|State.011~regout ) # (\OV7670|State.101~regout ))))

	.dataa(\OV7670|Count [18]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|State.011~regout ),
	.datad(\OV7670|State.101~regout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 .lut_mask = 16'h1110;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  = (!\OV7670|Count [17] & !\OV7670|Count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [17]),
	.datad(\OV7670|Count [15]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 .lut_mask = 16'h000F;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  = (!\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3] = (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] .lut_mask = 16'hF000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout  = (!\vga|Add5~12_combout  & (\vga|Add5~18_combout  & (!\vga|Add5~16_combout  & !\vga|Add5~20_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\vga|Add5~16_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0 .lut_mask = 16'h0004;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1775w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout  = (!\vga|Add5~16_combout  & (\vga|Add5~12_combout  & (\vga|Add5~18_combout  & !\vga|Add5~20_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0 .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3] = (\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3] = (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & !\vga|Add5~22_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0 .lut_mask = 16'h000C;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout  = (\vga|Add5~12_combout  & (!\vga|Add5~20_combout  & \vga|Add5~18_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2 .lut_mask = 16'h0C00;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0_combout  = (\vga|Add5~16_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~16_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0 .lut_mask = 16'hC000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1858w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3] = (!\OV7670|Count [17] & (!\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0_combout  = (\vga|Add5~16_combout  & (\vga|Add5~18_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1838w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & (!\OV7670|Count [17] & (!\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] .lut_mask = 16'h0200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & !\vga|Add5~22_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0 .lut_mask = 16'h0003;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0_combout  = (\vga|Add5~16_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~16_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0 .lut_mask = 16'hC000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1848w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3] = (!\OV7670|Count [14] & (\OV7670|Count [15] & (!\OV7670|Count [17] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Count [17]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & (\vga|Add5~18_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout  & \vga|Add5~16_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~0_combout ),
	.datad(\vga|Add5~16_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & (!\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout  & (!\vga|Add5~16_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(vcc),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0 .lut_mask = 16'h2200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1765w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3] = (!\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] .lut_mask = 16'h0F00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1_combout  = (\vga|Add5~18_combout  & (!\vga|Add5~16_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1745w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (!\vga|Add5~14_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1755w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1734w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3] = (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & !\vga|Add5~22_combout ))

	.dataa(\vga|Add5~14_combout ),
	.datab(vcc),
	.datac(\vga|Add5~10_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2 .lut_mask = 16'h00A0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0_combout  = (\vga|Add5~16_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ))

	.dataa(\vga|Add5~16_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1805w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0 .lut_mask = 16'hA000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1898w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [17] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0_combout  = (\vga|Add5~16_combout  & (\vga|Add5~18_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1878w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ))

	.dataa(vcc),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] .lut_mask = 16'h3000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0 .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1981w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout  = (!\OV7670|Count [13] & (\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0 .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3] = (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout )

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] .lut_mask = 16'hAA00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1961w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3] = (\OV7670|Count [14] & (\OV7670|Count [12] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] .lut_mask = 16'hA000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  = (!\OV7670|Count [18] & (\OV7670|Count [17] & ((\OV7670|State.101~regout ) # (\OV7670|State.011~regout ))))

	.dataa(\OV7670|State.101~regout ),
	.datab(\OV7670|Count [18]),
	.datac(\OV7670|State.011~regout ),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 .lut_mask = 16'h3200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout  & (\OV7670|Count [14] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & (\OV7670|Count [12] & \OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0_combout  = (\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2084w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3] = (\OV7670|Count [14] & (\OV7670|Count [12] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0_combout  = (\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2064w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3] = (\OV7670|Count [14] & (\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] .lut_mask = 16'h0080;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~10_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1931w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3] = (!\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] .lut_mask = 16'h0F00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & (\OV7670|Count [12] & !\OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] .lut_mask = 16'h0080;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & (\OV7670|Count [15] & (!\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3] = (\OV7670|Count [14] & (\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0_combout  = (\vga|Add5~10_combout  & (\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1598w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3] = (!\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  & (\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1608w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  & (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3] = (\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & (\OV7670|Count [12] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1712w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3] = (\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & (\OV7670|Count [12] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout  & (!\vga|Add5~18_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & \vga|Add5~16_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1785w[3]~2_combout ),
	.datab(\vga|Add5~18_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\vga|Add5~16_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1692w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3] = (\OV7670|Count [14] & (!\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0_combout  = (\vga|Add5~12_combout  & (!\vga|Add5~20_combout  & (!\vga|Add5~18_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout 
// )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~20_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1702w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3] = (\OV7670|Count [15] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3] = (!\OV7670|Count [14] & (\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0_combout  = (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout  & (!\vga|Add5~14_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0 .lut_mask = 16'h0008;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1578w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & (\OV7670|Count [12] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0_combout  = (!\vga|Add5~22_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1652w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (!\vga|Add5~14_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1662w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3] = (!\OV7670|Count [14] & (\OV7670|Count [15] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0_combout  = (!\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1641w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [14] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & \OV7670|Count [17])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3] = (\OV7670|Count [17] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2220w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3] = (!\OV7670|Count [14] & (\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & \OV7670|Count [17])))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2199w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout  = (!\OV7670|Count [15] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0 .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3] = (!\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] .lut_mask = 16'h0F00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0_combout  = (!\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2137w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout  = (!\OV7670|Count [15] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1 .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3] = (!\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] .lut_mask = 16'h0F00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout  = (!\vga|Add5~12_combout  & (!\vga|Add5~16_combout  & (\vga|Add5~18_combout  & \vga|Add5~20_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2117w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3] = (\OV7670|Count [17] & (!\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] .lut_mask = 16'h0020;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout  & 
// !\vga|Add5~10_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ),
	.datad(\vga|Add5~10_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0 .lut_mask = 16'h0010;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2106w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3] = (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] .lut_mask = 16'hF000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3] = (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] .lut_mask = 16'hF000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2167w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3] = (\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout )

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] .lut_mask = 16'hAA00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2_combout  = (!\vga|Add5~22_combout  & (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout 
// )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3] = (\OV7670|Count [17] & (!\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2147w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneii_lcell_comb \OV7670|CurrentReadBuffer~0 (
// Equation(s):
// \OV7670|CurrentReadBuffer~0_combout  = (\vga|Read~2_combout  & (((\OV7670|CurrentBuffer~regout )))) # (!\vga|Read~2_combout  & ((\vga|vc [9] & ((\OV7670|CurrentBuffer~regout ))) # (!\vga|vc [9] & (\OV7670|CurrentReadBuffer~regout ))))

	.dataa(\vga|Read~2_combout ),
	.datab(\vga|vc [9]),
	.datac(\OV7670|CurrentReadBuffer~regout ),
	.datad(\OV7670|CurrentBuffer~regout ),
	.cin(gnd),
	.combout(\OV7670|CurrentReadBuffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CurrentReadBuffer~0 .lut_mask = 16'hFE10;
defparam \OV7670|CurrentReadBuffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3] = (!\OV7670|Count [13] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2106w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datac(vcc),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] .lut_mask = 16'h4400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3] = (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2199w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3] = (!\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2220w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  = (\OV7670|Count [13] & (\OV7670|Count [16] & \OV7670|Count [12]))

	.dataa(vcc),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [16]),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 .lut_mask = 16'hC000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3] = (\OV7670|Count [17] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] .lut_mask = 16'h5000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2137w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3] = (!\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3] = (!\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2117w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3] = (\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3] = (\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] .lut_mask = 16'hA000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2177w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] .lut_mask = 16'hA000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3] = (!\OV7670|Count [13] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3] = (!\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2147w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  = (!\OV7670|Count [18] & (\OV7670|CurrentBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout  & 
// !\OV7670|WriteBuffer1~0_combout )))

	.dataa(\OV7670|Count [18]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~1_combout ),
	.datad(\OV7670|WriteBuffer1~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3 .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [13] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3] = (\OV7670|Count [14] & (!\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] .lut_mask = 16'hA000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ))

	.dataa(vcc),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] .lut_mask = 16'hC000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3] = (\OV7670|Count [14] & (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1898w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3] = (\OV7670|Count [14] & (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1878w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & (!\OV7670|Count [17] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3] = (!\OV7670|Count [17] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] .lut_mask = 16'h5000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1765w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3] = (!\OV7670|Count [13] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1745w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ))

	.dataa(vcc),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] .lut_mask = 16'h3000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1755w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & (!\OV7670|Count [13] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~3_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3] = (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & (!\OV7670|Count [17] & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1848w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3] = (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1827w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & !\OV7670|Count [16])))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Count [16]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3] = (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  & (\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout )))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1981w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3] = (!\OV7670|Count [16] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout )))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3] = (\OV7670|Count [14] & (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1961w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3] = (!\OV7670|Count [16] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout )))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2084w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3] = (\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2064w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3] = (\OV7670|Count [14] & (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2074w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2054w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & (!\OV7670|Count [16] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1931w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  = (!\OV7670|Count [18] & (\OV7670|CurrentBuffer~regout  & (!\OV7670|WriteBuffer1~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout )))

	.dataa(\OV7670|Count [18]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|WriteBuffer1~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3] = (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3] = (\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  & (\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & (!\OV7670|Count [12] & (\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3] = (\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  & (!\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1641w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & (!\OV7670|CurrentBuffer~regout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout  & (!\OV7670|CurrentBuffer~regout  & (!\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] .lut_mask = 16'h0200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  & (!\OV7670|CurrentBuffer~regout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & (\OV7670|Count [14] & (!\OV7670|CurrentBuffer~regout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3] = (\OV7670|Count [14] & (!\OV7670|CurrentBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout  & (\OV7670|Count [14] & (!\OV7670|CurrentBuffer~regout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout  = (!\OV7670|Count [12] & (!\OV7670|CurrentBuffer~regout  & (!\OV7670|Count [13] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout  = (\OV7670|Count [12] & (!\OV7670|CurrentBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout  & !\OV7670|Count 
// [13])))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 .lut_mask = 16'h0020;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneii_lcell_comb \OV7670|Selector1~1 (
// Equation(s):
// \OV7670|Selector1~1_combout  = (!\CAM_VSYNC~combout  & (\OV7670|State.001~regout  & ((\OV7670|HREFReg~regout ) # (!\CAM_HREF~combout ))))

	.dataa(\CAM_VSYNC~combout ),
	.datab(\OV7670|State.001~regout ),
	.datac(\OV7670|HREFReg~regout ),
	.datad(\CAM_HREF~combout ),
	.cin(gnd),
	.combout(\OV7670|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Selector1~1 .lut_mask = 16'h4044;
defparam \OV7670|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 .lut_mask = 16'h0504;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~56_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 .lut_mask = 16'h0504;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3] = (\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2339w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3] = (\OV7670|Count [12] & (!\OV7670|Count [13] & (!\OV7670|Count [14] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y37_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3] = (!\OV7670|Count [14] & (\OV7670|Count [13] & (!\OV7670|Count [12] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [13] & (!\OV7670|Count [14] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2302w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3] = (\OV7670|Count [12] & (\OV7670|Count [13] & (\OV7670|Count [14] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3] = (\OV7670|Count [14] & (\OV7670|Count [12] & (!\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & (\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [13] & (\OV7670|Count [14] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~7_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3] = (\OV7670|Count [14] & (!\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & !\OV7670|Count [17])))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] .lut_mask = 16'h0020;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & !\OV7670|Count [17])))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] .lut_mask = 16'h0010;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1734w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2_combout  = (!\vga|Add5~18_combout  & (\vga|Add5~20_combout  & (\vga|Add5~12_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout 
// )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~20_combout ),
	.datac(\vga|Add5~12_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2074w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout  = (!\OV7670|Count [13] & (!\OV7670|CurrentBuffer~regout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(vcc),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8 .lut_mask = 16'h1100;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2_combout  = (!\vga|Add5~18_combout  & (\vga|Add5~20_combout  & (!\vga|Add5~12_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout 
// )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~20_combout ),
	.datac(\vga|Add5~12_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2054w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2_combout  = (!\vga|Add5~18_combout  & (!\vga|Add5~12_combout  & (!\vga|Add5~20_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~20_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1682w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3] = (\OV7670|Count [12] & (!\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [13]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3] = (!\OV7670|Count [12] & (\OV7670|Count [14] & (!\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1588w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & (\OV7670|Count [12] & (\OV7670|Count [14] & \OV7670|Count [13])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1618w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3] = (\OV7670|Count [13] & (!\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3] = (\OV7670|Count [13] & (\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1578w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3] = (!\OV7670|Count [13] & (\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3] = (\OV7670|Count [13] & (!\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (!\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1598w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout  = (!\OV7670|Count [16] & (!\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout  & !\OV7670|Count [15])))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Count [15]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9 .lut_mask = 16'h0010;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout  = (\OV7670|Count [13] & (!\OV7670|Count [12] & (!\OV7670|CurrentBuffer~regout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout 
// )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 .lut_mask = 16'h0200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout )))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~18_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 .lut_mask = 16'h0A0C;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \OV7670|CamClock|state.01~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\OV7670|CamClock|state.01~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OV7670|CamClock|state.01~clkctrl_outclk ));
// synopsys translate_off
defparam \OV7670|CamClock|state.01~clkctrl .clock_type = "global clock";
defparam \OV7670|CamClock|state.01~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneii_lcell_comb \vga|hc[0]~10 (
// Equation(s):
// \vga|hc[0]~10_combout  = \vga|hc [0] $ (VCC)
// \vga|hc[0]~11  = CARRY(\vga|hc [0])

	.dataa(\vga|hc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|hc[0]~10_combout ),
	.cout(\vga|hc[0]~11 ));
// synopsys translate_off
defparam \vga|hc[0]~10 .lut_mask = 16'h55AA;
defparam \vga|hc[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneii_lcell_comb \vga|hc[1]~12 (
// Equation(s):
// \vga|hc[1]~12_combout  = (\vga|hc [1] & (!\vga|hc[0]~11 )) # (!\vga|hc [1] & ((\vga|hc[0]~11 ) # (GND)))
// \vga|hc[1]~13  = CARRY((!\vga|hc[0]~11 ) # (!\vga|hc [1]))

	.dataa(vcc),
	.datab(\vga|hc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[0]~11 ),
	.combout(\vga|hc[1]~12_combout ),
	.cout(\vga|hc[1]~13 ));
// synopsys translate_off
defparam \vga|hc[1]~12 .lut_mask = 16'h3C3F;
defparam \vga|hc[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NotReset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NotReset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NotReset));
// synopsys translate_off
defparam \NotReset~I .input_async_reset = "none";
defparam \NotReset~I .input_power_up = "low";
defparam \NotReset~I .input_register_mode = "none";
defparam \NotReset~I .input_sync_reset = "none";
defparam \NotReset~I .oe_async_reset = "none";
defparam \NotReset~I .oe_power_up = "low";
defparam \NotReset~I .oe_register_mode = "none";
defparam \NotReset~I .oe_sync_reset = "none";
defparam \NotReset~I .operation_mode = "input";
defparam \NotReset~I .output_async_reset = "none";
defparam \NotReset~I .output_power_up = "low";
defparam \NotReset~I .output_register_mode = "none";
defparam \NotReset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y34_N13
cycloneii_lcell_ff \vga|hc[0] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [0]));

// Location: LCCOMB_X50_Y34_N6
cycloneii_lcell_comb \vga|LessThan0~0 (
// Equation(s):
// \vga|LessThan0~0_combout  = (((!\vga|hc [0]) # (!\vga|hc [4])) # (!\vga|hc [1])) # (!\vga|hc [2])

	.dataa(\vga|hc [2]),
	.datab(\vga|hc [1]),
	.datac(\vga|hc [4]),
	.datad(\vga|hc [0]),
	.cin(gnd),
	.combout(\vga|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \vga|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneii_lcell_comb \vga|LessThan0~1 (
// Equation(s):
// \vga|LessThan0~1_combout  = (\vga|hc [7]) # ((\vga|hc [5]) # ((\vga|hc [3] & !\vga|LessThan0~0_combout )))

	.dataa(\vga|hc [7]),
	.datab(\vga|hc [3]),
	.datac(\vga|hc [5]),
	.datad(\vga|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~1 .lut_mask = 16'hFAFE;
defparam \vga|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneii_lcell_comb \vga|LessThan0~2 (
// Equation(s):
// \vga|LessThan0~2_combout  = (\vga|hc [9] & (\vga|hc [8] & ((\vga|hc [6]) # (\vga|LessThan0~1_combout ))))

	.dataa(\vga|hc [6]),
	.datab(\vga|hc [9]),
	.datac(\vga|hc [8]),
	.datad(\vga|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\vga|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~2 .lut_mask = 16'hC080;
defparam \vga|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N15
cycloneii_lcell_ff \vga|hc[1] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [1]));

// Location: LCCOMB_X50_Y34_N16
cycloneii_lcell_comb \vga|hc[2]~14 (
// Equation(s):
// \vga|hc[2]~14_combout  = (\vga|hc [2] & (\vga|hc[1]~13  $ (GND))) # (!\vga|hc [2] & (!\vga|hc[1]~13  & VCC))
// \vga|hc[2]~15  = CARRY((\vga|hc [2] & !\vga|hc[1]~13 ))

	.dataa(vcc),
	.datab(\vga|hc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[1]~13 ),
	.combout(\vga|hc[2]~14_combout ),
	.cout(\vga|hc[2]~15 ));
// synopsys translate_off
defparam \vga|hc[2]~14 .lut_mask = 16'hC30C;
defparam \vga|hc[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N17
cycloneii_lcell_ff \vga|hc[2] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [2]));

// Location: LCCOMB_X50_Y34_N18
cycloneii_lcell_comb \vga|hc[3]~16 (
// Equation(s):
// \vga|hc[3]~16_combout  = (\vga|hc [3] & (!\vga|hc[2]~15 )) # (!\vga|hc [3] & ((\vga|hc[2]~15 ) # (GND)))
// \vga|hc[3]~17  = CARRY((!\vga|hc[2]~15 ) # (!\vga|hc [3]))

	.dataa(vcc),
	.datab(\vga|hc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[2]~15 ),
	.combout(\vga|hc[3]~16_combout ),
	.cout(\vga|hc[3]~17 ));
// synopsys translate_off
defparam \vga|hc[3]~16 .lut_mask = 16'h3C3F;
defparam \vga|hc[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N19
cycloneii_lcell_ff \vga|hc[3] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [3]));

// Location: LCCOMB_X50_Y34_N20
cycloneii_lcell_comb \vga|hc[4]~18 (
// Equation(s):
// \vga|hc[4]~18_combout  = (\vga|hc [4] & (\vga|hc[3]~17  $ (GND))) # (!\vga|hc [4] & (!\vga|hc[3]~17  & VCC))
// \vga|hc[4]~19  = CARRY((\vga|hc [4] & !\vga|hc[3]~17 ))

	.dataa(vcc),
	.datab(\vga|hc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[3]~17 ),
	.combout(\vga|hc[4]~18_combout ),
	.cout(\vga|hc[4]~19 ));
// synopsys translate_off
defparam \vga|hc[4]~18 .lut_mask = 16'hC30C;
defparam \vga|hc[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N21
cycloneii_lcell_ff \vga|hc[4] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [4]));

// Location: LCCOMB_X50_Y34_N22
cycloneii_lcell_comb \vga|hc[5]~20 (
// Equation(s):
// \vga|hc[5]~20_combout  = (\vga|hc [5] & (!\vga|hc[4]~19 )) # (!\vga|hc [5] & ((\vga|hc[4]~19 ) # (GND)))
// \vga|hc[5]~21  = CARRY((!\vga|hc[4]~19 ) # (!\vga|hc [5]))

	.dataa(vcc),
	.datab(\vga|hc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[4]~19 ),
	.combout(\vga|hc[5]~20_combout ),
	.cout(\vga|hc[5]~21 ));
// synopsys translate_off
defparam \vga|hc[5]~20 .lut_mask = 16'h3C3F;
defparam \vga|hc[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N23
cycloneii_lcell_ff \vga|hc[5] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [5]));

// Location: LCCOMB_X50_Y34_N24
cycloneii_lcell_comb \vga|hc[6]~22 (
// Equation(s):
// \vga|hc[6]~22_combout  = (\vga|hc [6] & (\vga|hc[5]~21  $ (GND))) # (!\vga|hc [6] & (!\vga|hc[5]~21  & VCC))
// \vga|hc[6]~23  = CARRY((\vga|hc [6] & !\vga|hc[5]~21 ))

	.dataa(\vga|hc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[5]~21 ),
	.combout(\vga|hc[6]~22_combout ),
	.cout(\vga|hc[6]~23 ));
// synopsys translate_off
defparam \vga|hc[6]~22 .lut_mask = 16'hA50A;
defparam \vga|hc[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneii_lcell_comb \vga|hc[7]~24 (
// Equation(s):
// \vga|hc[7]~24_combout  = (\vga|hc [7] & (!\vga|hc[6]~23 )) # (!\vga|hc [7] & ((\vga|hc[6]~23 ) # (GND)))
// \vga|hc[7]~25  = CARRY((!\vga|hc[6]~23 ) # (!\vga|hc [7]))

	.dataa(vcc),
	.datab(\vga|hc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[6]~23 ),
	.combout(\vga|hc[7]~24_combout ),
	.cout(\vga|hc[7]~25 ));
// synopsys translate_off
defparam \vga|hc[7]~24 .lut_mask = 16'h3C3F;
defparam \vga|hc[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N27
cycloneii_lcell_ff \vga|hc[7] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [7]));

// Location: LCCOMB_X50_Y34_N28
cycloneii_lcell_comb \vga|hc[8]~26 (
// Equation(s):
// \vga|hc[8]~26_combout  = (\vga|hc [8] & (\vga|hc[7]~25  $ (GND))) # (!\vga|hc [8] & (!\vga|hc[7]~25  & VCC))
// \vga|hc[8]~27  = CARRY((\vga|hc [8] & !\vga|hc[7]~25 ))

	.dataa(vcc),
	.datab(\vga|hc [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|hc[7]~25 ),
	.combout(\vga|hc[8]~26_combout ),
	.cout(\vga|hc[8]~27 ));
// synopsys translate_off
defparam \vga|hc[8]~26 .lut_mask = 16'hC30C;
defparam \vga|hc[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N29
cycloneii_lcell_ff \vga|hc[8] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [8]));

// Location: LCCOMB_X50_Y34_N30
cycloneii_lcell_comb \vga|hc[9]~28 (
// Equation(s):
// \vga|hc[9]~28_combout  = \vga|hc[8]~27  $ (\vga|hc [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga|hc [9]),
	.cin(\vga|hc[8]~27 ),
	.combout(\vga|hc[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga|hc[9]~28 .lut_mask = 16'h0FF0;
defparam \vga|hc[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y34_N31
cycloneii_lcell_ff \vga|hc[9] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [9]));

// Location: LCFF_X50_Y34_N25
cycloneii_lcell_ff \vga|hc[6] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|hc[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|hc [6]));

// Location: LCCOMB_X49_Y34_N8
cycloneii_lcell_comb \vga|LessThan2~0 (
// Equation(s):
// \vga|LessThan2~0_combout  = (!\vga|hc [8] & (!\vga|hc [7] & ((!\vga|hc [5]) # (!\vga|hc [6]))))

	.dataa(\vga|hc [8]),
	.datab(\vga|hc [6]),
	.datac(\vga|hc [7]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan2~0 .lut_mask = 16'h0105;
defparam \vga|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneii_lcell_comb \vga|LessThan2~1 (
// Equation(s):
// \vga|LessThan2~1_combout  = (!\vga|hc [9] & \vga|LessThan2~0_combout )

	.dataa(vcc),
	.datab(\vga|hc [9]),
	.datac(\vga|LessThan2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan2~1 .lut_mask = 16'h3030;
defparam \vga|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
cycloneii_lcell_comb \vga|vc[0]~10 (
// Equation(s):
// \vga|vc[0]~10_combout  = \vga|vc [0] $ (VCC)
// \vga|vc[0]~11  = CARRY(\vga|vc [0])

	.dataa(\vga|vc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|vc[0]~10_combout ),
	.cout(\vga|vc[0]~11 ));
// synopsys translate_off
defparam \vga|vc[0]~10 .lut_mask = 16'h55AA;
defparam \vga|vc[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N14
cycloneii_lcell_comb \vga|vc[1]~12 (
// Equation(s):
// \vga|vc[1]~12_combout  = (\vga|vc [1] & (!\vga|vc[0]~11 )) # (!\vga|vc [1] & ((\vga|vc[0]~11 ) # (GND)))
// \vga|vc[1]~13  = CARRY((!\vga|vc[0]~11 ) # (!\vga|vc [1]))

	.dataa(vcc),
	.datab(\vga|vc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[0]~11 ),
	.combout(\vga|vc[1]~12_combout ),
	.cout(\vga|vc[1]~13 ));
// synopsys translate_off
defparam \vga|vc[1]~12 .lut_mask = 16'h3C3F;
defparam \vga|vc[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
cycloneii_lcell_comb \vga|vc[4]~18 (
// Equation(s):
// \vga|vc[4]~18_combout  = (\vga|vc [4] & (\vga|vc[3]~17  $ (GND))) # (!\vga|vc [4] & (!\vga|vc[3]~17  & VCC))
// \vga|vc[4]~19  = CARRY((\vga|vc [4] & !\vga|vc[3]~17 ))

	.dataa(vcc),
	.datab(\vga|vc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[3]~17 ),
	.combout(\vga|vc[4]~18_combout ),
	.cout(\vga|vc[4]~19 ));
// synopsys translate_off
defparam \vga|vc[4]~18 .lut_mask = 16'hC30C;
defparam \vga|vc[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N22
cycloneii_lcell_comb \vga|vc[5]~20 (
// Equation(s):
// \vga|vc[5]~20_combout  = (\vga|vc [5] & (!\vga|vc[4]~19 )) # (!\vga|vc [5] & ((\vga|vc[4]~19 ) # (GND)))
// \vga|vc[5]~21  = CARRY((!\vga|vc[4]~19 ) # (!\vga|vc [5]))

	.dataa(vcc),
	.datab(\vga|vc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[4]~19 ),
	.combout(\vga|vc[5]~20_combout ),
	.cout(\vga|vc[5]~21 ));
// synopsys translate_off
defparam \vga|vc[5]~20 .lut_mask = 16'h3C3F;
defparam \vga|vc[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y34_N23
cycloneii_lcell_ff \vga|vc[5] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|vc[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [5]));

// Location: LCCOMB_X51_Y34_N24
cycloneii_lcell_comb \vga|vc[6]~22 (
// Equation(s):
// \vga|vc[6]~22_combout  = (\vga|vc [6] & (\vga|vc[5]~21  $ (GND))) # (!\vga|vc [6] & (!\vga|vc[5]~21  & VCC))
// \vga|vc[6]~23  = CARRY((\vga|vc [6] & !\vga|vc[5]~21 ))

	.dataa(\vga|vc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[5]~21 ),
	.combout(\vga|vc[6]~22_combout ),
	.cout(\vga|vc[6]~23 ));
// synopsys translate_off
defparam \vga|vc[6]~22 .lut_mask = 16'hA50A;
defparam \vga|vc[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
cycloneii_lcell_comb \vga|vc[7]~24 (
// Equation(s):
// \vga|vc[7]~24_combout  = (\vga|vc [7] & (!\vga|vc[6]~23 )) # (!\vga|vc [7] & ((\vga|vc[6]~23 ) # (GND)))
// \vga|vc[7]~25  = CARRY((!\vga|vc[6]~23 ) # (!\vga|vc [7]))

	.dataa(vcc),
	.datab(\vga|vc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[6]~23 ),
	.combout(\vga|vc[7]~24_combout ),
	.cout(\vga|vc[7]~25 ));
// synopsys translate_off
defparam \vga|vc[7]~24 .lut_mask = 16'h3C3F;
defparam \vga|vc[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y34_N23
cycloneii_lcell_ff \vga|vc[7] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[7]~24_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [7]));

// Location: LCCOMB_X51_Y34_N30
cycloneii_lcell_comb \vga|vc[9]~28 (
// Equation(s):
// \vga|vc[9]~28_combout  = \vga|vc[8]~27  $ (\vga|vc [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga|vc [9]),
	.cin(\vga|vc[8]~27 ),
	.combout(\vga|vc[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga|vc[9]~28 .lut_mask = 16'h0FF0;
defparam \vga|vc[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y34_N3
cycloneii_lcell_ff \vga|vc[9] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[9]~28_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [9]));

// Location: LCFF_X52_Y34_N5
cycloneii_lcell_ff \vga|vc[6] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[6]~22_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [6]));

// Location: LCCOMB_X52_Y34_N4
cycloneii_lcell_comb \vga|Read~0 (
// Equation(s):
// \vga|Read~0_combout  = (!\vga|vc [8] & (!\vga|vc [7] & (!\vga|vc [6] & !\vga|vc [5])))

	.dataa(\vga|vc [8]),
	.datab(\vga|vc [7]),
	.datac(\vga|vc [6]),
	.datad(\vga|vc [5]),
	.cin(gnd),
	.combout(\vga|Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Read~0 .lut_mask = 16'h0001;
defparam \vga|Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneii_lcell_comb \vga|LessThan1~0 (
// Equation(s):
// \vga|LessThan1~0_combout  = (\vga|vc [9] & ((\vga|vc [4]) # ((\vga|vc [3]) # (!\vga|Read~0_combout ))))

	.dataa(\vga|vc [4]),
	.datab(\vga|vc [3]),
	.datac(\vga|vc [9]),
	.datad(\vga|Read~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan1~0 .lut_mask = 16'hE0F0;
defparam \vga|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N15
cycloneii_lcell_ff \vga|vc[1] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|vc[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [1]));

// Location: LCCOMB_X51_Y34_N16
cycloneii_lcell_comb \vga|vc[2]~14 (
// Equation(s):
// \vga|vc[2]~14_combout  = (\vga|vc [2] & (\vga|vc[1]~13  $ (GND))) # (!\vga|vc [2] & (!\vga|vc[1]~13  & VCC))
// \vga|vc[2]~15  = CARRY((\vga|vc [2] & !\vga|vc[1]~13 ))

	.dataa(vcc),
	.datab(\vga|vc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[1]~13 ),
	.combout(\vga|vc[2]~14_combout ),
	.cout(\vga|vc[2]~15 ));
// synopsys translate_off
defparam \vga|vc[2]~14 .lut_mask = 16'hC30C;
defparam \vga|vc[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y34_N15
cycloneii_lcell_ff \vga|vc[2] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[2]~14_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [2]));

// Location: LCCOMB_X51_Y34_N18
cycloneii_lcell_comb \vga|vc[3]~16 (
// Equation(s):
// \vga|vc[3]~16_combout  = (\vga|vc [3] & (!\vga|vc[2]~15 )) # (!\vga|vc [3] & ((\vga|vc[2]~15 ) # (GND)))
// \vga|vc[3]~17  = CARRY((!\vga|vc[2]~15 ) # (!\vga|vc [3]))

	.dataa(vcc),
	.datab(\vga|vc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|vc[2]~15 ),
	.combout(\vga|vc[3]~16_combout ),
	.cout(\vga|vc[3]~17 ));
// synopsys translate_off
defparam \vga|vc[3]~16 .lut_mask = 16'h3C3F;
defparam \vga|vc[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y34_N19
cycloneii_lcell_ff \vga|vc[3] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(\vga|vc[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [3]));

// Location: LCFF_X52_Y34_N9
cycloneii_lcell_ff \vga|vc[4] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[4]~18_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [4]));

// Location: LCCOMB_X52_Y34_N6
cycloneii_lcell_comb \vga|LessThan3~0 (
// Equation(s):
// \vga|LessThan3~0_combout  = (\vga|vc [1]) # ((\vga|vc [2]) # (\vga|vc [9]))

	.dataa(\vga|vc [1]),
	.datab(\vga|vc [2]),
	.datac(vcc),
	.datad(\vga|vc [9]),
	.cin(gnd),
	.combout(\vga|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan3~0 .lut_mask = 16'hFFEE;
defparam \vga|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneii_lcell_comb \vga|LessThan3~1 (
// Equation(s):
// \vga|LessThan3~1_combout  = (\vga|vc [4]) # ((\vga|vc [3]) # ((\vga|LessThan3~0_combout ) # (!\vga|Read~0_combout )))

	.dataa(\vga|vc [4]),
	.datab(\vga|vc [3]),
	.datac(\vga|LessThan3~0_combout ),
	.datad(\vga|Read~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan3~1 .lut_mask = 16'hFEFF;
defparam \vga|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneii_lcell_comb \vga|vga_blank (
// Equation(s):
// \vga|vga_blank~combout  = ((!\vga|hc [9] & \vga|LessThan2~0_combout )) # (!\vga|LessThan3~1_combout )

	.dataa(vcc),
	.datab(\vga|hc [9]),
	.datac(\vga|LessThan2~0_combout ),
	.datad(\vga|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\vga|vga_blank~combout ),
	.cout());
// synopsys translate_off
defparam \vga|vga_blank .lut_mask = 16'h30FF;
defparam \vga|vga_blank .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneii_lcell_comb \vga|Add4~0 (
// Equation(s):
// \vga|Add4~0_combout  = (\vga|hc [7] & ((\vga|hc [4]) # ((\vga|hc [6]) # (\vga|hc [5]))))

	.dataa(\vga|hc [4]),
	.datab(\vga|hc [7]),
	.datac(\vga|hc [6]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~0 .lut_mask = 16'hCCC8;
defparam \vga|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneii_lcell_comb \vga|Add4~1 (
// Equation(s):
// \vga|Add4~1_combout  = (\vga|hc [8]) # ((\vga|hc [9]) # (\vga|Add4~0_combout ))

	.dataa(vcc),
	.datab(\vga|hc [8]),
	.datac(\vga|hc [9]),
	.datad(\vga|Add4~0_combout ),
	.cin(gnd),
	.combout(\vga|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~1 .lut_mask = 16'hFFFC;
defparam \vga|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneii_lcell_comb \vga|Add2~0 (
// Equation(s):
// \vga|Add2~0_combout  = \vga|vc [0] $ (VCC)
// \vga|Add2~1  = CARRY(\vga|vc [0])

	.dataa(\vga|vc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add2~0_combout ),
	.cout(\vga|Add2~1 ));
// synopsys translate_off
defparam \vga|Add2~0 .lut_mask = 16'h55AA;
defparam \vga|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneii_lcell_comb \vga|Add2~2 (
// Equation(s):
// \vga|Add2~2_combout  = (\vga|vc [1] & (!\vga|Add2~1 )) # (!\vga|vc [1] & ((\vga|Add2~1 ) # (GND)))
// \vga|Add2~3  = CARRY((!\vga|Add2~1 ) # (!\vga|vc [1]))

	.dataa(\vga|vc [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~1 ),
	.combout(\vga|Add2~2_combout ),
	.cout(\vga|Add2~3 ));
// synopsys translate_off
defparam \vga|Add2~2 .lut_mask = 16'h5A5F;
defparam \vga|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneii_lcell_comb \vga|Add2~6 (
// Equation(s):
// \vga|Add2~6_combout  = (\vga|vc [3] & (!\vga|Add2~5 )) # (!\vga|vc [3] & ((\vga|Add2~5 ) # (GND)))
// \vga|Add2~7  = CARRY((!\vga|Add2~5 ) # (!\vga|vc [3]))

	.dataa(vcc),
	.datab(\vga|vc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~5 ),
	.combout(\vga|Add2~6_combout ),
	.cout(\vga|Add2~7 ));
// synopsys translate_off
defparam \vga|Add2~6 .lut_mask = 16'h3C3F;
defparam \vga|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneii_lcell_comb \vga|Add2~8 (
// Equation(s):
// \vga|Add2~8_combout  = (\vga|vc [4] & (\vga|Add2~7  $ (GND))) # (!\vga|vc [4] & (!\vga|Add2~7  & VCC))
// \vga|Add2~9  = CARRY((\vga|vc [4] & !\vga|Add2~7 ))

	.dataa(vcc),
	.datab(\vga|vc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~7 ),
	.combout(\vga|Add2~8_combout ),
	.cout(\vga|Add2~9 ));
// synopsys translate_off
defparam \vga|Add2~8 .lut_mask = 16'hC30C;
defparam \vga|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneii_lcell_comb \vga|Add2~12 (
// Equation(s):
// \vga|Add2~12_combout  = (\vga|vc [6] & ((GND) # (!\vga|Add2~11 ))) # (!\vga|vc [6] & (\vga|Add2~11  $ (GND)))
// \vga|Add2~13  = CARRY((\vga|vc [6]) # (!\vga|Add2~11 ))

	.dataa(vcc),
	.datab(\vga|vc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~11 ),
	.combout(\vga|Add2~12_combout ),
	.cout(\vga|Add2~13 ));
// synopsys translate_off
defparam \vga|Add2~12 .lut_mask = 16'h3CCF;
defparam \vga|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneii_lcell_comb \vga|Add2~14 (
// Equation(s):
// \vga|Add2~14_combout  = (\vga|vc [7] & (\vga|Add2~13  & VCC)) # (!\vga|vc [7] & (!\vga|Add2~13 ))
// \vga|Add2~15  = CARRY((!\vga|vc [7] & !\vga|Add2~13 ))

	.dataa(vcc),
	.datab(\vga|vc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~13 ),
	.combout(\vga|Add2~14_combout ),
	.cout(\vga|Add2~15 ));
// synopsys translate_off
defparam \vga|Add2~14 .lut_mask = 16'hC303;
defparam \vga|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneii_lcell_comb \vga|Add2~16 (
// Equation(s):
// \vga|Add2~16_combout  = (\vga|vc [8] & ((GND) # (!\vga|Add2~15 ))) # (!\vga|vc [8] & (\vga|Add2~15  $ (GND)))
// \vga|Add2~17  = CARRY((\vga|vc [8]) # (!\vga|Add2~15 ))

	.dataa(\vga|vc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add2~15 ),
	.combout(\vga|Add2~16_combout ),
	.cout(\vga|Add2~17 ));
// synopsys translate_off
defparam \vga|Add2~16 .lut_mask = 16'h5AAF;
defparam \vga|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneii_lcell_comb \vga|Add3~2 (
// Equation(s):
// \vga|Add3~2_combout  = (\vga|Add2~2_combout  & ((\vga|Add2~6_combout  & (\vga|Add3~1  & VCC)) # (!\vga|Add2~6_combout  & (!\vga|Add3~1 )))) # (!\vga|Add2~2_combout  & ((\vga|Add2~6_combout  & (!\vga|Add3~1 )) # (!\vga|Add2~6_combout  & ((\vga|Add3~1 ) # 
// (GND)))))
// \vga|Add3~3  = CARRY((\vga|Add2~2_combout  & (!\vga|Add2~6_combout  & !\vga|Add3~1 )) # (!\vga|Add2~2_combout  & ((!\vga|Add3~1 ) # (!\vga|Add2~6_combout ))))

	.dataa(\vga|Add2~2_combout ),
	.datab(\vga|Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~1 ),
	.combout(\vga|Add3~2_combout ),
	.cout(\vga|Add3~3 ));
// synopsys translate_off
defparam \vga|Add3~2 .lut_mask = 16'h9617;
defparam \vga|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneii_lcell_comb \vga|Add3~4 (
// Equation(s):
// \vga|Add3~4_combout  = ((\vga|Add2~4_combout  $ (\vga|Add2~8_combout  $ (!\vga|Add3~3 )))) # (GND)
// \vga|Add3~5  = CARRY((\vga|Add2~4_combout  & ((\vga|Add2~8_combout ) # (!\vga|Add3~3 ))) # (!\vga|Add2~4_combout  & (\vga|Add2~8_combout  & !\vga|Add3~3 )))

	.dataa(\vga|Add2~4_combout ),
	.datab(\vga|Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~3 ),
	.combout(\vga|Add3~4_combout ),
	.cout(\vga|Add3~5 ));
// synopsys translate_off
defparam \vga|Add3~4 .lut_mask = 16'h698E;
defparam \vga|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneii_lcell_comb \vga|Add3~14 (
// Equation(s):
// \vga|Add3~14_combout  = (\vga|Add2~14_combout  & ((\vga|Add2~18_combout  & (\vga|Add3~13  & VCC)) # (!\vga|Add2~18_combout  & (!\vga|Add3~13 )))) # (!\vga|Add2~14_combout  & ((\vga|Add2~18_combout  & (!\vga|Add3~13 )) # (!\vga|Add2~18_combout  & 
// ((\vga|Add3~13 ) # (GND)))))
// \vga|Add3~15  = CARRY((\vga|Add2~14_combout  & (!\vga|Add2~18_combout  & !\vga|Add3~13 )) # (!\vga|Add2~14_combout  & ((!\vga|Add3~13 ) # (!\vga|Add2~18_combout ))))

	.dataa(\vga|Add2~14_combout ),
	.datab(\vga|Add2~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add3~13 ),
	.combout(\vga|Add3~14_combout ),
	.cout(\vga|Add3~15 ));
// synopsys translate_off
defparam \vga|Add3~14 .lut_mask = 16'h9617;
defparam \vga|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneii_lcell_comb \vga|Add4~2 (
// Equation(s):
// \vga|Add4~2_combout  = \vga|hc [9] $ (((\vga|hc [8]) # (\vga|Add4~0_combout )))

	.dataa(vcc),
	.datab(\vga|hc [8]),
	.datac(\vga|Add4~0_combout ),
	.datad(\vga|hc [9]),
	.cin(gnd),
	.combout(\vga|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~2 .lut_mask = 16'h03FC;
defparam \vga|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneii_lcell_comb \vga|Add4~4 (
// Equation(s):
// \vga|Add4~4_combout  = \vga|hc [7] $ (((\vga|hc [6]) # ((\vga|hc [4]) # (\vga|hc [5]))))

	.dataa(\vga|hc [7]),
	.datab(\vga|hc [6]),
	.datac(\vga|hc [4]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~4 .lut_mask = 16'h5556;
defparam \vga|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneii_lcell_comb \vga|Add5~0 (
// Equation(s):
// \vga|Add5~0_combout  = (\vga|Add2~0_combout  & (\vga|Add4~4_combout  $ (VCC))) # (!\vga|Add2~0_combout  & (\vga|Add4~4_combout  & VCC))
// \vga|Add5~1  = CARRY((\vga|Add2~0_combout  & \vga|Add4~4_combout ))

	.dataa(\vga|Add2~0_combout ),
	.datab(\vga|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add5~0_combout ),
	.cout(\vga|Add5~1 ));
// synopsys translate_off
defparam \vga|Add5~0 .lut_mask = 16'h6688;
defparam \vga|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneii_lcell_comb \vga|Add5~2 (
// Equation(s):
// \vga|Add5~2_combout  = (\vga|Add4~3_combout  & ((\vga|Add2~2_combout  & (!\vga|Add5~1 )) # (!\vga|Add2~2_combout  & ((\vga|Add5~1 ) # (GND))))) # (!\vga|Add4~3_combout  & ((\vga|Add2~2_combout  & (\vga|Add5~1  & VCC)) # (!\vga|Add2~2_combout  & 
// (!\vga|Add5~1 ))))
// \vga|Add5~3  = CARRY((\vga|Add4~3_combout  & ((!\vga|Add5~1 ) # (!\vga|Add2~2_combout ))) # (!\vga|Add4~3_combout  & (!\vga|Add2~2_combout  & !\vga|Add5~1 )))

	.dataa(\vga|Add4~3_combout ),
	.datab(\vga|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~1 ),
	.combout(\vga|Add5~2_combout ),
	.cout(\vga|Add5~3 ));
// synopsys translate_off
defparam \vga|Add5~2 .lut_mask = 16'h692B;
defparam \vga|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneii_lcell_comb \vga|Add5~4 (
// Equation(s):
// \vga|Add5~4_combout  = ((\vga|Add3~0_combout  $ (\vga|Add4~2_combout  $ (\vga|Add5~3 )))) # (GND)
// \vga|Add5~5  = CARRY((\vga|Add3~0_combout  & ((!\vga|Add5~3 ) # (!\vga|Add4~2_combout ))) # (!\vga|Add3~0_combout  & (!\vga|Add4~2_combout  & !\vga|Add5~3 )))

	.dataa(\vga|Add3~0_combout ),
	.datab(\vga|Add4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~3 ),
	.combout(\vga|Add5~4_combout ),
	.cout(\vga|Add5~5 ));
// synopsys translate_off
defparam \vga|Add5~4 .lut_mask = 16'h962B;
defparam \vga|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneii_lcell_comb \vga|Add5~6 (
// Equation(s):
// \vga|Add5~6_combout  = (\vga|Add4~1_combout  & ((\vga|Add3~2_combout  & (!\vga|Add5~5 )) # (!\vga|Add3~2_combout  & ((\vga|Add5~5 ) # (GND))))) # (!\vga|Add4~1_combout  & ((\vga|Add3~2_combout  & (\vga|Add5~5  & VCC)) # (!\vga|Add3~2_combout  & 
// (!\vga|Add5~5 ))))
// \vga|Add5~7  = CARRY((\vga|Add4~1_combout  & ((!\vga|Add5~5 ) # (!\vga|Add3~2_combout ))) # (!\vga|Add4~1_combout  & (!\vga|Add3~2_combout  & !\vga|Add5~5 )))

	.dataa(\vga|Add4~1_combout ),
	.datab(\vga|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~5 ),
	.combout(\vga|Add5~6_combout ),
	.cout(\vga|Add5~7 ));
// synopsys translate_off
defparam \vga|Add5~6 .lut_mask = 16'h692B;
defparam \vga|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneii_lcell_comb \vga|Add5~8 (
// Equation(s):
// \vga|Add5~8_combout  = ((\vga|Add4~1_combout  $ (\vga|Add3~4_combout  $ (\vga|Add5~7 )))) # (GND)
// \vga|Add5~9  = CARRY((\vga|Add4~1_combout  & (\vga|Add3~4_combout  & !\vga|Add5~7 )) # (!\vga|Add4~1_combout  & ((\vga|Add3~4_combout ) # (!\vga|Add5~7 ))))

	.dataa(\vga|Add4~1_combout ),
	.datab(\vga|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~7 ),
	.combout(\vga|Add5~8_combout ),
	.cout(\vga|Add5~9 ));
// synopsys translate_off
defparam \vga|Add5~8 .lut_mask = 16'h964D;
defparam \vga|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneii_lcell_comb \vga|Add5~10 (
// Equation(s):
// \vga|Add5~10_combout  = (\vga|Add3~6_combout  & ((\vga|Add4~1_combout  & (!\vga|Add5~9 )) # (!\vga|Add4~1_combout  & (\vga|Add5~9  & VCC)))) # (!\vga|Add3~6_combout  & ((\vga|Add4~1_combout  & ((\vga|Add5~9 ) # (GND))) # (!\vga|Add4~1_combout  & 
// (!\vga|Add5~9 ))))
// \vga|Add5~11  = CARRY((\vga|Add3~6_combout  & (\vga|Add4~1_combout  & !\vga|Add5~9 )) # (!\vga|Add3~6_combout  & ((\vga|Add4~1_combout ) # (!\vga|Add5~9 ))))

	.dataa(\vga|Add3~6_combout ),
	.datab(\vga|Add4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~9 ),
	.combout(\vga|Add5~10_combout ),
	.cout(\vga|Add5~11 ));
// synopsys translate_off
defparam \vga|Add5~10 .lut_mask = 16'h694D;
defparam \vga|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneii_lcell_comb \vga|Add5~12 (
// Equation(s):
// \vga|Add5~12_combout  = ((\vga|Add3~8_combout  $ (\vga|Add4~1_combout  $ (\vga|Add5~11 )))) # (GND)
// \vga|Add5~13  = CARRY((\vga|Add3~8_combout  & ((!\vga|Add5~11 ) # (!\vga|Add4~1_combout ))) # (!\vga|Add3~8_combout  & (!\vga|Add4~1_combout  & !\vga|Add5~11 )))

	.dataa(\vga|Add3~8_combout ),
	.datab(\vga|Add4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~11 ),
	.combout(\vga|Add5~12_combout ),
	.cout(\vga|Add5~13 ));
// synopsys translate_off
defparam \vga|Add5~12 .lut_mask = 16'h962B;
defparam \vga|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneii_lcell_comb \vga|Add5~14 (
// Equation(s):
// \vga|Add5~14_combout  = (\vga|Add3~10_combout  & ((\vga|Add4~1_combout  & (!\vga|Add5~13 )) # (!\vga|Add4~1_combout  & (\vga|Add5~13  & VCC)))) # (!\vga|Add3~10_combout  & ((\vga|Add4~1_combout  & ((\vga|Add5~13 ) # (GND))) # (!\vga|Add4~1_combout  & 
// (!\vga|Add5~13 ))))
// \vga|Add5~15  = CARRY((\vga|Add3~10_combout  & (\vga|Add4~1_combout  & !\vga|Add5~13 )) # (!\vga|Add3~10_combout  & ((\vga|Add4~1_combout ) # (!\vga|Add5~13 ))))

	.dataa(\vga|Add3~10_combout ),
	.datab(\vga|Add4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~13 ),
	.combout(\vga|Add5~14_combout ),
	.cout(\vga|Add5~15 ));
// synopsys translate_off
defparam \vga|Add5~14 .lut_mask = 16'h694D;
defparam \vga|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneii_lcell_comb \vga|Add5~16 (
// Equation(s):
// \vga|Add5~16_combout  = ((\vga|Add3~12_combout  $ (\vga|Add4~1_combout  $ (\vga|Add5~15 )))) # (GND)
// \vga|Add5~17  = CARRY((\vga|Add3~12_combout  & ((!\vga|Add5~15 ) # (!\vga|Add4~1_combout ))) # (!\vga|Add3~12_combout  & (!\vga|Add4~1_combout  & !\vga|Add5~15 )))

	.dataa(\vga|Add3~12_combout ),
	.datab(\vga|Add4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~15 ),
	.combout(\vga|Add5~16_combout ),
	.cout(\vga|Add5~17 ));
// synopsys translate_off
defparam \vga|Add5~16 .lut_mask = 16'h962B;
defparam \vga|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneii_lcell_comb \vga|Add5~18 (
// Equation(s):
// \vga|Add5~18_combout  = (\vga|Add4~1_combout  & ((\vga|Add3~14_combout  & (!\vga|Add5~17 )) # (!\vga|Add3~14_combout  & ((\vga|Add5~17 ) # (GND))))) # (!\vga|Add4~1_combout  & ((\vga|Add3~14_combout  & (\vga|Add5~17  & VCC)) # (!\vga|Add3~14_combout  & 
// (!\vga|Add5~17 ))))
// \vga|Add5~19  = CARRY((\vga|Add4~1_combout  & ((!\vga|Add5~17 ) # (!\vga|Add3~14_combout ))) # (!\vga|Add4~1_combout  & (!\vga|Add3~14_combout  & !\vga|Add5~17 )))

	.dataa(\vga|Add4~1_combout ),
	.datab(\vga|Add3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~17 ),
	.combout(\vga|Add5~18_combout ),
	.cout(\vga|Add5~19 ));
// synopsys translate_off
defparam \vga|Add5~18 .lut_mask = 16'h692B;
defparam \vga|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneii_lcell_comb \vga|Add5~20 (
// Equation(s):
// \vga|Add5~20_combout  = ((\vga|Add4~1_combout  $ (\vga|Add3~16_combout  $ (\vga|Add5~19 )))) # (GND)
// \vga|Add5~21  = CARRY((\vga|Add4~1_combout  & (\vga|Add3~16_combout  & !\vga|Add5~19 )) # (!\vga|Add4~1_combout  & ((\vga|Add3~16_combout ) # (!\vga|Add5~19 ))))

	.dataa(\vga|Add4~1_combout ),
	.datab(\vga|Add3~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga|Add5~19 ),
	.combout(\vga|Add5~20_combout ),
	.cout(\vga|Add5~21 ));
// synopsys translate_off
defparam \vga|Add5~20 .lut_mask = 16'h964D;
defparam \vga|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneii_lcell_comb \vga|Add5~22 (
// Equation(s):
// \vga|Add5~22_combout  = \vga|Add3~18_combout  $ (\vga|Add5~21  $ (!\vga|Add4~1_combout ))

	.dataa(\vga|Add3~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga|Add4~1_combout ),
	.cin(\vga|Add5~21 ),
	.combout(\vga|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add5~22 .lut_mask = 16'h5AA5;
defparam \vga|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y34_N31
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6]));

// Location: LCFF_X54_Y34_N27
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]));

// Location: LCFF_X54_Y34_N29
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5]));

// Location: LCFF_X54_Y34_N21
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCCOMB_X60_Y33_N14
cycloneii_lcell_comb \OV7670|Count[0]~19 (
// Equation(s):
// \OV7670|Count[0]~19_combout  = \OV7670|Count [0] $ (VCC)
// \OV7670|Count[0]~20  = CARRY(\OV7670|Count [0])

	.dataa(vcc),
	.datab(\OV7670|Count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670|Count[0]~19_combout ),
	.cout(\OV7670|Count[0]~20 ));
// synopsys translate_off
defparam \OV7670|Count[0]~19 .lut_mask = 16'h33CC;
defparam \OV7670|Count[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneii_lcell_comb \OV7670|State~16 (
// Equation(s):
// \OV7670|State~16_combout  = (\NotReset~combout  & \OV7670|State.011~regout )

	.dataa(\NotReset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670|State.011~regout ),
	.cin(gnd),
	.combout(\OV7670|State~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~16 .lut_mask = 16'hAA00;
defparam \OV7670|State~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y39_N1
cycloneii_lcell_ff \OV7670|State.100 (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|State~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.100~regout ));

// Location: LCCOMB_X72_Y39_N10
cycloneii_lcell_comb \OV7670|State~12 (
// Equation(s):
// \OV7670|State~12_combout  = (\NotReset~combout  & \OV7670|State.100~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\NotReset~combout ),
	.datad(\OV7670|State.100~regout ),
	.cin(gnd),
	.combout(\OV7670|State~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~12 .lut_mask = 16'hF000;
defparam \OV7670|State~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N31
cycloneii_lcell_ff \OV7670|State.101 (
	.clk(\CAM_PCLK~combout ),
	.datain(gnd),
	.sdata(\OV7670|State~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.101~regout ));

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_VSYNC~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CAM_VSYNC~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_VSYNC));
// synopsys translate_off
defparam \CAM_VSYNC~I .input_async_reset = "none";
defparam \CAM_VSYNC~I .input_power_up = "low";
defparam \CAM_VSYNC~I .input_register_mode = "none";
defparam \CAM_VSYNC~I .input_sync_reset = "none";
defparam \CAM_VSYNC~I .oe_async_reset = "none";
defparam \CAM_VSYNC~I .oe_power_up = "low";
defparam \CAM_VSYNC~I .oe_register_mode = "none";
defparam \CAM_VSYNC~I .oe_sync_reset = "none";
defparam \CAM_VSYNC~I .operation_mode = "input";
defparam \CAM_VSYNC~I .output_async_reset = "none";
defparam \CAM_VSYNC~I .output_power_up = "low";
defparam \CAM_VSYNC~I .output_register_mode = "none";
defparam \CAM_VSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y43_N4
cycloneii_lcell_comb \OV7670|VSYNCReg~feeder (
// Equation(s):
// \OV7670|VSYNCReg~feeder_combout  = \CAM_VSYNC~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CAM_VSYNC~combout ),
	.cin(gnd),
	.combout(\OV7670|VSYNCReg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|VSYNCReg~feeder .lut_mask = 16'hFF00;
defparam \OV7670|VSYNCReg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y43_N5
cycloneii_lcell_ff \OV7670|VSYNCReg (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|VSYNCReg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|VSYNCReg~regout ));

// Location: LCCOMB_X58_Y33_N14
cycloneii_lcell_comb \OV7670|State~14 (
// Equation(s):
// \OV7670|State~14_combout  = ((!\OV7670|State.000~regout  & ((\CAM_VSYNC~combout ) # (!\OV7670|VSYNCReg~regout )))) # (!\NotReset~combout )

	.dataa(\CAM_VSYNC~combout ),
	.datab(\OV7670|State.000~regout ),
	.datac(\NotReset~combout ),
	.datad(\OV7670|VSYNCReg~regout ),
	.cin(gnd),
	.combout(\OV7670|State~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~14 .lut_mask = 16'h2F3F;
defparam \OV7670|State~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_HREF~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CAM_HREF~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_HREF));
// synopsys translate_off
defparam \CAM_HREF~I .input_async_reset = "none";
defparam \CAM_HREF~I .input_power_up = "low";
defparam \CAM_HREF~I .input_register_mode = "none";
defparam \CAM_HREF~I .input_sync_reset = "none";
defparam \CAM_HREF~I .oe_async_reset = "none";
defparam \CAM_HREF~I .oe_power_up = "low";
defparam \CAM_HREF~I .oe_register_mode = "none";
defparam \CAM_HREF~I .oe_sync_reset = "none";
defparam \CAM_HREF~I .operation_mode = "input";
defparam \CAM_HREF~I .output_async_reset = "none";
defparam \CAM_HREF~I .output_power_up = "low";
defparam \CAM_HREF~I .output_register_mode = "none";
defparam \CAM_HREF~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y43_N11
cycloneii_lcell_ff \OV7670|HREFReg (
	.clk(\CAM_PCLK~combout ),
	.datain(gnd),
	.sdata(\CAM_HREF~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|HREFReg~regout ));

// Location: LCCOMB_X58_Y33_N28
cycloneii_lcell_comb \OV7670|State~13 (
// Equation(s):
// \OV7670|State~13_combout  = (\CAM_VSYNC~combout  & (\OV7670|State.001~regout  & ((\OV7670|HREFReg~regout ) # (!\CAM_HREF~combout ))))

	.dataa(\CAM_VSYNC~combout ),
	.datab(\OV7670|State.001~regout ),
	.datac(\OV7670|HREFReg~regout ),
	.datad(\CAM_HREF~combout ),
	.cin(gnd),
	.combout(\OV7670|State~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~13 .lut_mask = 16'h8088;
defparam \OV7670|State~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneii_lcell_comb \OV7670|State~15 (
// Equation(s):
// \OV7670|State~15_combout  = (!\OV7670|State~14_combout  & !\OV7670|State~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|State~14_combout ),
	.datad(\OV7670|State~13_combout ),
	.cin(gnd),
	.combout(\OV7670|State~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~15 .lut_mask = 16'h000F;
defparam \OV7670|State~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N19
cycloneii_lcell_ff \OV7670|State.000 (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|State~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.000~regout ));

// Location: LCCOMB_X58_Y33_N8
cycloneii_lcell_comb \OV7670|always5~0 (
// Equation(s):
// \OV7670|always5~0_combout  = (!\OV7670|State.000~regout  & (!\CAM_VSYNC~combout  & \OV7670|VSYNCReg~regout ))

	.dataa(vcc),
	.datab(\OV7670|State.000~regout ),
	.datac(\CAM_VSYNC~combout ),
	.datad(\OV7670|VSYNCReg~regout ),
	.cin(gnd),
	.combout(\OV7670|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|always5~0 .lut_mask = 16'h0300;
defparam \OV7670|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneii_lcell_comb \OV7670|Selector1~2 (
// Equation(s):
// \OV7670|Selector1~2_combout  = (\OV7670|Selector1~1_combout ) # ((\OV7670|always5~0_combout ) # ((\OV7670|State.101~regout  & !\CAM_HREF~combout )))

	.dataa(\OV7670|Selector1~1_combout ),
	.datab(\OV7670|State.101~regout ),
	.datac(\OV7670|always5~0_combout ),
	.datad(\CAM_HREF~combout ),
	.cin(gnd),
	.combout(\OV7670|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Selector1~2 .lut_mask = 16'hFAFE;
defparam \OV7670|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N31
cycloneii_lcell_ff \OV7670|State.001 (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\NotReset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.001~regout ));

// Location: LCCOMB_X58_Y33_N16
cycloneii_lcell_comb \OV7670|Selector2~0 (
// Equation(s):
// \OV7670|Selector2~0_combout  = (\CAM_HREF~combout  & ((\OV7670|State.101~regout ) # ((\OV7670|State.001~regout  & !\OV7670|HREFReg~regout ))))

	.dataa(\CAM_HREF~combout ),
	.datab(\OV7670|State.001~regout ),
	.datac(\OV7670|HREFReg~regout ),
	.datad(\OV7670|State.101~regout ),
	.cin(gnd),
	.combout(\OV7670|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Selector2~0 .lut_mask = 16'hAA08;
defparam \OV7670|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N17
cycloneii_lcell_ff \OV7670|State.010 (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\NotReset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.010~regout ));

// Location: LCCOMB_X58_Y33_N6
cycloneii_lcell_comb \OV7670|State~11 (
// Equation(s):
// \OV7670|State~11_combout  = (\NotReset~combout  & \OV7670|State.010~regout )

	.dataa(vcc),
	.datab(\NotReset~combout ),
	.datac(\OV7670|State.010~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670|State~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|State~11 .lut_mask = 16'hC0C0;
defparam \OV7670|State~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N9
cycloneii_lcell_ff \OV7670|State.011 (
	.clk(\CAM_PCLK~combout ),
	.datain(gnd),
	.sdata(\OV7670|State~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|State.011~regout ));

// Location: LCCOMB_X61_Y32_N28
cycloneii_lcell_comb \OV7670|WriteBuffer1~0 (
// Equation(s):
// \OV7670|WriteBuffer1~0_combout  = (!\OV7670|State.011~regout  & !\OV7670|State.101~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|State.011~regout ),
	.datad(\OV7670|State.101~regout ),
	.cin(gnd),
	.combout(\OV7670|WriteBuffer1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|WriteBuffer1~0 .lut_mask = 16'h000F;
defparam \OV7670|WriteBuffer1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneii_lcell_comb \OV7670|Count[11]~51 (
// Equation(s):
// \OV7670|Count[11]~51_combout  = (\OV7670|State.101~regout ) # ((\OV7670|State.011~regout ) # (!\OV7670|State.000~regout ))

	.dataa(\OV7670|State.101~regout ),
	.datab(vcc),
	.datac(\OV7670|State.000~regout ),
	.datad(\OV7670|State.011~regout ),
	.cin(gnd),
	.combout(\OV7670|Count[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Count[11]~51 .lut_mask = 16'hFFAF;
defparam \OV7670|Count[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N15
cycloneii_lcell_ff \OV7670|Count[0] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[0]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [0]));

// Location: LCCOMB_X60_Y33_N16
cycloneii_lcell_comb \OV7670|Count[1]~21 (
// Equation(s):
// \OV7670|Count[1]~21_combout  = (\OV7670|Count [1] & (!\OV7670|Count[0]~20 )) # (!\OV7670|Count [1] & ((\OV7670|Count[0]~20 ) # (GND)))
// \OV7670|Count[1]~22  = CARRY((!\OV7670|Count[0]~20 ) # (!\OV7670|Count [1]))

	.dataa(\OV7670|Count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[0]~20 ),
	.combout(\OV7670|Count[1]~21_combout ),
	.cout(\OV7670|Count[1]~22 ));
// synopsys translate_off
defparam \OV7670|Count[1]~21 .lut_mask = 16'h5A5F;
defparam \OV7670|Count[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneii_lcell_comb \OV7670|Count[2]~23 (
// Equation(s):
// \OV7670|Count[2]~23_combout  = (\OV7670|Count [2] & (\OV7670|Count[1]~22  $ (GND))) # (!\OV7670|Count [2] & (!\OV7670|Count[1]~22  & VCC))
// \OV7670|Count[2]~24  = CARRY((\OV7670|Count [2] & !\OV7670|Count[1]~22 ))

	.dataa(vcc),
	.datab(\OV7670|Count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[1]~22 ),
	.combout(\OV7670|Count[2]~23_combout ),
	.cout(\OV7670|Count[2]~24 ));
// synopsys translate_off
defparam \OV7670|Count[2]~23 .lut_mask = 16'hC30C;
defparam \OV7670|Count[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y33_N19
cycloneii_lcell_ff \OV7670|Count[2] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[2]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [2]));

// Location: LCCOMB_X60_Y33_N20
cycloneii_lcell_comb \OV7670|Count[3]~25 (
// Equation(s):
// \OV7670|Count[3]~25_combout  = (\OV7670|Count [3] & (!\OV7670|Count[2]~24 )) # (!\OV7670|Count [3] & ((\OV7670|Count[2]~24 ) # (GND)))
// \OV7670|Count[3]~26  = CARRY((!\OV7670|Count[2]~24 ) # (!\OV7670|Count [3]))

	.dataa(\OV7670|Count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[2]~24 ),
	.combout(\OV7670|Count[3]~25_combout ),
	.cout(\OV7670|Count[3]~26 ));
// synopsys translate_off
defparam \OV7670|Count[3]~25 .lut_mask = 16'h5A5F;
defparam \OV7670|Count[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneii_lcell_comb \OV7670|Count[4]~27 (
// Equation(s):
// \OV7670|Count[4]~27_combout  = (\OV7670|Count [4] & (\OV7670|Count[3]~26  $ (GND))) # (!\OV7670|Count [4] & (!\OV7670|Count[3]~26  & VCC))
// \OV7670|Count[4]~28  = CARRY((\OV7670|Count [4] & !\OV7670|Count[3]~26 ))

	.dataa(vcc),
	.datab(\OV7670|Count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[3]~26 ),
	.combout(\OV7670|Count[4]~27_combout ),
	.cout(\OV7670|Count[4]~28 ));
// synopsys translate_off
defparam \OV7670|Count[4]~27 .lut_mask = 16'hC30C;
defparam \OV7670|Count[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y33_N23
cycloneii_lcell_ff \OV7670|Count[4] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [4]));

// Location: LCCOMB_X60_Y33_N24
cycloneii_lcell_comb \OV7670|Count[5]~29 (
// Equation(s):
// \OV7670|Count[5]~29_combout  = (\OV7670|Count [5] & (!\OV7670|Count[4]~28 )) # (!\OV7670|Count [5] & ((\OV7670|Count[4]~28 ) # (GND)))
// \OV7670|Count[5]~30  = CARRY((!\OV7670|Count[4]~28 ) # (!\OV7670|Count [5]))

	.dataa(\OV7670|Count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[4]~28 ),
	.combout(\OV7670|Count[5]~29_combout ),
	.cout(\OV7670|Count[5]~30 ));
// synopsys translate_off
defparam \OV7670|Count[5]~29 .lut_mask = 16'h5A5F;
defparam \OV7670|Count[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneii_lcell_comb \OV7670|Count[6]~31 (
// Equation(s):
// \OV7670|Count[6]~31_combout  = (\OV7670|Count [6] & (\OV7670|Count[5]~30  $ (GND))) # (!\OV7670|Count [6] & (!\OV7670|Count[5]~30  & VCC))
// \OV7670|Count[6]~32  = CARRY((\OV7670|Count [6] & !\OV7670|Count[5]~30 ))

	.dataa(vcc),
	.datab(\OV7670|Count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[5]~30 ),
	.combout(\OV7670|Count[6]~31_combout ),
	.cout(\OV7670|Count[6]~32 ));
// synopsys translate_off
defparam \OV7670|Count[6]~31 .lut_mask = 16'hC30C;
defparam \OV7670|Count[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y33_N27
cycloneii_lcell_ff \OV7670|Count[6] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[6]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [6]));

// Location: LCCOMB_X60_Y33_N28
cycloneii_lcell_comb \OV7670|Count[7]~33 (
// Equation(s):
// \OV7670|Count[7]~33_combout  = (\OV7670|Count [7] & (!\OV7670|Count[6]~32 )) # (!\OV7670|Count [7] & ((\OV7670|Count[6]~32 ) # (GND)))
// \OV7670|Count[7]~34  = CARRY((!\OV7670|Count[6]~32 ) # (!\OV7670|Count [7]))

	.dataa(vcc),
	.datab(\OV7670|Count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[6]~32 ),
	.combout(\OV7670|Count[7]~33_combout ),
	.cout(\OV7670|Count[7]~34 ));
// synopsys translate_off
defparam \OV7670|Count[7]~33 .lut_mask = 16'h3C3F;
defparam \OV7670|Count[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y33_N29
cycloneii_lcell_ff \OV7670|Count[7] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[7]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [7]));

// Location: LCCOMB_X60_Y33_N30
cycloneii_lcell_comb \OV7670|Count[8]~35 (
// Equation(s):
// \OV7670|Count[8]~35_combout  = (\OV7670|Count [8] & (\OV7670|Count[7]~34  $ (GND))) # (!\OV7670|Count [8] & (!\OV7670|Count[7]~34  & VCC))
// \OV7670|Count[8]~36  = CARRY((\OV7670|Count [8] & !\OV7670|Count[7]~34 ))

	.dataa(vcc),
	.datab(\OV7670|Count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[7]~34 ),
	.combout(\OV7670|Count[8]~35_combout ),
	.cout(\OV7670|Count[8]~36 ));
// synopsys translate_off
defparam \OV7670|Count[8]~35 .lut_mask = 16'hC30C;
defparam \OV7670|Count[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y33_N31
cycloneii_lcell_ff \OV7670|Count[8] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[8]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [8]));

// Location: LCCOMB_X60_Y32_N0
cycloneii_lcell_comb \OV7670|Count[9]~37 (
// Equation(s):
// \OV7670|Count[9]~37_combout  = (\OV7670|Count [9] & (!\OV7670|Count[8]~36 )) # (!\OV7670|Count [9] & ((\OV7670|Count[8]~36 ) # (GND)))
// \OV7670|Count[9]~38  = CARRY((!\OV7670|Count[8]~36 ) # (!\OV7670|Count [9]))

	.dataa(vcc),
	.datab(\OV7670|Count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[8]~36 ),
	.combout(\OV7670|Count[9]~37_combout ),
	.cout(\OV7670|Count[9]~38 ));
// synopsys translate_off
defparam \OV7670|Count[9]~37 .lut_mask = 16'h3C3F;
defparam \OV7670|Count[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N1
cycloneii_lcell_ff \OV7670|Count[9] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[9]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [9]));

// Location: LCCOMB_X60_Y32_N2
cycloneii_lcell_comb \OV7670|Count[10]~39 (
// Equation(s):
// \OV7670|Count[10]~39_combout  = (\OV7670|Count [10] & (\OV7670|Count[9]~38  $ (GND))) # (!\OV7670|Count [10] & (!\OV7670|Count[9]~38  & VCC))
// \OV7670|Count[10]~40  = CARRY((\OV7670|Count [10] & !\OV7670|Count[9]~38 ))

	.dataa(vcc),
	.datab(\OV7670|Count [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[9]~38 ),
	.combout(\OV7670|Count[10]~39_combout ),
	.cout(\OV7670|Count[10]~40 ));
// synopsys translate_off
defparam \OV7670|Count[10]~39 .lut_mask = 16'hC30C;
defparam \OV7670|Count[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N3
cycloneii_lcell_ff \OV7670|Count[10] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[10]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [10]));

// Location: LCCOMB_X60_Y32_N4
cycloneii_lcell_comb \OV7670|Count[11]~41 (
// Equation(s):
// \OV7670|Count[11]~41_combout  = (\OV7670|Count [11] & (!\OV7670|Count[10]~40 )) # (!\OV7670|Count [11] & ((\OV7670|Count[10]~40 ) # (GND)))
// \OV7670|Count[11]~42  = CARRY((!\OV7670|Count[10]~40 ) # (!\OV7670|Count [11]))

	.dataa(vcc),
	.datab(\OV7670|Count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[10]~40 ),
	.combout(\OV7670|Count[11]~41_combout ),
	.cout(\OV7670|Count[11]~42 ));
// synopsys translate_off
defparam \OV7670|Count[11]~41 .lut_mask = 16'h3C3F;
defparam \OV7670|Count[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N5
cycloneii_lcell_ff \OV7670|Count[11] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[11]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [11]));

// Location: LCCOMB_X60_Y32_N6
cycloneii_lcell_comb \OV7670|Count[12]~43 (
// Equation(s):
// \OV7670|Count[12]~43_combout  = (\OV7670|Count [12] & (\OV7670|Count[11]~42  $ (GND))) # (!\OV7670|Count [12] & (!\OV7670|Count[11]~42  & VCC))
// \OV7670|Count[12]~44  = CARRY((\OV7670|Count [12] & !\OV7670|Count[11]~42 ))

	.dataa(vcc),
	.datab(\OV7670|Count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[11]~42 ),
	.combout(\OV7670|Count[12]~43_combout ),
	.cout(\OV7670|Count[12]~44 ));
// synopsys translate_off
defparam \OV7670|Count[12]~43 .lut_mask = 16'hC30C;
defparam \OV7670|Count[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N7
cycloneii_lcell_ff \OV7670|Count[12] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[12]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [12]));

// Location: LCCOMB_X58_Y33_N20
cycloneii_lcell_comb \OV7670|CurrentBuffer~0 (
// Equation(s):
// \OV7670|CurrentBuffer~0_combout  = \OV7670|CurrentBuffer~regout  $ (((!\CAM_VSYNC~combout  & (!\OV7670|State.000~regout  & \OV7670|VSYNCReg~regout ))))

	.dataa(\CAM_VSYNC~combout ),
	.datab(\OV7670|State.000~regout ),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|VSYNCReg~regout ),
	.cin(gnd),
	.combout(\OV7670|CurrentBuffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CurrentBuffer~0 .lut_mask = 16'hE1F0;
defparam \OV7670|CurrentBuffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N29
cycloneii_lcell_ff \OV7670|CurrentBuffer (
	.clk(\CAM_PCLK~combout ),
	.datain(gnd),
	.sdata(\OV7670|CurrentBuffer~0_combout ),
	.aclr(gnd),
	.sclr(!\NotReset~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CurrentBuffer~regout ));

// Location: LCCOMB_X60_Y32_N8
cycloneii_lcell_comb \OV7670|Count[13]~45 (
// Equation(s):
// \OV7670|Count[13]~45_combout  = (\OV7670|Count [13] & (!\OV7670|Count[12]~44 )) # (!\OV7670|Count [13] & ((\OV7670|Count[12]~44 ) # (GND)))
// \OV7670|Count[13]~46  = CARRY((!\OV7670|Count[12]~44 ) # (!\OV7670|Count [13]))

	.dataa(vcc),
	.datab(\OV7670|Count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[12]~44 ),
	.combout(\OV7670|Count[13]~45_combout ),
	.cout(\OV7670|Count[13]~46 ));
// synopsys translate_off
defparam \OV7670|Count[13]~45 .lut_mask = 16'h3C3F;
defparam \OV7670|Count[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N9
cycloneii_lcell_ff \OV7670|Count[13] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[13]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [13]));

// Location: LCCOMB_X60_Y32_N10
cycloneii_lcell_comb \OV7670|Count[14]~47 (
// Equation(s):
// \OV7670|Count[14]~47_combout  = (\OV7670|Count [14] & (\OV7670|Count[13]~46  $ (GND))) # (!\OV7670|Count [14] & (!\OV7670|Count[13]~46  & VCC))
// \OV7670|Count[14]~48  = CARRY((\OV7670|Count [14] & !\OV7670|Count[13]~46 ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[13]~46 ),
	.combout(\OV7670|Count[14]~47_combout ),
	.cout(\OV7670|Count[14]~48 ));
// synopsys translate_off
defparam \OV7670|Count[14]~47 .lut_mask = 16'hA50A;
defparam \OV7670|Count[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N11
cycloneii_lcell_ff \OV7670|Count[14] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[14]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [14]));

// Location: LCCOMB_X60_Y32_N12
cycloneii_lcell_comb \OV7670|Count[15]~49 (
// Equation(s):
// \OV7670|Count[15]~49_combout  = (\OV7670|Count [15] & (!\OV7670|Count[14]~48 )) # (!\OV7670|Count [15] & ((\OV7670|Count[14]~48 ) # (GND)))
// \OV7670|Count[15]~50  = CARRY((!\OV7670|Count[14]~48 ) # (!\OV7670|Count [15]))

	.dataa(\OV7670|Count [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[14]~48 ),
	.combout(\OV7670|Count[15]~49_combout ),
	.cout(\OV7670|Count[15]~50 ));
// synopsys translate_off
defparam \OV7670|Count[15]~49 .lut_mask = 16'h5A5F;
defparam \OV7670|Count[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneii_lcell_comb \OV7670|Count[16]~52 (
// Equation(s):
// \OV7670|Count[16]~52_combout  = (\OV7670|Count [16] & (\OV7670|Count[15]~50  $ (GND))) # (!\OV7670|Count [16] & (!\OV7670|Count[15]~50  & VCC))
// \OV7670|Count[16]~53  = CARRY((\OV7670|Count [16] & !\OV7670|Count[15]~50 ))

	.dataa(\OV7670|Count [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[15]~50 ),
	.combout(\OV7670|Count[16]~52_combout ),
	.cout(\OV7670|Count[16]~53 ));
// synopsys translate_off
defparam \OV7670|Count[16]~52 .lut_mask = 16'hA50A;
defparam \OV7670|Count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneii_lcell_comb \OV7670|Count[17]~54 (
// Equation(s):
// \OV7670|Count[17]~54_combout  = (\OV7670|Count [17] & (!\OV7670|Count[16]~53 )) # (!\OV7670|Count [17] & ((\OV7670|Count[16]~53 ) # (GND)))
// \OV7670|Count[17]~55  = CARRY((!\OV7670|Count[16]~53 ) # (!\OV7670|Count [17]))

	.dataa(vcc),
	.datab(\OV7670|Count [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[16]~53 ),
	.combout(\OV7670|Count[17]~54_combout ),
	.cout(\OV7670|Count[17]~55 ));
// synopsys translate_off
defparam \OV7670|Count[17]~54 .lut_mask = 16'h3C3F;
defparam \OV7670|Count[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N17
cycloneii_lcell_ff \OV7670|Count[17] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[17]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [17]));

// Location: LCCOMB_X60_Y32_N18
cycloneii_lcell_comb \OV7670|Count[18]~56 (
// Equation(s):
// \OV7670|Count[18]~56_combout  = \OV7670|Count [18] $ (!\OV7670|Count[17]~55 )

	.dataa(\OV7670|Count [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670|Count[17]~55 ),
	.combout(\OV7670|Count[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Count[18]~56 .lut_mask = 16'hA5A5;
defparam \OV7670|Count[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y32_N19
cycloneii_lcell_ff \OV7670|Count[18] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[18]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [18]));

// Location: LCCOMB_X60_Y36_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout  = (\OV7670|Count [18] & ((\OV7670|State.011~regout ) # (\OV7670|State.101~regout )))

	.dataa(vcc),
	.datab(\OV7670|State.011~regout ),
	.datac(\OV7670|Count [18]),
	.datad(\OV7670|State.101~regout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 .lut_mask = 16'hF0C0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y32_N15
cycloneii_lcell_ff \OV7670|Count[16] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[16]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [16]));

// Location: LCCOMB_X60_Y36_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  = (!\OV7670|Count [16] & !\OV7670|Count [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [16]),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0 .lut_mask = 16'h000F;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout  = (\OV7670|Count [15] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout  = (!\OV7670|Count [13] & (!\OV7670|Count [12] & (\OV7670|CurrentBuffer~regout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout 
// )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_PCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CAM_PCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_PCLK));
// synopsys translate_off
defparam \CAM_PCLK~I .input_async_reset = "none";
defparam \CAM_PCLK~I .input_power_up = "low";
defparam \CAM_PCLK~I .input_register_mode = "none";
defparam \CAM_PCLK~I .input_sync_reset = "none";
defparam \CAM_PCLK~I .oe_async_reset = "none";
defparam \CAM_PCLK~I .oe_power_up = "low";
defparam \CAM_PCLK~I .oe_register_mode = "none";
defparam \CAM_PCLK~I .oe_sync_reset = "none";
defparam \CAM_PCLK~I .operation_mode = "input";
defparam \CAM_PCLK~I .output_async_reset = "none";
defparam \CAM_PCLK~I .output_power_up = "low";
defparam \CAM_PCLK~I .output_register_mode = "none";
defparam \CAM_PCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  = (!\vga|Add5~20_combout  & !\vga|Add5~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0 .lut_mask = 16'h000F;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  = (\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & !\vga|Add5~14_combout ))

	.dataa(vcc),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~14_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1 .lut_mask = 16'h000C;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0_combout  = (\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneii_lcell_comb \vga|hc[4]~_wirecell (
// Equation(s):
// \vga|hc[4]~_wirecell_combout  = !\vga|hc [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|hc [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|hc[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \vga|hc[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \vga|hc[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneii_lcell_comb \vga|Add4~5 (
// Equation(s):
// \vga|Add4~5_combout  = \vga|hc [4] $ (!\vga|hc [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|hc [4]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~5 .lut_mask = 16'hF00F;
defparam \vga|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneii_lcell_comb \vga|Add4~6 (
// Equation(s):
// \vga|Add4~6_combout  = \vga|hc [6] $ (((!\vga|hc [4] & !\vga|hc [5])))

	.dataa(vcc),
	.datab(\vga|hc [6]),
	.datac(\vga|hc [4]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add4~6 .lut_mask = 16'hCCC3;
defparam \vga|Add4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CAM_D~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[7]));
// synopsys translate_off
defparam \CAM_D[7]~I .input_async_reset = "none";
defparam \CAM_D[7]~I .input_power_up = "low";
defparam \CAM_D[7]~I .input_register_mode = "none";
defparam \CAM_D[7]~I .input_sync_reset = "none";
defparam \CAM_D[7]~I .oe_async_reset = "none";
defparam \CAM_D[7]~I .oe_power_up = "low";
defparam \CAM_D[7]~I .oe_register_mode = "none";
defparam \CAM_D[7]~I .oe_sync_reset = "none";
defparam \CAM_D[7]~I .operation_mode = "input";
defparam \CAM_D[7]~I .output_async_reset = "none";
defparam \CAM_D[7]~I .output_power_up = "low";
defparam \CAM_D[7]~I .output_register_mode = "none";
defparam \CAM_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneii_lcell_comb \OV7670|DataIn[7]~feeder (
// Equation(s):
// \OV7670|DataIn[7]~feeder_combout  = \CAM_D~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CAM_D~combout [7]),
	.cin(gnd),
	.combout(\OV7670|DataIn[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|DataIn[7]~feeder .lut_mask = 16'hFF00;
defparam \OV7670|DataIn[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X83_Y40_N9
cycloneii_lcell_ff \OV7670|DataIn[7] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|DataIn[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|DataIn [7]));

// Location: LCFF_X60_Y33_N17
cycloneii_lcell_ff \OV7670|Count[1] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[1]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [1]));

// Location: LCFF_X60_Y33_N21
cycloneii_lcell_ff \OV7670|Count[3] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[3]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [3]));

// Location: LCFF_X60_Y33_N25
cycloneii_lcell_ff \OV7670|Count[5] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[5]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [5]));

// Location: M4K_X64_Y31
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2402w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2402w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2_combout  = (\OV7670|Count [12] & (\OV7670|CurrentBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout  & !\OV7670|Count 
// [13])))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2_combout  = (\vga|Add5~10_combout  & (\vga|Add5~22_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y36
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~2_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout  = (!\OV7670|Count [12] & (\OV7670|CurrentBuffer~regout  & (\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout 
// )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2413w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout  = (\vga|Add5~12_combout  & (!\vga|Add5~20_combout  & (\vga|Add5~16_combout  & !\vga|Add5~18_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~20_combout ),
	.datac(\vga|Add5~16_combout ),
	.datad(\vga|Add5~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0 .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1_combout  = (!\vga|Add5~10_combout  & (\vga|Add5~22_combout  & (!\vga|Add5~14_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~14_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y21
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~1_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2423w[3]~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ))

	.dataa(vcc),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a73~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a74~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 .lut_mask = 16'hFC30;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout )))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a72~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 .lut_mask = 16'h7610;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N23
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X54_Y34_N25
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]));

// Location: LCCOMB_X61_Y30_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout  & 
// !\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2])))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~11_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 .lut_mask = 16'h0CAA;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneii_lcell_comb \OV7670|BufferData~1 (
// Equation(s):
// \OV7670|BufferData~1_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5] & ((\OV7670|BufferData~0_combout ) # 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ))))

	.dataa(\OV7670|BufferData~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ),
	.cin(gnd),
	.combout(\OV7670|BufferData~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|BufferData~1 .lut_mask = 16'h0302;
defparam \OV7670|BufferData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout  = (!\OV7670|Count [18] & ((\OV7670|State.101~regout ) # (\OV7670|State.011~regout )))

	.dataa(vcc),
	.datab(\OV7670|State.101~regout ),
	.datac(\OV7670|State.011~regout ),
	.datad(\OV7670|Count [18]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2 .lut_mask = 16'h00FC;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  = (!\OV7670|Count [15] & (\OV7670|Count [17] & (\OV7670|CurrentBuffer~regout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout 
// )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout  = (!\OV7670|Count [12] & !\OV7670|Count [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2 .lut_mask = 16'h000F;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3] = (!\OV7670|Count [16] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout )))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout  = (\vga|Add5~20_combout  & (!\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & !\vga|Add5~12_combout )))

	.dataa(\vga|Add5~20_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0 .lut_mask = 16'h0002;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1971w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y46
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1920w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1920w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  = (!\OV7670|Count [12] & \OV7670|Count [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2 .lut_mask = 16'h0F00;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y36_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout  = (!\vga|Add5~16_combout  & (\vga|Add5~12_combout  & (!\vga|Add5~18_combout  & \vga|Add5~20_combout )))

	.dataa(\vga|Add5~16_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout  & 
// !\vga|Add5~22_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0 .lut_mask = 16'h0010;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y36
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 .lut_mask = 16'h5410;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  = (\OV7670|Count [12] & \OV7670|Count [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [13]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2 .lut_mask = 16'hF000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3] = (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & !\OV7670|Count [14])))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2157w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0_combout  = (!\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y24
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X54_Y34_N19
cycloneii_lcell_ff \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\vga|Add5~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCCOMB_X59_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 .lut_mask = 16'hC0A0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 .lut_mask = 16'h0504;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  = (\OV7670|Count [15] & (\OV7670|CurrentBuffer~regout  & (!\OV7670|Count [13] & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout 
// )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  = (!\OV7670|Count [16] & \OV7670|Count [17])

	.dataa(\OV7670|Count [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670|Count [17]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0 .lut_mask = 16'h5500;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3] = (\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout  = (\vga|Add5~20_combout  & !\vga|Add5~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0 .lut_mask = 16'h00F0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y41
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout  = (\OV7670|Count [15] & (\OV7670|Count [17] & (\OV7670|CurrentBuffer~regout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout 
// )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2379w[2]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout  = (\vga|Add5~20_combout  & \vga|Add5~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2 .lut_mask = 16'hF000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0_combout  = (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout  & !\vga|Add5~22_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y45
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2044w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2044w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 .lut_mask = 16'hA808;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2157w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y17
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2013w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2013w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [16] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2369w[2]~2_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2230w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0_combout  = (!\vga|Add5~22_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout )))

	.dataa(\vga|Add5~22_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2413w[3]~1_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1991w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y49
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 .lut_mask = 16'h0E04;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 .lut_mask = 16'hAAA8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & !\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 .lut_mask = 16'hFF08;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout  & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 .lut_mask = 16'hFFA8;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5] & (((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout )))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~60_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 .lut_mask = 16'hF202;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  = (\OV7670|Count [16] & (\OV7670|Count [13] & !\OV7670|Count [12]))

	.dataa(vcc),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0 .lut_mask = 16'h00C0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y32_N13
cycloneii_lcell_ff \OV7670|Count[15] (
	.clk(\CAM_PCLK~combout ),
	.datain(\OV7670|Count[15]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\OV7670|WriteBuffer1~0_combout ),
	.sload(gnd),
	.ena(\OV7670|Count[11]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|Count [15]));

// Location: LCCOMB_X60_Y34_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout  = (!\OV7670|Count [18] & (\OV7670|Count [15] & (\OV7670|CurrentBuffer~regout  & !\OV7670|WriteBuffer1~0_combout )))

	.dataa(\OV7670|Count [18]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|WriteBuffer1~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1 .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3] = (\OV7670|Count [17] & (\OV7670|Count [14] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1795w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout  = (\vga|Add5~12_combout  & (\vga|Add5~16_combout  & (\vga|Add5~20_combout  & \vga|Add5~18_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y19
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  = (\OV7670|Count [16] & !\OV7670|Count [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [16]),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0 .lut_mask = 16'h00F0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3] = (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & (\OV7670|Count [14] & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout  = (\vga|Add5~18_combout  & (!\vga|Add5~12_combout  & (\vga|Add5~20_combout  & \vga|Add5~16_combout )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\vga|Add5~20_combout ),
	.datad(\vga|Add5~16_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0_combout  = (\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0 .lut_mask = 16'h0020;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0_combout ),
	.ena1(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_width = 12;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_first_address = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_last_address = 4095;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .ram_block_type = "M4K";
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 .lut_mask = 16'h0D08;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ) # (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ))))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 .lut_mask = 16'hC080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout  = ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout  & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// !\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4])

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 .lut_mask = 16'h08FF;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ) # ((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ) # 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~21_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67 .lut_mask = 16'hFFFA;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout  = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout  & (((\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67_combout )))) # 
// (!\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout  & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~61_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~67_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 .lut_mask = 16'hF808;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  = (\OV7670|Count [13] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout  & (!\OV7670|CurrentBuffer~regout  & \OV7670|Count 
// [15])))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.datac(\OV7670|CurrentBuffer~regout ),
	.datad(\OV7670|Count [15]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3] = (!\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout  = (!\vga|Add5~10_combout  & (\vga|Add5~14_combout  & (\vga|Add5~16_combout  & !\vga|Add5~22_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~16_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2 .lut_mask = 16'h0040;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2_combout  = (!\vga|Add5~20_combout  & (\vga|Add5~12_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout  & \vga|Add5~18_combout 
// )))

	.dataa(\vga|Add5~20_combout ),
	.datab(\vga|Add5~12_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.datad(\vga|Add5~18_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2 .lut_mask = 16'h4000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y31
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1888w[3]~2_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1888w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout  = (!\OV7670|Count [12] & (!\OV7670|Count [18] & ((\OV7670|State.101~regout ) # (\OV7670|State.011~regout ))))

	.dataa(\OV7670|State.101~regout ),
	.datab(\OV7670|State.011~regout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [18]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6 .lut_mask = 16'h000E;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  = (\OV7670|Count [16] & (!\OV7670|CurrentBuffer~regout  & (!\OV7670|Count [13] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout 
// )))

	.dataa(\OV7670|Count [16]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7 .lut_mask = 16'h0200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3] = (!\OV7670|Count [17] & (\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3_combout  = (\vga|Add5~18_combout  & (!\vga|Add5~20_combout  & (!\vga|Add5~12_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout 
// )))

	.dataa(\vga|Add5~18_combout ),
	.datab(\vga|Add5~20_combout ),
	.datac(\vga|Add5~12_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y34
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1868w[3]~3_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1868w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a30~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 .lut_mask = 16'h5140;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~14_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~15_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 .lut_mask = 16'hEFEF;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~5_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 .lut_mask = 16'h0A00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~13_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~16_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~6_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 .lut_mask = 16'hF800;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  = (!\OV7670|Count [13] & !\OV7670|CurrentBuffer~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|CurrentBuffer~regout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0 .lut_mask = 16'h000F;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  = (\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  & (!\OV7670|Count [18] & 
// !\OV7670|WriteBuffer1~0_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.datac(\OV7670|Count [18]),
	.datad(\OV7670|WriteBuffer1~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 .lut_mask = 16'h0008;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  = (\OV7670|Count [16] & \OV7670|Count [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [16]),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 .lut_mask = 16'hF000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3] = (!\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N22
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1_combout  = (!\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1 .lut_mask = 16'h0400;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y33
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~1_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2210w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a59~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a57~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 .lut_mask = 16'hA0C0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~44_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~43_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 .lut_mask = 16'hCCC8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & !\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3])

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 .lut_mask = 16'h0505;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  = (!\OV7670|Count [18] & (!\OV7670|CurrentBuffer~regout  & (\OV7670|Count [13] & !\OV7670|WriteBuffer1~0_combout )))

	.dataa(\OV7670|Count [18]),
	.datab(\OV7670|CurrentBuffer~regout ),
	.datac(\OV7670|Count [13]),
	.datad(\OV7670|WriteBuffer1~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 .lut_mask = 16'h0010;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout  = (!\OV7670|Count [15] & (\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout )))

	.dataa(\OV7670|Count [15]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0 .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3] = (!\OV7670|Count [14] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2167w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] .lut_mask = 16'h0F00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout  = (\vga|Add5~12_combout  & (!\vga|Add5~16_combout  & (\vga|Add5~18_combout  & \vga|Add5~20_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0 .lut_mask = 16'h2000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0_combout  = (!\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2177w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y43
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2127w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2127w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a48~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a50~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 .lut_mask = 16'h0C0A;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout  & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~46_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~45_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~10_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~47_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 .lut_mask = 16'hFCEC;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y49_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3] = (\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y49
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2260w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2260w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3] = (\OV7670|Count [17] & (\OV7670|Count [15] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout  & \OV7670|Count [14])))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Count [15]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~7_combout ),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2240w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2240w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a62~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a60~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 .lut_mask = 16'h4540;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3] = (\OV7670|Count [14] & (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y13_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout  & !\vga|Add5~22_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2210w[3]~0_combout ),
	.datad(\vga|Add5~22_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0 .lut_mask = 16'h0080;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y13
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2250w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2250w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3] = (\OV7670|Count [17] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (\OV7670|Count [14] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [17]),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datac(\OV7670|Count [14]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0_combout  = (\vga|Add5~14_combout  & (\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2230w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0 .lut_mask = 16'h0800;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y36
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2270w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2270w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a61~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a63~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 .lut_mask = 16'hA808;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ) # 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2])))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~48_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~50_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~49_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 .lut_mask = 16'hCCC4;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3] = (!\OV7670|Count [14] & (\OV7670|Count [12] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1838w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] .lut_mask = 16'h4000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y32
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2024w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a43~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a41~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 .lut_mask = 16'hA0C0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [12] & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout  & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout )))

	.dataa(\OV7670|Count [14]),
	.datab(\OV7670|Count [12]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2024w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y43
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2034w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2034w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a40~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a42~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 .lut_mask = 16'h0E02;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~26_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~27_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 .lut_mask = 16'hAAA8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout  = (!\OV7670|Count [16] & (!\OV7670|Count [15] & !\OV7670|CurrentBuffer~regout ))

	.dataa(\OV7670|Count [16]),
	.datab(vcc),
	.datac(\OV7670|Count [15]),
	.datad(\OV7670|CurrentBuffer~regout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0 .lut_mask = 16'h0005;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout  = (\OV7670|Count [13] & (\OV7670|Count [17] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout )))

	.dataa(\OV7670|Count [13]),
	.datab(\OV7670|Count [17]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1971w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~2_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0 .lut_mask = 16'h8000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3] = (!\OV7670|Count [14] & (!\OV7670|Count [12] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] .lut_mask = 16'h0500;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y48
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1941w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1941w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a32~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a34~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 .lut_mask = 16'h0E02;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3] = (!\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout  & \OV7670|Count [12]))

	.dataa(\OV7670|Count [14]),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1991w[2]~0_combout ),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] .lut_mask = 16'h5000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y46
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1951w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1951w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a33~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a35~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 .lut_mask = 16'hC088;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~25_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~24_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 .lut_mask = 16'h0504;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout  & 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2])))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~19_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 .lut_mask = 16'hCECC;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout  & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~23_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~28_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~65_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 .lut_mask = 16'hFFA8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout  & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout  & (\OV7670|Count [12] & !\OV7670|Count [14])))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1652w[2]~0_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1858w[2]~0_combout ),
	.datac(\OV7670|Count [12]),
	.datad(\OV7670|Count [14]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] .lut_mask = 16'h0080;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & (\vga|Add5~10_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout 
// )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~22_combout ),
	.datac(\vga|Add5~10_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode2423w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0 .lut_mask = 16'h1000;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y16
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1672w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1672w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 .lut_mask = 16'hE020;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~39_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~38_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 .lut_mask = 16'hCCC8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  = (!\OV7670|Count [13] & \OV7670|Count [12])

	.dataa(vcc),
	.datab(\OV7670|Count [13]),
	.datac(vcc),
	.datad(\OV7670|Count [12]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8 .lut_mask = 16'h3300;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  = (!\OV7670|Count [16] & (!\OV7670|Count [17] & !\OV7670|Count [15]))

	.dataa(vcc),
	.datab(\OV7670|Count [16]),
	.datac(\OV7670|Count [17]),
	.datad(\OV7670|Count [15]),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6 .lut_mask = 16'h0003;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3] = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout  & (!\OV7670|Count [14] & 
// (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout )))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1785w[2]~0_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~8_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout  = (!\vga|Add5~20_combout  & (!\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & !\vga|Add5~12_combout )))

	.dataa(\vga|Add5~20_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~12_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1 .lut_mask = 16'h0001;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N16
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0_combout  = (\vga|Add5~10_combout  & (!\vga|Add5~14_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout 
// )))

	.dataa(\vga|Add5~10_combout ),
	.datab(\vga|Add5~14_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0 .lut_mask = 16'h0200;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y15
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1558w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1558w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout )) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout )))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 .lut_mask = 16'h88C0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3] = (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout  & (!\OV7670|Count [14] & 
// (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout  & \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout )))

	.dataa(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2349w[2]~0_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1775w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] .lut_mask = 16'h2000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w[3] (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w [3] = (!\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1588w[3]~1_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w[3] .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y47
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1541w [3]),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1541w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3] = (!\OV7670|Count [12] & (!\OV7670|Count [14] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout )))

	.dataa(\OV7670|Count [12]),
	.datab(\OV7670|Count [14]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1805w[2]~0_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode2359w[2]~6_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] .lut_mask = 16'h1000;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout  = (\vga|Add5~12_combout  & (!\vga|Add5~16_combout  & (!\vga|Add5~18_combout  & !\vga|Add5~20_combout )))

	.dataa(\vga|Add5~12_combout ),
	.datab(\vga|Add5~16_combout ),
	.datac(\vga|Add5~18_combout ),
	.datad(\vga|Add5~20_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0 .lut_mask = 16'h0002;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneii_lcell_comb \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0 (
// Equation(s):
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0_combout  = (!\vga|Add5~14_combout  & (!\vga|Add5~10_combout  & (!\vga|Add5~22_combout  & 
// \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout )))

	.dataa(\vga|Add5~14_combout ),
	.datab(\vga|Add5~10_combout ),
	.datac(\vga|Add5~22_combout ),
	.datad(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1618w[3]~0_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0 .lut_mask = 16'h0100;
defparam \OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y17
cycloneii_ram_block \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\CAM_PCLK~combout ),
	.ena0(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|decode_a|w_anode1568w[3]~0_combout ),
	.ena1(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|decode4|w_anode1568w [3]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga|Add5~8_combout ,\vga|Add5~6_combout ,\vga|Add5~4_combout ,\vga|Add5~2_combout ,\vga|Add5~0_combout ,\vga|Add4~6_combout ,\vga|Add4~5_combout ,\vga|hc[4]~_wirecell_combout ,\vga|hc [3],\vga|hc [2],\vga|hc [1],\vga|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670|DataIn [7]}),
	.portbaddr({\OV7670|Count [11],\OV7670|Count [10],\OV7670|Count [9],\OV7670|Count [8],\OV7670|Count [7],\OV7670|Count [6],\OV7670|Count [5],\OV7670|Count [4],\OV7670|Count [3],\OV7670|Count [2],\OV7670|Count [1],\OV7670|Count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ALTSYNCRAM";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 307200;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 1;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1] & (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 .lut_mask = 16'h5404;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout  = (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~36_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~37_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 .lut_mask = 16'h0504;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3] & 
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~31_combout ),
	.datab(vcc),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [3]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 .lut_mask = 16'h0A00;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ) # ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout  & 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~35_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~40_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~66_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~32_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 .lut_mask = 16'hFFA8;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5] & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout )))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5] & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4] & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [5]),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~29_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~41_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 .lut_mask = 16'hB1A0;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneii_lcell_comb \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 (
// Equation(s):
// \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ) # 
// ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout )))) # (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~54_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~17_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~51_combout ),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~42_combout ),
	.cin(gnd),
	.combout(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 .lut_mask = 16'hFACC;
defparam \OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneii_lcell_comb \OV7670|BufferData~0 (
// Equation(s):
// \OV7670|BufferData~0_combout  = (\OV7670|CurrentReadBuffer~regout  & (((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6]) # (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout )))) # 
// (!\OV7670|CurrentReadBuffer~regout  & (\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout  & (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6])))

	.dataa(\OV7670|CurrentReadBuffer~regout ),
	.datab(\OV7670|Buffer1|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~62_combout ),
	.datac(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6]),
	.datad(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~55_combout ),
	.cin(gnd),
	.combout(\OV7670|BufferData~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|BufferData~0 .lut_mask = 16'hAEA4;
defparam \OV7670|BufferData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneii_lcell_comb \OV7670|BufferData~2 (
// Equation(s):
// \OV7670|BufferData~2_combout  = (\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6] & (\OV7670|BufferData~1_combout  & ((\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ) # (!\OV7670|BufferData~0_combout )))) # 
// (!\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6] & (((\OV7670|BufferData~0_combout ))))

	.dataa(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|mux5|_~64_combout ),
	.datab(\OV7670|Buffer0|RAM_rtl_0|auto_generated|altsyncram1|address_reg_a [6]),
	.datac(\OV7670|BufferData~1_combout ),
	.datad(\OV7670|BufferData~0_combout ),
	.cin(gnd),
	.combout(\OV7670|BufferData~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|BufferData~2 .lut_mask = 16'hB3C0;
defparam \OV7670|BufferData~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneii_lcell_comb \vga|red[0]~0 (
// Equation(s):
// \vga|red[0]~0_combout  = (!\vga|hc [4] & (!\vga|hc [6] & (!\vga|hc [7] & !\vga|hc [5])))

	.dataa(\vga|hc [4]),
	.datab(\vga|hc [6]),
	.datac(\vga|hc [7]),
	.datad(\vga|hc [5]),
	.cin(gnd),
	.combout(\vga|red[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|red[0]~0 .lut_mask = 16'h0001;
defparam \vga|red[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
cycloneii_lcell_comb \vga|red[0]~1 (
// Equation(s):
// \vga|red[0]~1_combout  = (\vga|hc [8] & (((\vga|red[0]~0_combout ) # (!\vga|hc [9])))) # (!\vga|hc [8] & ((\vga|Add4~0_combout ) # ((\vga|hc [9]))))

	.dataa(\vga|Add4~0_combout ),
	.datab(\vga|hc [8]),
	.datac(\vga|hc [9]),
	.datad(\vga|red[0]~0_combout ),
	.cin(gnd),
	.combout(\vga|red[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|red[0]~1 .lut_mask = 16'hFE3E;
defparam \vga|red[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
cycloneii_lcell_comb \vga|LessThan4~0 (
// Equation(s):
// \vga|LessThan4~0_combout  = (((!\vga|vc [3]) # (!\vga|vc [4])) # (!\vga|vc [2])) # (!\vga|vc [1])

	.dataa(\vga|vc [1]),
	.datab(\vga|vc [2]),
	.datac(\vga|vc [4]),
	.datad(\vga|vc [3]),
	.cin(gnd),
	.combout(\vga|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \vga|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y34_N7
cycloneii_lcell_ff \vga|vc[0] (
	.clk(\OV7670|CamClock|state.01~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga|vc[0]~10_combout ),
	.aclr(!\NotReset~combout ),
	.sclr(\vga|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\vga|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga|vc [0]));

// Location: LCCOMB_X51_Y34_N6
cycloneii_lcell_comb \vga|Read~2 (
// Equation(s):
// \vga|Read~2_combout  = (\vga|LessThan4~0_combout  & (((\vga|Read~0_combout )))) # (!\vga|LessThan4~0_combout  & ((\vga|vc [0] & (\vga|Read~1_combout )) # (!\vga|vc [0] & ((\vga|Read~0_combout )))))

	.dataa(\vga|Read~1_combout ),
	.datab(\vga|LessThan4~0_combout ),
	.datac(\vga|Read~0_combout ),
	.datad(\vga|vc [0]),
	.cin(gnd),
	.combout(\vga|Read~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Read~2 .lut_mask = 16'hE2F0;
defparam \vga|Read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
cycloneii_lcell_comb \vga|red[0]~2 (
// Equation(s):
// \vga|red[0]~2_combout  = (!\vga|vc [9] & (\OV7670|BufferData~2_combout  & (\vga|red[0]~1_combout  & !\vga|Read~2_combout )))

	.dataa(\vga|vc [9]),
	.datab(\OV7670|BufferData~2_combout ),
	.datac(\vga|red[0]~1_combout ),
	.datad(\vga|Read~2_combout ),
	.cin(gnd),
	.combout(\vga|red[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|red[0]~2 .lut_mask = 16'h0040;
defparam \vga|red[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N10
cycloneii_lcell_comb \OV7670|CamClock|state.00~feeder (
// Equation(s):
// \OV7670|CamClock|state.00~feeder_combout  = \NotReset~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\NotReset~combout ),
	.cin(gnd),
	.combout(\OV7670|CamClock|state.00~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CamClock|state.00~feeder .lut_mask = 16'hFF00;
defparam \OV7670|CamClock|state.00~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y47_N11
cycloneii_lcell_ff \OV7670|CamClock|state.00 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\OV7670|CamClock|state.00~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CamClock|state.00~regout ));

// Location: LCCOMB_X48_Y47_N0
cycloneii_lcell_comb \OV7670|CamClock|counter~0 (
// Equation(s):
// \OV7670|CamClock|counter~0_combout  = (\NotReset~combout  & (!\OV7670|CamClock|counter [0] & \OV7670|CamClock|state.00~regout ))

	.dataa(vcc),
	.datab(\NotReset~combout ),
	.datac(\OV7670|CamClock|counter [0]),
	.datad(\OV7670|CamClock|state.00~regout ),
	.cin(gnd),
	.combout(\OV7670|CamClock|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CamClock|counter~0 .lut_mask = 16'h0C00;
defparam \OV7670|CamClock|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y47_N1
cycloneii_lcell_ff \OV7670|CamClock|counter[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\OV7670|CamClock|counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CamClock|counter [0]));

// Location: LCCOMB_X48_Y47_N26
cycloneii_lcell_comb \OV7670|CamClock|nextState.10~0 (
// Equation(s):
// \OV7670|CamClock|nextState.10~0_combout  = (\NotReset~combout  & ((\OV7670|CamClock|counter [0] & (\OV7670|CamClock|state.01~regout )) # (!\OV7670|CamClock|counter [0] & ((\OV7670|CamClock|state.10~regout )))))

	.dataa(\OV7670|CamClock|state.01~regout ),
	.datab(\NotReset~combout ),
	.datac(\OV7670|CamClock|state.10~regout ),
	.datad(\OV7670|CamClock|counter [0]),
	.cin(gnd),
	.combout(\OV7670|CamClock|nextState.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CamClock|nextState.10~0 .lut_mask = 16'h88C0;
defparam \OV7670|CamClock|nextState.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y47_N27
cycloneii_lcell_ff \OV7670|CamClock|state.10 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\OV7670|CamClock|nextState.10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CamClock|state.10~regout ));

// Location: LCCOMB_X48_Y47_N16
cycloneii_lcell_comb \OV7670|CamClock|nextState.01~0 (
// Equation(s):
// \OV7670|CamClock|nextState.01~0_combout  = (\NotReset~combout  & ((\OV7670|CamClock|counter [0] & ((!\OV7670|CamClock|state.01~regout ))) # (!\OV7670|CamClock|counter [0] & (!\OV7670|CamClock|state.10~regout ))))

	.dataa(\NotReset~combout ),
	.datab(\OV7670|CamClock|state.10~regout ),
	.datac(\OV7670|CamClock|state.01~regout ),
	.datad(\OV7670|CamClock|counter [0]),
	.cin(gnd),
	.combout(\OV7670|CamClock|nextState.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670|CamClock|nextState.01~0 .lut_mask = 16'h0A22;
defparam \OV7670|CamClock|nextState.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y47_N17
cycloneii_lcell_ff \OV7670|CamClock|state.01 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\OV7670|CamClock|nextState.01~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670|CamClock|state.01~regout ));

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(!\vga|LessThan2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\vga|LessThan3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(!\vga|vga_blank~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\vga|red[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CAM_XCLK~I (
	.datain(\OV7670|CamClock|state.01~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_XCLK));
// synopsys translate_off
defparam \CAM_XCLK~I .input_async_reset = "none";
defparam \CAM_XCLK~I .input_power_up = "low";
defparam \CAM_XCLK~I .input_register_mode = "none";
defparam \CAM_XCLK~I .input_sync_reset = "none";
defparam \CAM_XCLK~I .oe_async_reset = "none";
defparam \CAM_XCLK~I .oe_power_up = "low";
defparam \CAM_XCLK~I .oe_register_mode = "none";
defparam \CAM_XCLK~I .oe_sync_reset = "none";
defparam \CAM_XCLK~I .operation_mode = "output";
defparam \CAM_XCLK~I .output_async_reset = "none";
defparam \CAM_XCLK~I .output_power_up = "low";
defparam \CAM_XCLK~I .output_register_mode = "none";
defparam \CAM_XCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[6]));
// synopsys translate_off
defparam \CAM_D[6]~I .input_async_reset = "none";
defparam \CAM_D[6]~I .input_power_up = "low";
defparam \CAM_D[6]~I .input_register_mode = "none";
defparam \CAM_D[6]~I .input_sync_reset = "none";
defparam \CAM_D[6]~I .oe_async_reset = "none";
defparam \CAM_D[6]~I .oe_power_up = "low";
defparam \CAM_D[6]~I .oe_register_mode = "none";
defparam \CAM_D[6]~I .oe_sync_reset = "none";
defparam \CAM_D[6]~I .operation_mode = "input";
defparam \CAM_D[6]~I .output_async_reset = "none";
defparam \CAM_D[6]~I .output_power_up = "low";
defparam \CAM_D[6]~I .output_register_mode = "none";
defparam \CAM_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[5]));
// synopsys translate_off
defparam \CAM_D[5]~I .input_async_reset = "none";
defparam \CAM_D[5]~I .input_power_up = "low";
defparam \CAM_D[5]~I .input_register_mode = "none";
defparam \CAM_D[5]~I .input_sync_reset = "none";
defparam \CAM_D[5]~I .oe_async_reset = "none";
defparam \CAM_D[5]~I .oe_power_up = "low";
defparam \CAM_D[5]~I .oe_register_mode = "none";
defparam \CAM_D[5]~I .oe_sync_reset = "none";
defparam \CAM_D[5]~I .operation_mode = "input";
defparam \CAM_D[5]~I .output_async_reset = "none";
defparam \CAM_D[5]~I .output_power_up = "low";
defparam \CAM_D[5]~I .output_register_mode = "none";
defparam \CAM_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[4]));
// synopsys translate_off
defparam \CAM_D[4]~I .input_async_reset = "none";
defparam \CAM_D[4]~I .input_power_up = "low";
defparam \CAM_D[4]~I .input_register_mode = "none";
defparam \CAM_D[4]~I .input_sync_reset = "none";
defparam \CAM_D[4]~I .oe_async_reset = "none";
defparam \CAM_D[4]~I .oe_power_up = "low";
defparam \CAM_D[4]~I .oe_register_mode = "none";
defparam \CAM_D[4]~I .oe_sync_reset = "none";
defparam \CAM_D[4]~I .operation_mode = "input";
defparam \CAM_D[4]~I .output_async_reset = "none";
defparam \CAM_D[4]~I .output_power_up = "low";
defparam \CAM_D[4]~I .output_register_mode = "none";
defparam \CAM_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[3]));
// synopsys translate_off
defparam \CAM_D[3]~I .input_async_reset = "none";
defparam \CAM_D[3]~I .input_power_up = "low";
defparam \CAM_D[3]~I .input_register_mode = "none";
defparam \CAM_D[3]~I .input_sync_reset = "none";
defparam \CAM_D[3]~I .oe_async_reset = "none";
defparam \CAM_D[3]~I .oe_power_up = "low";
defparam \CAM_D[3]~I .oe_register_mode = "none";
defparam \CAM_D[3]~I .oe_sync_reset = "none";
defparam \CAM_D[3]~I .operation_mode = "input";
defparam \CAM_D[3]~I .output_async_reset = "none";
defparam \CAM_D[3]~I .output_power_up = "low";
defparam \CAM_D[3]~I .output_register_mode = "none";
defparam \CAM_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[2]));
// synopsys translate_off
defparam \CAM_D[2]~I .input_async_reset = "none";
defparam \CAM_D[2]~I .input_power_up = "low";
defparam \CAM_D[2]~I .input_register_mode = "none";
defparam \CAM_D[2]~I .input_sync_reset = "none";
defparam \CAM_D[2]~I .oe_async_reset = "none";
defparam \CAM_D[2]~I .oe_power_up = "low";
defparam \CAM_D[2]~I .oe_register_mode = "none";
defparam \CAM_D[2]~I .oe_sync_reset = "none";
defparam \CAM_D[2]~I .operation_mode = "input";
defparam \CAM_D[2]~I .output_async_reset = "none";
defparam \CAM_D[2]~I .output_power_up = "low";
defparam \CAM_D[2]~I .output_register_mode = "none";
defparam \CAM_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[1]));
// synopsys translate_off
defparam \CAM_D[1]~I .input_async_reset = "none";
defparam \CAM_D[1]~I .input_power_up = "low";
defparam \CAM_D[1]~I .input_register_mode = "none";
defparam \CAM_D[1]~I .input_sync_reset = "none";
defparam \CAM_D[1]~I .oe_async_reset = "none";
defparam \CAM_D[1]~I .oe_power_up = "low";
defparam \CAM_D[1]~I .oe_register_mode = "none";
defparam \CAM_D[1]~I .oe_sync_reset = "none";
defparam \CAM_D[1]~I .operation_mode = "input";
defparam \CAM_D[1]~I .output_async_reset = "none";
defparam \CAM_D[1]~I .output_power_up = "low";
defparam \CAM_D[1]~I .output_register_mode = "none";
defparam \CAM_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CAM_D[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CAM_D[0]));
// synopsys translate_off
defparam \CAM_D[0]~I .input_async_reset = "none";
defparam \CAM_D[0]~I .input_power_up = "low";
defparam \CAM_D[0]~I .input_register_mode = "none";
defparam \CAM_D[0]~I .input_sync_reset = "none";
defparam \CAM_D[0]~I .oe_async_reset = "none";
defparam \CAM_D[0]~I .oe_power_up = "low";
defparam \CAM_D[0]~I .oe_register_mode = "none";
defparam \CAM_D[0]~I .oe_sync_reset = "none";
defparam \CAM_D[0]~I .operation_mode = "input";
defparam \CAM_D[0]~I .output_async_reset = "none";
defparam \CAM_D[0]~I .output_power_up = "low";
defparam \CAM_D[0]~I .output_register_mode = "none";
defparam \CAM_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
