# Multiple Wire Assignment Module

## Overview
This Verilog module demonstrates the use of multiple continuous assignments to route input signals directly to various output wires. It emphasizes signal assignment and basic wiring in RTL design.

## Module Functionality
- **Module Name:** `top_module`
- **Inputs:**  
  - `a`, `b`, `c` â€” 1-bit input signals  
- **Outputs:**  
  - `w = a`  
  - `x = b`  
  - `y = b`  
  - `z = c`

## Use Case
This module provides a foundational exercise in signal mapping, ideal for beginners learning how to use the `assign` statement to wire inputs to outputs explicitly.

## File Included

| File Name       | Description                                    |
|------------------|------------------------------------------------|
| `top_module.v`   | Verilog source code for multiple wire routing  |

## Related HDLBits Exercise
This module corresponds to the HDLBits problem:  
[More wires](https://hdlbits.01xz.net/wiki/More_wires)
