<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>kernel_cholesky_0</TopModelName>
        <TargetClockPeriod>6.00</TargetClockPeriod>
        <ClockUncertainty>0.60</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>367</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>553</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.202 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.318 us</Worst-caseRealTimeLatency>
            <Interval-min>368</Interval-min>
            <Interval-max>554</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../kernel/kernel_cholesky_0.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>26</DSP>
            <FF>7672</FF>
            <LUT>11620</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_dout</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_empty_n</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_read</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_din</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_full_n</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_write</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_cholesky_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_read_loop_fu_66</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_read_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>66</ID>
                    <BindInstances>icmp_ln773_fu_176_p2 add_ln773_fu_182_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_80</InstName>
                    <ModuleName>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>80</ID>
                    <BindInstances>L_internal_re_U L_internal_im_U diag_internal_U icmp_ln468_fu_746_p2 i_2_fu_752_p2 i_sub1_fu_758_p2 mul_2s_2s_2_1_1_U13 sub_ln472_fu_778_p2 sub_ln472_1_fu_836_p2 sub_ln472_2_fu_851_p2 select_ln472_fu_866_p3 add_ln472_fu_874_p2 icmp_ln477_fu_879_p2 j_1_fu_884_p2 add_ln481_fu_924_p2 j_sub1_fu_930_p2 sub_ln482_fu_940_p2 select_ln344_fu_909_p3 sub_ln345_fu_954_p2 grp_fu_718_p3 icmp_ln493_fu_987_p2 add_ln499_fu_993_p2 xor_ln500_fu_1004_p2 add_ln500_fu_1013_p2 sub_ln345_2_fu_1030_p2 mul_31s_31s_61_5_1_U7 sub_ln99_fu_1088_p2 and_ln99_5_fu_1156_p2 tmp1_4_fu_1166_p2 xor_ln99_5_fu_1180_p2 and_ln99_6_fu_1186_p2 xor_ln99_7_fu_1192_p2 or_ln99_4_fu_1198_p2 xor_ln99_9_fu_1204_p2 xor_ln99_6_fu_1210_p2 xor_ln99_8_fu_1216_p2 or_ln99_5_fu_1222_p2 and_ln99_7_fu_1228_p2 or_ln99_7_fu_1234_p2 xor_ln99_10_fu_1240_p2 and_ln99_8_fu_1246_p2 select_ln99_4_fu_1740_p3 or_ln99_6_fu_1252_p2 tmp1_5_fu_1747_p3 mul_31s_31s_61_5_1_U8 sub_ln100_fu_1093_p2 and_ln100_5_fu_1306_p2 tmp2_4_fu_1316_p2 xor_ln100_5_fu_1330_p2 and_ln100_6_fu_1336_p2 xor_ln100_7_fu_1342_p2 or_ln100_4_fu_1348_p2 xor_ln100_9_fu_1354_p2 xor_ln100_6_fu_1360_p2 xor_ln100_8_fu_1366_p2 or_ln100_5_fu_1372_p2 and_ln100_7_fu_1378_p2 or_ln100_7_fu_1384_p2 xor_ln100_10_fu_1390_p2 and_ln100_8_fu_1396_p2 select_ln100_4_fu_1753_p3 or_ln100_6_fu_1402_p2 tmp2_5_fu_1760_p3 mul_31s_31s_61_5_1_U9 sub_ln101_fu_1098_p2 and_ln101_fu_1456_p2 tmp3_1_fu_1466_p2 xor_ln101_fu_1480_p2 and_ln101_1_fu_1486_p2 xor_ln101_2_fu_1492_p2 or_ln101_fu_1498_p2 xor_ln101_4_fu_1504_p2 xor_ln101_1_fu_1510_p2 xor_ln101_3_fu_1516_p2 or_ln101_1_fu_1522_p2 and_ln101_2_fu_1528_p2 or_ln101_3_fu_1534_p2 xor_ln101_5_fu_1540_p2 and_ln101_3_fu_1546_p2 select_ln101_fu_1552_p3 or_ln101_2_fu_1560_p2 tmp3_2_fu_1566_p3 mul_31s_31s_61_5_1_U10 sub_ln102_fu_1103_p2 and_ln102_fu_1622_p2 tmp4_1_fu_1632_p2 xor_ln102_fu_1646_p2 and_ln102_1_fu_1652_p2 xor_ln102_2_fu_1658_p2 or_ln102_fu_1664_p2 xor_ln102_4_fu_1670_p2 xor_ln102_1_fu_1676_p2 xor_ln102_3_fu_1682_p2 or_ln102_1_fu_1688_p2 and_ln102_2_fu_1694_p2 or_ln102_3_fu_1700_p2 xor_ln102_5_fu_1706_p2 and_ln102_3_fu_1712_p2 select_ln102_fu_1718_p3 or_ln102_2_fu_1726_p2 tmp4_2_fu_1732_p3 sub_ln103_1_fu_1774_p2 xor_ln103_2_fu_1800_p2 and_ln103_1_fu_1806_p2 xor_ln103_3_fu_1812_p2 select_ln103_2_fu_1818_p3 tmp5_re_fu_1826_p3 add_ln103_1_fu_1840_p2 add_ln103_fu_1844_p2 xor_ln103_4_fu_1896_p2 and_ln103_2_fu_1901_p2 xor_ln103_5_fu_1906_p2 select_ln103_4_fu_1910_p3 tmp5_im_fu_1918_p3 add_ln180_1_fu_1874_p2 xor_ln180_2_fu_1928_p2 and_ln180_1_fu_1933_p2 xor_ln180_3_fu_1938_p2 select_ln180_2_fu_1942_p3 tmp2_re_21_fu_1950_p3 add_ln181_fu_1966_p2 xor_ln181_fu_1992_p2 and_ln181_fu_1998_p2 xor_ln181_1_fu_2004_p2 select_ln181_fu_2010_p3 tmp2_im_8_fu_2018_p3 xor_ln493_fu_1024_p2 icmp_ln59_4_fu_2050_p2 icmp_ln59_5_fu_2056_p2 or_ln59_3_fu_2062_p2 xor_ln59_6_fu_2068_p2 and_ln59_8_fu_2074_p2 xor_ln59_7_fu_2146_p2 or_ln59_4_fu_2151_p2 and_ln59_9_fu_2156_p2 select_ln59_4_fu_2161_p3 or_ln59_5_fu_2168_p2 tmp2_re_22_fu_2173_p3 icmp_ln59_6_fu_2104_p2 icmp_ln59_7_fu_2110_p2 or_ln59_6_fu_2116_p2 xor_ln59_8_fu_2122_p2 and_ln59_10_fu_2128_p2 xor_ln59_9_fu_2193_p2 or_ln59_7_fu_2198_p2 and_ln59_11_fu_2203_p2 select_ln59_6_fu_2208_p3 or_ln59_8_fu_2215_p2 tmp2_im_9_fu_2220_p3 mul_34s_33s_67_3_1_U11 icmp_ln294_fu_2299_p2 or_ln294_fu_2422_p2 and_ln294_fu_2427_p2 add_ln294_fu_2437_p2 xor_ln294_fu_2451_p2 and_ln294_1_fu_2457_p2 icmp_ln294_1_fu_2304_p2 icmp_ln294_2_fu_2309_p2 icmp_ln294_3_fu_2314_p2 select_ln294_fu_2470_p3 xor_ln294_1_fu_2476_p2 and_ln294_2_fu_2482_p2 select_ln294_1_fu_2487_p3 and_ln294_3_fu_2627_p2 xor_ln294_2_fu_2494_p2 or_ln294_1_fu_2500_p2 xor_ln294_3_fu_2506_p2 and_ln294_4_fu_2511_p2 and_ln294_5_fu_2517_p2 or_ln294_3_fu_2631_p2 xor_ln294_4_fu_2636_p2 and_ln294_6_fu_2642_p2 select_ln294_2_fu_2747_p3 or_ln294_2_fu_2647_p2 temp_real_fu_2754_p3 mul_34s_33s_67_3_1_U12 icmp_ln295_fu_2335_p2 or_ln295_fu_2347_p2 and_ln295_fu_2353_p2 add_ln295_fu_2363_p2 xor_ln295_fu_2530_p2 and_ln295_1_fu_2535_p2 icmp_ln295_1_fu_2377_p2 icmp_ln295_2_fu_2382_p2 icmp_ln295_3_fu_2387_p2 select_ln295_fu_2548_p3 xor_ln295_1_fu_2554_p2 and_ln295_2_fu_2560_p2 select_ln295_1_fu_2565_p3 and_ln295_3_fu_2572_p2 xor_ln295_2_fu_2577_p2 or_ln295_1_fu_2583_p2 xor_ln295_3_fu_2588_p2 and_ln295_4_fu_2593_p2 and_ln295_5_fu_2599_p2 or_ln295_3_fu_2604_p2 xor_ln295_4_fu_2610_p2 and_ln295_6_fu_2616_p2 select_ln295_2_fu_2652_p3 or_ln295_2_fu_2621_p2 temp_imag_fu_2659_p3 icmp_ln59_8_fu_2790_p2 or_ln59_9_fu_2812_p2 and_ln59_12_fu_2818_p2 add_ln59_1_fu_2828_p2 xor_ln59_10_fu_2935_p2 and_ln59_13_fu_2940_p2 xor_ln59_11_fu_2945_p2 select_ln59_8_fu_2950_p3 select_ln59_9_fu_2957_p3 xor_ln59_12_fu_2964_p2 or_ln59_10_fu_2969_p2 xor_ln59_13_fu_2974_p2 or_ln59_11_fu_2980_p2 and_ln59_15_fu_2985_p2 and_ln59_16_fu_2991_p2 xor_ln59_22_fu_2996_p2 and_ln59_17_fu_3002_p2 select_ln59_10_fu_3007_p3 or_ln59_12_fu_3015_p2 tmp2_re_23_fu_3021_p3 icmp_ln59_9_fu_2695_p2 or_ln59_13_fu_2717_p2 and_ln59_18_fu_2723_p2 add_ln59_2_fu_2733_p2 xor_ln59_15_fu_2842_p2 and_ln59_19_fu_2847_p2 xor_ln59_16_fu_2852_p2 select_ln59_12_fu_2857_p3 select_ln59_13_fu_2864_p3 xor_ln59_17_fu_2871_p2 or_ln59_14_fu_2876_p2 xor_ln59_18_fu_2881_p2 or_ln59_15_fu_2887_p2 and_ln59_21_fu_2892_p2 and_ln59_22_fu_2898_p2 xor_ln59_23_fu_2903_p2 and_ln59_23_fu_2909_p2 select_ln59_14_fu_2914_p3 or_ln59_16_fu_2922_p2 tmp2_im_10_fu_2928_p3 sub_ln345_1_fu_3032_p2 xor_ln345_fu_3058_p2 and_ln345_fu_3064_p2 xor_ln345_1_fu_3070_p2 select_ln345_fu_3076_p3 tmp_im_2_fu_3084_p3 mul_16s_16s_32_2_1_U14 icmp_ln99_fu_3136_p2 or_ln99_fu_3199_p2 and_ln99_fu_3204_p2 tmp1_1_fu_3214_p2 xor_ln99_fu_3378_p2 and_ln99_1_fu_3383_p2 xor_ln99_1_fu_3388_p2 select_ln99_fu_3393_p3 select_ln99_1_fu_3400_p3 xor_ln99_2_fu_3407_p2 or_ln99_1_fu_3412_p2 xor_ln99_3_fu_3417_p2 or_ln99_2_fu_3423_p2 and_ln99_2_fu_3428_p2 and_ln99_3_fu_3434_p2 xor_ln99_4_fu_3439_p2 and_ln99_4_fu_3445_p2 select_ln99_2_fu_3450_p3 or_ln99_3_fu_3458_p2 tmp1_2_fu_3464_p3 mul_16s_16s_32_2_1_U15 icmp_ln100_fu_3162_p2 or_ln100_fu_3251_p2 and_ln100_fu_3256_p2 tmp2_1_fu_3266_p2 xor_ln100_fu_3280_p2 and_ln100_1_fu_3286_p2 xor_ln100_1_fu_3291_p2 select_ln100_fu_3296_p3 select_ln100_1_fu_3303_p3 xor_ln100_2_fu_3310_p2 or_ln100_1_fu_3315_p2 xor_ln100_3_fu_3321_p2 or_ln100_2_fu_3327_p2 and_ln100_2_fu_3333_p2 and_ln100_3_fu_3339_p2 xor_ln100_4_fu_3345_p2 and_ln100_4_fu_3351_p2 select_ln100_2_fu_3356_p3 or_ln100_3_fu_3364_p2 tmp2_2_fu_3370_p3 sub_ln103_fu_3478_p2 xor_ln103_fu_3500_p2 and_ln103_fu_3506_p2 xor_ln103_1_fu_3512_p2 select_ln103_fu_3518_p3 select_ln103_1_fu_3530_p3 add_ln180_2_fu_3557_p2 add_ln180_fu_3563_p2 xor_ln180_fu_3589_p2 and_ln180_fu_3595_p2 xor_ln180_1_fu_3601_p2 select_ln180_fu_3607_p3 tmp2_re_25_fu_3615_p3 add_ln523_fu_3092_p2 icmp_ln77_fu_3623_p2 grp_fu_718_p3 sub_ln223_fu_3645_p2 xor_ln223_fu_3671_p2 and_ln223_fu_3677_p2 xor_ln223_1_fu_3683_p2 select_ln223_fu_3689_p3 tmp2_re_26_fu_3697_p3 icmp_ln59_fu_3767_p2 or_ln59_fu_3786_p2 and_ln59_fu_3792_p2 add_ln59_fu_3802_p2 xor_ln59_fu_3816_p2 and_ln59_1_fu_3822_p2 icmp_ln59_1_fu_3725_p2 icmp_ln59_2_fu_3739_p2 icmp_ln59_3_fu_3745_p2 select_ln59_fu_3835_p3 xor_ln59_1_fu_3840_p2 and_ln59_2_fu_3846_p2 select_ln59_1_fu_3851_p3 and_ln59_3_fu_3857_p2 xor_ln59_2_fu_3861_p2 or_ln59_1_fu_3867_p2 xor_ln59_3_fu_3872_p2 and_ln59_4_fu_3877_p2 and_ln59_5_fu_3883_p2 or_ln59_17_fu_3888_p2 xor_ln59_4_fu_3894_p2 and_ln59_6_fu_3900_p2 select_ln59_2_fu_3905_p3 or_ln59_2_fu_3913_p2 tmp2_re_27_fu_3919_p3 icmp_ln88_fu_3948_p2 sub_ln88_fu_3953_p2 select_ln88_fu_3958_p3 ctlz_17_17_1_1_U17 add_ln88_fu_4007_p2 shl_ln88_fu_4041_p2 select_ln88_1_fu_4130_p3 sub_ln88_1_fu_4138_p2 add_ln88_1_fu_4147_p2 x_assign_fu_4176_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U6 sub_ln88_2_fu_4315_p2 select_ln88_2_fu_4535_p3 icmp_ln88_1_fu_4321_p2 sub_ln88_3_fu_4327_p2 icmp_ln88_2_fu_4347_p2 add_ln88_3_fu_4540_p2 sub_ln88_4_fu_4549_p2 select_ln88_3_fu_4554_p3 icmp_ln88_3_fu_4561_p2 icmp_ln88_4_fu_4737_p2 select_ln88_6_fu_4902_p3 ashr_ln88_fu_4745_p2 select_ln88_4_fu_4912_p3 icmp_ln88_5_fu_4570_p2 icmp_ln88_6_fu_4919_p2 shl_ln88_1_fu_4927_p2 select_ln88_5_fu_4932_p3 add_ln88_4_fu_4576_p2 bitselect_1ns_54ns_32s_1_1_1_U20 cond64_i_i237_fu_4940_p3 icmp_ln88_7_fu_4593_p2 add_ln88_5_fu_4353_p2 icmp_ln88_8_fu_4359_p2 sub_ln88_10_fu_4598_p2 select_ln88_10_fu_4603_p3 lshr_ln88_5_fu_4614_p2 and_ln88_34_fu_4750_p2 icmp_ln88_9_fu_4754_p2 cond86_i_i246_fu_4945_p2 or_ln88_fu_4961_p2 and_ln88_fu_4967_p2 add_ln88_6_fu_4977_p2 xor_ln88_fu_4991_p2 xor_ln88_2_fu_4997_p2 and_ln88_1_fu_5002_p2 sparsemux_7_2_17_1_1_U25 and_ln88_11_fu_5007_p2 carry_1_i_i259_fu_5013_p2 select_ln88_15_fu_4620_p3 icmp_ln88_10_fu_4760_p2 add_ln88_8_fu_4643_p2 add_ln88_9_fu_4652_p2 icmp_ln88_11_fu_4657_p2 xor_ln88_18_fu_5019_p2 icmp_ln88_12_fu_4671_p2 bitselect_1ns_54ns_32s_1_1_1_U21 lD_0_i_i261_fu_4685_p2 icmp_ln88_13_fu_5024_p2 icmp_ln88_14_fu_5029_p2 neg_src_0_i_i1_fu_5451_p2 lshr_ln88_fu_4772_p2 lshr_ln88_1_fu_4777_p2 icmp_ln88_15_fu_5034_p2 xor_ln88_19_fu_5045_p2 Range2_all_ones_1_i_i266_fu_5051_p3 and_ln88_3_fu_5326_p2 Range1_all_ones_2_i_i1_fu_5355_p2 xor_ln88_1_fu_5334_p2 icmp_ln88_16_fu_5059_p2 Range1_all_zeros_2_i_i1_fu_5373_p2 icmp_ln88_17_fu_5064_p2 icmp_ln88_18_fu_4783_p2 Range1_all_zeros_2_i_i1_fu_5373_p6 xor_ln88_20_fu_5069_p2 or_ln88_10_fu_5075_p2 and_ln88_22_fu_5080_p2 sparsemux_7_2_1_1_1_U26 sparsemux_7_2_1_1_1_U27 select_ln88_7_fu_5393_p3 or_ln88_2_fu_5400_p2 and_ln88_6_fu_5405_p2 cond193_i_i_fu_5410_p3 and_ln88_7_fu_5417_p2 neg_src_0_i_i1_fu_5451_p4 not_icmp_ln88_11201_fu_5428_p2 deleted_ones_0_i_i278_fu_5433_p2 and_ln88_23_fu_5439_p2 sparsemux_7_2_1_1_1_U28 xor_ln88_5_fu_5471_p2 and_ln88_24_fu_5477_p2 or_ln88_3_fu_5482_p2 xor_ln88_6_fu_5488_p2 and_ln88_8_fu_5493_p2 and_ln88_9_fu_5499_p2 xor_ln88_7_fu_5505_p2 and_ln88_10_fu_5664_p2 or_ln88_4_fu_5668_p2 sqrt_result_fu_5703_p4 xor_ln88_10_fu_5680_p2 and_ln88_25_fu_5685_p2 and_ln88_26_fu_5691_p2 sparsemux_7_2_17_1_1_U31 storemerge_i290_fu_5730_p3 return_code_1_fu_6013_p3 and_ln59_7_fu_5779_p2 add_ln59_3_fu_5789_p2 xor_ln59_5_fu_5857_p2 and_ln59_14_fu_5862_p2 xor_ln59_14_fu_5867_p2 select_ln59_5_fu_5872_p3 select_ln59_7_fu_5879_p3 xor_ln59_19_fu_5886_p2 or_ln59_18_fu_5891_p2 xor_ln59_20_fu_5896_p2 or_ln59_19_fu_5902_p2 and_ln59_20_fu_5907_p2 and_ln59_24_fu_5913_p2 xor_ln59_21_fu_5918_p2 and_ln59_25_fu_5924_p2 select_ln59_11_fu_5929_p3 or_ln59_20_fu_5937_p2 tmp2_re_28_fu_5943_p3 icmp_ln88_19_fu_3964_p2 sub_ln88_5_fu_3942_p2 tmp_38_fu_3974_p1 ctlz_34_34_1_1_U16 add_ln88_10_fu_3986_p2 shl_ln88_2_fu_4019_p2 select_ln88_18_fu_4067_p3 sub_ln88_6_fu_4075_p2 add_ln88_11_fu_4084_p2 x_assign_1_fu_4113_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U6 sub_ln88_7_fu_4227_p2 select_ln88_11_fu_4374_p3 icmp_ln88_20_fu_4233_p2 sub_ln88_8_fu_4239_p2 icmp_ln88_21_fu_4249_p2 add_ln88_13_fu_4379_p2 sub_ln88_9_fu_4388_p2 select_ln88_12_fu_4393_p3 icmp_ln88_22_fu_4400_p2 icmp_ln88_23_fu_4788_p2 select_ln88_19_fu_4793_p3 ashr_ln88_1_fu_4694_p2 select_ln88_13_fu_4803_p3 icmp_ln88_24_fu_4409_p2 icmp_ln88_25_fu_4811_p2 shl_ln88_3_fu_4819_p2 select_ln88_14_fu_4824_p3 add_ln88_14_fu_4415_p2 bitselect_1ns_54ns_32s_1_1_1_U18 cond64_i_i_fu_4832_p3 icmp_ln88_26_fu_4432_p2 add_ln88_15_fu_4255_p2 icmp_ln88_27_fu_4261_p2 sub_ln88_11_fu_4437_p2 select_ln88_20_fu_4442_p3 lshr_ln88_6_fu_4453_p2 and_ln88_35_fu_4699_p2 icmp_ln88_28_fu_4703_p2 cond86_i_i_fu_4837_p2 or_ln88_5_fu_4845_p2 and_ln88_12_fu_4851_p2 add_ln88_16_fu_5096_p2 xor_ln88_8_fu_5109_p2 xor_ln88_11_fu_5115_p2 and_ln88_27_fu_5120_p2 sparsemux_7_2_34_1_1_U22 and_ln88_28_fu_5150_p2 carry_1_i_i_fu_5156_p2 select_ln88_21_fu_4459_p3 icmp_ln88_29_fu_4709_p2 add_ln88_18_fu_4482_p2 add_ln88_19_fu_4491_p2 icmp_ln88_30_fu_4496_p2 xor_ln88_21_fu_5170_p2 icmp_ln88_31_fu_4510_p2 bitselect_1ns_54ns_32s_1_1_1_U19 lD_0_i_i_fu_4524_p2 icmp_ln88_32_fu_4857_p2 icmp_ln88_33_fu_4862_p2 neg_src_0_i_i_fu_5541_p2 lshr_ln88_2_fu_4721_p2 lshr_ln88_4_fu_4726_p2 icmp_ln88_34_fu_4867_p2 xor_ln88_22_fu_4878_p2 Range2_all_ones_1_i_i_fu_4884_p3 and_ln88_14_fu_5175_p2 Range1_all_ones_2_i_i_fu_5222_p2 xor_ln88_9_fu_5184_p2 icmp_ln88_35_fu_4892_p2 Range1_all_zeros_2_i_i_fu_5241_p2 icmp_ln88_36_fu_4897_p2 icmp_ln88_37_fu_4732_p2 Range1_all_zeros_2_i_i_fu_5241_p6 xor_ln88_23_fu_5199_p2 or_ln88_11_fu_5204_p2 and_ln88_29_fu_5209_p2 sparsemux_7_2_1_1_1_U23 sparsemux_7_2_1_1_1_U24 select_ln88_16_fu_5515_p3 or_ln88_7_fu_5261_p2 and_ln88_17_fu_5266_p2 cond192_i_i_fu_5271_p3 and_ln88_18_fu_5520_p2 neg_src_0_i_i_fu_5541_p4 not_icmp_ln88_33213_fu_5279_p2 deleted_ones_0_i_i_fu_5284_p2 and_ln88_30_fu_5530_p2 sparsemux_7_2_1_1_1_U29 xor_ln88_16_fu_5561_p2 and_ln88_31_fu_5567_p2 or_ln88_8_fu_5572_p2 xor_ln88_14_fu_5577_p2 and_ln88_19_fu_5582_p2 and_ln88_20_fu_5588_p2 xor_ln88_15_fu_5592_p2 and_ln88_21_fu_5598_p2 or_ln88_9_fu_5604_p2 sqrt_res_fu_5641_p4 xor_ln88_17_fu_5618_p2 and_ln88_32_fu_5623_p2 and_ln88_33_fu_5629_p2 sparsemux_7_2_34_1_1_U30 icmp_ln273_fu_5823_p2 or_ln273_fu_5835_p2 and_ln273_fu_5841_p2 sqrt_res_cast_fu_5851_p2 sdiv_34ns_19s_34_38_1_U32 xor_ln274_fu_5979_p2 and_ln274_fu_5985_p2 select_ln274_fu_5991_p3 xor_ln274_1_fu_5999_p2 new_L_diag_recip_fu_6005_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_write_loop_fu_92</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_write_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>92</ID>
                    <BindInstances>icmp_ln785_fu_153_p2 add_ln785_fu_159_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_re_U A_re_1_U A_im_U A_im_1_U L_re_U L_re_1_U L_im_U L_im_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_read_loop</Name>
            <Loops>
                <read_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_loop>
                        <Name>read_loop</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>54.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:773~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_loop>
                            <Name>read_loop</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:773~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </read_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln773_fu_176_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:773" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln773" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln773_fu_182_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:773" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln773" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</Name>
            <Loops>
                <row_loop>
                    <col_loop>
                        <sum_loop/>
                    </col_loop>
                </row_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>340</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>526</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.156 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>340 ~ 526</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_loop>
                        <Name>row_loop</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>339 ~ 525</Latency>
                        <AbsoluteTimeLatency>2.034 us ~ 3.150 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>113</min>
                                <max>175</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>113 ~ 175</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <col_loop>
                            <Name>col_loop</Name>
                            <Slack>5.40</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>2</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 62</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.372 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>20</min>
                                    <max>31</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>20 ~ 31</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <sum_loop>
                                <Name>sum_loop</Name>
                                <Slack>5.40</Slack>
                                <TripCount>
                                    <range>
                                        <min>0</min>
                                        <max>1</max>
                                    </range>
                                </TripCount>
                                <Latency>0 ~ 11</Latency>
                                <AbsoluteTimeLatency>0 ns ~ 66.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>11</IterationLatency>
                                <PipelineDepth>11</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </sum_loop>
                        </col_loop>
                    </row_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:440</SourceLocation>
                    <SummaryOfLoopViolations>
                        <row_loop>
                            <Name>row_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468</SourceLocation>
                            <col_loop>
                                <Name>col_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477</SourceLocation>
                                <sum_loop>
                                    <Name>sum_loop</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493</SourceLocation>
                                </sum_loop>
                            </col_loop>
                        </row_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>7288</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>11025</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_internal_re_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:447" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_internal_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_internal_im_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:447" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_internal_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="diag_internal_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449" STORAGESIZE="33 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="diag_internal" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln468_fu_746_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln468" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_752_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_sub1_fu_758_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471" STORAGESUBTYPE="" URAM="0" VARIABLE="i_sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U13" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln472_fu_778_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln472_1_fu_836_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln472_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln472_2_fu_851_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln472_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln472_fu_866_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln472" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_fu_874_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln477_fu_879_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_884_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln481_fu_924_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln481" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="j_sub1_fu_930_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="j_sub1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln482_fu_940_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln344_fu_909_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln344" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_fu_954_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_718_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln344_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln493_fu_987_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln493" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_993_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln499" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln500_fu_1004_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln500" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_fu_1013_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln500" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_2_fu_1030_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31s_31s_61_5_1_U7" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_fu_1088_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_5_fu_1156_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_4_fu_1166_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_5_fu_1180_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_6_fu_1186_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_7_fu_1192_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_4_fu_1198_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_9_fu_1204_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_6_fu_1210_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_8_fu_1216_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_5_fu_1222_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_7_fu_1228_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_7_fu_1234_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_10_fu_1240_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_8_fu_1246_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_4_fu_1740_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_6_fu_1252_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp1_5_fu_1747_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31s_31s_61_5_1_U8" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln100_fu_1093_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_5_fu_1306_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_4_fu_1316_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_5_fu_1330_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_6_fu_1336_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_7_fu_1342_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_4_fu_1348_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_9_fu_1354_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_6_fu_1360_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_8_fu_1366_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_5_fu_1372_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_7_fu_1378_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_7_fu_1384_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_10_fu_1390_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_8_fu_1396_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_4_fu_1753_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_6_fu_1402_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_5_fu_1760_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31s_31s_61_5_1_U9" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_1098_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_1456_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_1_fu_1466_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_fu_1480_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_1_fu_1486_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_2_fu_1492_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_fu_1498_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_4_fu_1504_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_1_fu_1510_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_3_fu_1516_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_1_fu_1522_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_2_fu_1528_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_3_fu_1534_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_5_fu_1540_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_3_fu_1546_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_1552_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_2_fu_1560_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp3_2_fu_1566_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31s_31s_61_5_1_U10" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln102_fu_1103_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_fu_1622_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_1_fu_1632_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_fu_1646_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_1_fu_1652_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_2_fu_1658_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_1664_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_4_fu_1670_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_1_fu_1676_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_3_fu_1682_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_1_fu_1688_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_2_fu_1694_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_3_fu_1700_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_5_fu_1706_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_3_fu_1712_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_1718_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_2_fu_1726_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp4_2_fu_1732_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_1_fu_1774_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_2_fu_1800_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_1_fu_1806_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_3_fu_1812_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_1818_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp5_re_fu_1826_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5_re" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_1840_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_1844_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_4_fu_1896_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_2_fu_1901_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_5_fu_1906_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_4_fu_1910_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp5_im_fu_1918_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_1874_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_2_fu_1928_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_1_fu_1933_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_3_fu_1938_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_2_fu_1942_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_21_fu_1950_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_1966_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_fu_1992_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln181_fu_1998_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_1_fu_2004_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln181_fu_2010_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_8_fu_2018_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln493_fu_1024_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln493" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_4_fu_2050_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_5_fu_2056_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_3_fu_2062_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_6_fu_2068_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_8_fu_2074_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_7_fu_2146_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_4_fu_2151_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_9_fu_2156_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_4_fu_2161_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_5_fu_2168_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_22_fu_2173_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_6_fu_2104_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_7_fu_2110_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_6_fu_2116_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_8_fu_2122_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_10_fu_2128_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_9_fu_2193_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_7_fu_2198_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_11_fu_2203_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_6_fu_2208_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_8_fu_2215_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_9_fu_2220_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_34s_33s_67_3_1_U11" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln294_fu_2299_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln294_fu_2422_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_fu_2427_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_2437_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_fu_2451_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_1_fu_2457_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln294_1_fu_2304_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln294_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln294_2_fu_2309_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln294_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln294_3_fu_2314_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln294_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln294_fu_2470_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_1_fu_2476_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_2_fu_2482_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln294_1_fu_2487_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln294_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_3_fu_2627_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_2_fu_2494_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln294_1_fu_2500_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln294_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_3_fu_2506_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_4_fu_2511_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_5_fu_2517_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln294_3_fu_2631_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln294_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_4_fu_2636_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln294_6_fu_2642_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln294_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln294_2_fu_2747_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln294_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln294_2_fu_2647_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln294_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="temp_real_fu_2754_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_real" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_34s_33s_67_3_1_U12" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln295_fu_2335_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln295_fu_2347_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_fu_2353_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln295_fu_2363_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln295_fu_2530_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_1_fu_2535_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln295_1_fu_2377_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln295_2_fu_2382_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln295_3_fu_2387_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln295_fu_2548_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln295_1_fu_2554_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln295_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_2_fu_2560_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln295_1_fu_2565_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln295_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_3_fu_2572_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln295_2_fu_2577_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln295_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln295_1_fu_2583_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln295_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln295_3_fu_2588_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln295_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_4_fu_2593_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_5_fu_2599_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln295_3_fu_2604_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln295_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln295_4_fu_2610_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln295_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln295_6_fu_2616_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln295_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln295_2_fu_2652_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln295_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln295_2_fu_2621_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln295_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="temp_imag_fu_2659_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_imag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_8_fu_2790_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_9_fu_2812_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_12_fu_2818_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_2828_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_10_fu_2935_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_13_fu_2940_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_11_fu_2945_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_8_fu_2950_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_9_fu_2957_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_12_fu_2964_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_10_fu_2969_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_13_fu_2974_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_11_fu_2980_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_15_fu_2985_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_16_fu_2991_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_22_fu_2996_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_17_fu_3002_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_10_fu_3007_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_12_fu_3015_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_23_fu_3021_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_9_fu_2695_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_13_fu_2717_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_18_fu_2723_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_2733_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_15_fu_2842_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_19_fu_2847_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_16_fu_2852_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_12_fu_2857_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_13_fu_2864_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_17_fu_2871_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_14_fu_2876_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_18_fu_2881_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_15_fu_2887_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_21_fu_2892_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_22_fu_2898_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_23_fu_2903_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_23_fu_2909_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_14_fu_2914_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_16_fu_2922_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_10_fu_2928_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_1_fu_3032_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_fu_3058_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln345_fu_3064_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_1_fu_3070_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln345_fu_3076_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_im_2_fu_3084_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U14" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln99_fu_3136_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_3199_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_3204_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_1_fu_3214_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_fu_3378_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_1_fu_3383_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_1_fu_3388_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_3393_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_1_fu_3400_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_2_fu_3407_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_1_fu_3412_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_3_fu_3417_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_2_fu_3423_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_2_fu_3428_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_3_fu_3434_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_4_fu_3439_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_4_fu_3445_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_2_fu_3450_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_3_fu_3458_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp1_2_fu_3464_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U15" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_3162_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_fu_3251_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_3256_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_1_fu_3266_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_fu_3280_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_1_fu_3286_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_1_fu_3291_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_3296_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_1_fu_3303_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_2_fu_3310_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_1_fu_3315_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_3_fu_3321_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_2_fu_3327_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_2_fu_3333_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_3_fu_3339_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_4_fu_3345_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_4_fu_3351_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_2_fu_3356_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_3_fu_3364_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_2_fu_3370_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_3478_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_3500_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_3506_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_1_fu_3512_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_3518_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_3530_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_3557_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_3563_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_fu_3589_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_fu_3595_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_1_fu_3601_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_3607_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_25_fu_3615_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_3092_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_3623_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_718_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_fu_3645_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_fu_3671_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_fu_3677_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_1_fu_3683_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_fu_3689_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_26_fu_3697_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_fu_3767_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_fu_3786_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_fu_3792_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_3802_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_fu_3816_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_1_fu_3822_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_1_fu_3725_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_2_fu_3739_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_3_fu_3745_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_3835_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_1_fu_3840_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_2_fu_3846_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_3851_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_3_fu_3857_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_2_fu_3861_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_1_fu_3867_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_3_fu_3872_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_4_fu_3877_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_5_fu_3883_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_17_fu_3888_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_4_fu_3894_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_6_fu_3900_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_2_fu_3905_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_2_fu_3913_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_27_fu_3919_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_3948_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_fu_3953_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_fu_3958_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_17_17_1_1_U17" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_4007_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln88_fu_4041_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_1_fu_4130_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_1_fu_4138_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_4147_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_fu_4176_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="row_loop" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U6" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_2_fu_4315_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_2_fu_4535_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_1_fu_4321_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_3_fu_4327_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_2_fu_4347_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_3_fu_4540_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_4_fu_4549_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_3_fu_4554_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_3_fu_4561_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_4_fu_4737_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_6_fu_4902_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln88_fu_4745_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_4_fu_4912_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_5_fu_4570_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_6_fu_4919_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln88_1_fu_4927_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_5_fu_4932_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_4_fu_4576_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U20" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_i237_fu_4940_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i_i237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_7_fu_4593_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_5_fu_4353_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_8_fu_4359_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_10_fu_4598_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_10_fu_4603_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_5_fu_4614_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_34_fu_4750_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln88_9_fu_4754_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="cond86_i_i246_fu_4945_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond86_i_i246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_fu_4961_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_fu_4967_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_6_fu_4977_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_fu_4991_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_2_fu_4997_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_1_fu_5002_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_17_1_1_U25" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp3_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_11_fu_5007_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_i259_fu_5013_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i_i259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_15_fu_4620_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_10_fu_4760_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_8_fu_4643_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_9_fu_4652_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_11_fu_4657_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_18_fu_5019_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_12_fu_4671_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U21" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_i261_fu_4685_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i_i261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_13_fu_5024_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_14_fu_5029_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_i1_fu_5451_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_fu_4772_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_1_fu_4777_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_15_fu_5034_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_19_fu_5045_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_i266_fu_5051_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i_i266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_3_fu_5326_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_i1_fu_5355_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_1_fu_5334_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_16_fu_5059_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i1_fu_5373_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_17_fu_5064_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_18_fu_4783_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i1_fu_5373_p6" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_20_fu_5069_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_10_fu_5075_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_22_fu_5080_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U26" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U27" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_7_fu_5393_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_2_fu_5400_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_6_fu_5405_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_i_fu_5410_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_7_fu_5417_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_i1_fu_5451_p4" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln88_11201_fu_5428_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln88_11201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_i278_fu_5433_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i_i278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_23_fu_5439_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U28" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_5_fu_5471_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_24_fu_5477_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_3_fu_5482_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_6_fu_5488_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_8_fu_5493_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_9_fu_5499_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_7_fu_5505_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_10_fu_5664_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_4_fu_5668_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="sqrt_result_fu_5703_p4" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_10_fu_5680_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_25_fu_5685_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_26_fu_5691_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_17_1_1_U31" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sqrt_result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_i290_fu_5730_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge_i290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="return_code_1_fu_6013_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="return_code_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_7_fu_5779_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_5789_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_5_fu_5857_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_14_fu_5862_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_14_fu_5867_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_5_fu_5872_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_7_fu_5879_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_19_fu_5886_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_18_fu_5891_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_20_fu_5896_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_19_fu_5902_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_20_fu_5907_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_24_fu_5913_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_21_fu_5918_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_25_fu_5924_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_11_fu_5929_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_20_fu_5937_p2" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_28_fu_5943_p3" SOURCE="D:/AMD_2024_2/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_19_fu_3964_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_5_fu_3942_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_38_fu_3974_p1" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_34_34_1_1_U16" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_10_fu_3986_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln88_2_fu_4019_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_18_fu_4067_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_6_fu_4075_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_11_fu_4084_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_1_fu_4113_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="row_loop" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U6" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_7_fu_4227_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_11_fu_4374_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_20_fu_4233_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_8_fu_4239_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_21_fu_4249_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_13_fu_4379_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_9_fu_4388_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_12_fu_4393_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_22_fu_4400_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_23_fu_4788_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_19_fu_4793_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln88_1_fu_4694_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_13_fu_4803_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_24_fu_4409_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_25_fu_4811_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln88_3_fu_4819_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln88_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_14_fu_4824_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_14_fu_4415_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U18" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_i_fu_4832_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_26_fu_4432_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_15_fu_4255_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_27_fu_4261_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_11_fu_4437_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_20_fu_4442_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_6_fu_4453_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_35_fu_4699_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln88_28_fu_4703_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="cond86_i_i_fu_4837_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond86_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_5_fu_4845_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_12_fu_4851_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_16_fu_5096_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_8_fu_5109_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_11_fu_5115_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_27_fu_5120_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U22" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_28_fu_5150_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_i_fu_5156_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_21_fu_4459_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln88_29_fu_4709_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_18_fu_4482_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_19_fu_4491_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_30_fu_4496_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_21_fu_5170_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_31_fu_4510_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U19" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool133_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_i_fu_4524_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_32_fu_4857_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_33_fu_4862_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_i_fu_5541_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_2_fu_4721_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_4_fu_4726_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_34_fu_4867_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_22_fu_4878_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_i_fu_4884_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_14_fu_5175_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_i_fu_5222_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_9_fu_5184_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_35_fu_4892_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i_fu_5241_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_36_fu_4897_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_37_fu_4732_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i_fu_5241_p6" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_23_fu_5199_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_11_fu_5204_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_29_fu_5209_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U23" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U24" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_16_fu_5515_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_7_fu_5261_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_17_fu_5266_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond192_i_i_fu_5271_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="cond192_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_18_fu_5520_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_i_fu_5541_p4" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln88_33213_fu_5279_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln88_33213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_i_fu_5284_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_30_fu_5530_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U29" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_16_fu_5561_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_31_fu_5567_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_8_fu_5572_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_14_fu_5577_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_19_fu_5582_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_20_fu_5588_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_15_fu_5592_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_21_fu_5598_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln88_9_fu_5604_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln88_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="sqrt_res_fu_5641_p4" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln88_17_fu_5618_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln88_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_32_fu_5623_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_33_fu_5629_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U30" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sqrt_res" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln273_fu_5823_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln273_fu_5835_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln273_fu_5841_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="sqrt_res_cast_fu_5851_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="sqrt_res_cast" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="37" LOOP="row_loop" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_34ns_19s_34_38_1_U32" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln274_fu_5979_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln274_fu_5985_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln274_fu_5991_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln274_1_fu_5999_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln274_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="new_L_diag_recip_fu_6005_p3" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="new_L_diag_recip" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_write_loop</Name>
            <Loops>
                <write_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_loop>
                        <Name>write_loop</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>54.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </write_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:785~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <write_loop>
                            <Name>write_loop</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:785~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </write_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>133</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="write_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln785_fu_153_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:785" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln785" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln785_fu_159_p2" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:785" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln785" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>367</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>553</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.202 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>368 ~ 554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/kernel_cholesky_0.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>7672</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>11620</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_re_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_re_1_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_im_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="A_im_1_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:765" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="A_im_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_re_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_re_1_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_im_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="L_im_1_U" SOURCE="C:/15solv/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:768" STORAGESIZE="16 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_im_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="matrixAStrm" index="0" direction="in" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixAStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="matrixLStrm" index="1" direction="out" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixLStrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="matrixAStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="matrixAStrm_">
            <portMaps>
                <portMap portMapName="matrixAStrm_dout">RD_DATA</portMap>
                <portMap portMapName="matrixAStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="matrixAStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixAStrm_dout</port>
                <port>matrixAStrm_empty_n</port>
                <port>matrixAStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixAStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="matrixLStrm" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="matrixLStrm_">
            <portMaps>
                <portMap portMapName="matrixLStrm_din">WR_DATA</portMap>
                <portMap portMapName="matrixLStrm_full_n">FULL_N</portMap>
                <portMap portMapName="matrixLStrm_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixLStrm_din</port>
                <port>matrixLStrm_full_n</port>
                <port>matrixLStrm_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixLStrm"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="matrixAStrm">in, 32</column>
                    <column name="matrixLStrm">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="matrixAStrm">in, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="matrixLStrm">out, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="matrixAStrm">matrixAStrm, interface</column>
                    <column name="matrixLStrm">matrixLStrm, interface</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:37" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = 8"/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:39" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i type = ram_2p impl = lutram"/>
        <Pragma type="loop_tripcount" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:43" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = N"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:44" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:45" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i inter false"/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:46" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:52" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:58" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:64" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:77" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp type = ram_2p impl = lutram"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:81" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:82" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp inter false"/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:83" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="unroll" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:87" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:94" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:100" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:106" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:131" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:135" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options="factor = NCU"/>
        <Pragma type="array_partition" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:143" status="valid" parentFunction="cholesky_core" variable="" isDirective="0" options="variable = dataj cyclic factor = NCU"/>
        <Pragma type="array_partition" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:175" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA cyclic factor = NCU"/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:176" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA type = xpm_memory impl = uram"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:181" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:191" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:244" status="valid" parentFunction="backsubstitutebasic" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="expression_balance" location="../../../include/hw/back_substitute.hpp:259" status="valid" parentFunction="backsubstitutebasic" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../include/hw/back_substitute.hpp:285" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="variable = diag type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/back_substitute.hpp:292" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="variable = row_sum cyclic factor = 2 dim = 2"/>
        <Pragma type="bind_storage" location="../../../include/hw/back_substitute.hpp:293" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="variable = row_sum type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/back_substitute.hpp:299" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="variable = column_multiplier cyclic factor = 2 dim = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/back_substitute.hpp:300" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="variable = column_multiplier type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:317" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:333" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::INNER_II"/>
        <Pragma type="expression_balance" location="../../../include/hw/back_substitute.hpp:358" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:413" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:422" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:215" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:227" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:244" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:263" status="valid" parentFunction="cholesky_rsqrt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:283" status="valid" parentFunction="cholesky_prod_sum_mult" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:284" status="valid" parentFunction="cholesky_prod_sum_mult" variable="C" isDirective="0" options="variable=C op=mul impl=dsp"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:290" status="valid" parentFunction="cholesky_prod_sum_mult" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:292" status="valid" parentFunction="cholesky_prod_sum_mult" variable="temp_real" isDirective="0" options="variable=temp_real op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:293" status="valid" parentFunction="cholesky_prod_sum_mult" variable="temp_imag" isDirective="0" options="variable=temp_imag op=mul impl=dsp"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:302" status="valid" parentFunction="cholesky_prod_sum_mult" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:304" status="valid" parentFunction="cholesky_prod_sum_mult" variable="temp_real" isDirective="0" options="variable=temp_real op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:305" status="valid" parentFunction="cholesky_prod_sum_mult" variable="temp_imag" isDirective="0" options="variable=temp_imag op=mul impl=dsp"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:322" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="variable = sum complete dim = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:323" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="variable = sum type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:338" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="variable = L_internal block factor = 2 dim = 2"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:339" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="variable = L_internal type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:348" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:392" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="dependence" location="../../../include/hw/cholesky.hpp:393" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="variable = L_internal inter false"/>
        <Pragma type="expression_balance" location="../../../include/hw/cholesky.hpp:402" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:448" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="variable = L_internal type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:450" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="variable = diag_internal type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:469" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:478" status="warning" parentFunction="choleskyalt" variable="" isDirective="0" options="II = 1">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:479" status="warning" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2">
            <Msg msg_id="207-5589" msg_severity="WARNING" msg_body="'#pragma HLS loop_tripcount' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:494" status="warning" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2">
            <Msg msg_id="207-5589" msg_severity="WARNING" msg_body="'#pragma HLS loop_tripcount' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:495" status="warning" parentFunction="choleskyalt" variable="" isDirective="0" options="II = 1">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:502" status="valid" parentFunction="choleskyalt" variable="prod" isDirective="0" options="variable=prod op=mul impl=dsp"/>
        <Pragma type="expression_balance" location="../../../include/hw/cholesky.hpp:505" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:518" status="valid" parentFunction="choleskyalt" variable="conj_mult_result" isDirective="0" options="variable=conj_mult_result op=mul impl=dsp"/>
        <Pragma type="expression_balance" location="../../../include/hw/cholesky.hpp:520" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:584" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = square_sum_array type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:585" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = product_sum_array type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:587" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = A cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:588" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:589" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L_internal cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:591" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = square_sum_array cyclic dim = 1 factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:592" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = product_sum_array cyclic dim = 1 factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:625" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="loop_flatten" location="../../../include/hw/cholesky.hpp:640" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:641" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/cholesky.hpp:642" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="FACTOR = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:646" status="valid" parentFunction="choleskyalt2" variable="prod" isDirective="0" options="variable=prod op=mul impl=dsp"/>
        <Pragma type="expression_balance" location="../../../include/hw/cholesky.hpp:664" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../include/hw/cholesky.hpp:676" status="valid" parentFunction="choleskyalt2" variable="conj_mult_result_alt2" isDirective="0" options="variable=conj_mult_result_alt2 op=mul impl=dsp"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:713" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:714" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:766" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="variable = A cyclic factor = 2 dim = 2"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:767" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="variable = A type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:769" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="variable = L cyclic factor = 2 dim = 2"/>
        <Pragma type="bind_storage" location="../../../include/hw/cholesky.hpp:770" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="variable = L type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:774" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:776" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:786" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:788" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/hw/cholesky_inverse.hpp:220" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/hw/cholesky_inverse.hpp:222" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixUStrm depth = 64"/>
        <Pragma type="stream" location="../../../include/hw/cholesky_inverse.hpp:224" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixInverseUStrm depth = 64"/>
        <Pragma type="stream" location="../../../include/hw/cholesky_inverse.hpp:234" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixUStrm_delayed depth = 64"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky_inverse.hpp:238" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:244" status="valid" parentFunction="matrixmultiplydefault" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/matrix_multiply.hpp:245" status="valid" parentFunction="matrixmultiplydefault" variable="" isDirective="0" options="FACTOR = 4"/>
        <Pragma type="expression_balance" location="../../../include/hw/matrix_multiply.hpp:255" status="valid" parentFunction="matrixmultiplydefault" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:298" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:300" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:301" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 1 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="bind_storage" location="../../../include/hw/matrix_multiply.hpp:302" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = B type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/matrix_multiply.hpp:303" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = C type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:311" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../include/hw/matrix_multiply.hpp:312" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:371" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:373" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:374" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="bind_storage" location="../../../include/hw/matrix_multiply.hpp:375" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = B type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/matrix_multiply.hpp:376" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = C type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/matrix_multiply.hpp:377" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = sum_mult type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:385" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/matrix_multiply.hpp:386" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:432" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:433" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:452" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:515" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:516" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:523" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="expression_balance" location="../../../include/hw/matrix_multiply.hpp:535" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:622" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:631" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:677" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:683" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:691" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:54" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:56" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="array_partition" location="../../../include/hw/pseudosqrt.hpp:76" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA cyclic factor = unrollNm"/>
        <Pragma type="bind_storage" location="../../../include/hw/pseudosqrt.hpp:77" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:84" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:87" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:90" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../../../include/hw/pseudosqrt.hpp:91" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:111" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:114" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:117" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../../../include/hw/pseudosqrt.hpp:118" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/hw/qr_inverse.hpp:105" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:108" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixQStrm depth = 64"/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:110" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixRStrm depth = 64"/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:112" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixInverseRStrm depth = 64"/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:121" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixRStrm_delayed depth = 64"/>
        <Pragma type="pipeline" location="../../../include/hw/qr_inverse.hpp:125" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="expression_balance" location="../../../include/hw/qrf.hpp:125" status="valid" parentFunction="qrf_vm" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/qrf.hpp:173" status="valid" parentFunction="qrf_magnitude" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/qrf.hpp:180" status="valid" parentFunction="qrf_magnitude" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:620" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:629" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:663" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:672" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:688" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/hw/qrf.hpp:723" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = q_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/qrf.hpp:724" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = r_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="bind_storage" location="../../../include/hw/qrf.hpp:725" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = q_i type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/qrf.hpp:726" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = r_i type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="stream" location="../../../include/hw/qrf.hpp:729" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = to_rot depth = RowsA / 2"/>
        <Pragma type="stream" location="../../../include/hw/qrf.hpp:738" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = rotations depth = RowsA / 2"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:750" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:753" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:762" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/qrf.hpp:772" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:773" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::CALC_ROT_II"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/qrf.hpp:796" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:813" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:816" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../include/hw/qrf.hpp:817" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:830" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../include/hw/qrf.hpp:831" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:844" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:847" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:99" status="valid" parentFunction="vm2x1_base" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:215" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:218" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:226" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:229" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:232" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:236" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:299" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:302" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:310" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:313" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:316" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="../../../include/hw/svd.hpp:320" status="valid" parentFunction="calc_angle" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:349" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:462" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:659" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:959" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:988" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1088" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = s_col1 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1089" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = s_col2 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1090" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = u_col1 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1091" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = u_col2 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1092" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = v_col1 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1093" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="variable = v_col2 type = RAM_2P impl = LUTRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1168" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1219" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1284" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:1286" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1510" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1577" status="valid" parentFunction="svd" variable="" isDirective="0" options="variable = A type = RAM_2P impl = BRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1579" status="valid" parentFunction="svd" variable="" isDirective="0" options="variable = S type = RAM_2P impl = BRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1581" status="valid" parentFunction="svd" variable="" isDirective="0" options="variable = U type = RAM_2P impl = BRAM latency = 1"/>
        <Pragma type="bind_storage" location="../../../include/hw/svd.hpp:1583" status="valid" parentFunction="svd" variable="" isDirective="0" options="variable = V type = RAM_2P impl = BRAM latency = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1586" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1588" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1595" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1597" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1602" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1604" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1609" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1611" status="valid" parentFunction="svd" variable="" isDirective="0" options="II = 1"/>
    </PragmaReport>
</profile>

