xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../dvi2rgb_v2_0_project.gen/sources_1/ip/ila_refclk/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../dvi2rgb_v2_0_project.gen/sources_1/ip/ila_refclk/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../dvi2rgb_v2_0_project.gen/sources_1/ip/ila_refclk/hdl/verilog"
ila_refclk.v,verilog,xil_defaultlib,../../../../dvi2rgb_v2_0_project.gen/sources_1/ip/ila_refclk/sim/ila_refclk.v,incdir="../../../../dvi2rgb_v2_0_project.gen/sources_1/ip/ila_refclk/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
