{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666732004442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666732004448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 17:06:44 2022 " "Processing started: Tue Oct 25 17:06:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666732004448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732004448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732004448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666732004789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666732004789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_USB-USB_convert " "Found design unit 1: RCA_to_USB-USB_convert" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013088 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_USB " "Found entity 1: RCA_to_USB" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_HDMI-HDMI_convert " "Found design unit 1: RCA_to_HDMI-HDMI_convert" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013090 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_HDMI " "Found entity 1: RCA_to_HDMI" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_Output-transmit " "Found design unit 1: USB_Output-transmit" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013091 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_Output " "Found entity 1: USB_Output" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI_Output-output " "Found design unit 1: HDMI_Output-output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013092 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI_Output " "Found entity 1: HDMI_Output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013094 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_Input-input " "Found design unit 1: RCA_Input-input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013095 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_Input " "Found entity 1: RCA_Input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013095 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RCA_Converter " "Top-level design entity \"RCA_Converter\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1666732013158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 25 17:06:53 2022 " "Processing ended: Tue Oct 25 17:06:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666732004442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666732004448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 17:06:44 2022 " "Processing started: Tue Oct 25 17:06:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666732004448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732004448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732004448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666732004789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666732004789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_USB-USB_convert " "Found design unit 1: RCA_to_USB-USB_convert" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013088 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_USB " "Found entity 1: RCA_to_USB" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_HDMI-HDMI_convert " "Found design unit 1: RCA_to_HDMI-HDMI_convert" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013090 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_HDMI " "Found entity 1: RCA_to_HDMI" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_Output-transmit " "Found design unit 1: USB_Output-transmit" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013091 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_Output " "Found entity 1: USB_Output" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI_Output-output " "Found design unit 1: HDMI_Output-output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013092 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI_Output " "Found entity 1: HDMI_Output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013094 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_Input-input " "Found design unit 1: RCA_Input-input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013095 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_Input " "Found entity 1: RCA_Input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666732013095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013095 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RCA_Converter " "Top-level design entity \"RCA_Converter\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1666732013158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 25 17:06:53 2022 " "Processing ended: Tue Oct 25 17:06:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666732013256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666732013943 ""}
