
test019-DCMotor_semaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  0800bb50  0800bb50  0001bb50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0c0  0800c0c0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0c0  0800c0c0  0001c0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0c8  0800c0c8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0c8  0800c0c8  0001c0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0cc  0800c0cc  0001c0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c0d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e8  200001e0  0800c2ac  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200044c8  0800c2ac  000244c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001673d  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003462  00000000  00000000  0003698c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c8  00000000  00000000  00039df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8a  00000000  00000000  0003b0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000193c6  00000000  00000000  0003bf42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015471  00000000  00000000  00055308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000991a7  00000000  00000000  0006a779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000063e8  00000000  00000000  00103920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00109d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bb38 	.word	0x0800bb38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800bb38 	.word	0x0800bb38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4a07      	ldr	r2, [pc, #28]	; (800102c <vApplicationGetIdleTaskMemory+0x2c>)
 8001010:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	4a06      	ldr	r2, [pc, #24]	; (8001030 <vApplicationGetIdleTaskMemory+0x30>)
 8001016:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2280      	movs	r2, #128	; 0x80
 800101c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	200001fc 	.word	0x200001fc
 8001030:	2000029c 	.word	0x2000029c
 8001034:	00000000 	.word	0x00000000

08001038 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

double distance = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Echo_Pin)
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001048:	d11c      	bne.n	8001084 <HAL_GPIO_EXTI_Callback+0x4c>
	{
		if(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == 1) // rising edge
 800104a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800104e:	4812      	ldr	r0, [pc, #72]	; (8001098 <HAL_GPIO_EXTI_Callback+0x60>)
 8001050:	f001 fa54 	bl	80024fc <HAL_GPIO_ReadPin>
 8001054:	4603      	mov	r3, r0
 8001056:	2b01      	cmp	r3, #1
 8001058:	d104      	bne.n	8001064 <HAL_GPIO_EXTI_Callback+0x2c>
		{
			htim2.Instance->CNT = 0;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <HAL_GPIO_EXTI_Callback+0x64>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	; 0x24
		else												// falling edge
		{
			distance = (htim2.Instance->CNT) * 0.17;
		}
	}
}
 8001062:	e00f      	b.n	8001084 <HAL_GPIO_EXTI_Callback+0x4c>
			distance = (htim2.Instance->CNT) * 0.17;
 8001064:	4b0d      	ldr	r3, [pc, #52]	; (800109c <HAL_GPIO_EXTI_Callback+0x64>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fa52 	bl	8000514 <__aeabi_ui2d>
 8001070:	a307      	add	r3, pc, #28	; (adr r3, 8001090 <HAL_GPIO_EXTI_Callback+0x58>)
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	f7ff fac7 	bl	8000608 <__aeabi_dmul>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4908      	ldr	r1, [pc, #32]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x68>)
 8001080:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	f3af 8000 	nop.w
 8001090:	5c28f5c3 	.word	0x5c28f5c3
 8001094:	3fc5c28f 	.word	0x3fc5c28f
 8001098:	40020000 	.word	0x40020000
 800109c:	200004e4 	.word	0x200004e4
 80010a0:	200005d0 	.word	0x200005d0

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b5b0      	push	{r4, r5, r7, lr}
 80010a6:	b09e      	sub	sp, #120	; 0x78
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010aa:	f000 ff7f 	bl	8001fac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ae:	f000 f89d 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b2:	f000 fa95 	bl	80015e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010b6:	f000 fa69 	bl	800158c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010ba:	f000 f901 	bl	80012c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010be:	f000 f9a1 	bl	8001404 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010c2:	f000 f9eb 	bl	800149c <MX_TIM3_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 80010c6:	2300      	movs	r3, #0
 80010c8:	673b      	str	r3, [r7, #112]	; 0x70
 80010ca:	2300      	movs	r3, #0
 80010cc:	677b      	str	r3, [r7, #116]	; 0x74
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80010ce:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010d2:	2101      	movs	r1, #1
 80010d4:	4618      	mov	r0, r3
 80010d6:	f003 fcbc 	bl	8004a52 <osSemaphoreCreate>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <main+0x110>)
 80010de:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, StartTask01, osPriorityNormal, 0, 128);
 80010e0:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <main+0x114>)
 80010e2:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80010e6:	461d      	mov	r5, r3
 80010e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80010f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 fc49 	bl	8004992 <osThreadCreate>
 8001100:	4603      	mov	r3, r0
 8001102:	4a2e      	ldr	r2, [pc, #184]	; (80011bc <main+0x118>)
 8001104:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, StartTask02, osPriorityBelowNormal, 0, 128);
 8001106:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <main+0x11c>)
 8001108:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800110c:	461d      	mov	r5, r3
 800110e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001110:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001112:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 800111a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f003 fc36 	bl	8004992 <osThreadCreate>
 8001126:	4603      	mov	r3, r0
 8001128:	4a26      	ldr	r2, [pc, #152]	; (80011c4 <main+0x120>)
 800112a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task3 */
  osThreadDef(Task3, StartTask03, osPriorityLow, 0, 128);
 800112c:	4b26      	ldr	r3, [pc, #152]	; (80011c8 <main+0x124>)
 800112e:	f107 041c 	add.w	r4, r7, #28
 8001132:	461d      	mov	r5, r3
 8001134:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001136:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001138:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800113c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task3Handle = osThreadCreate(osThread(Task3), NULL);
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f003 fc23 	bl	8004992 <osThreadCreate>
 800114c:	4603      	mov	r3, r0
 800114e:	4a1f      	ldr	r2, [pc, #124]	; (80011cc <main+0x128>)
 8001150:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task4 */
  osThreadDef(Task4, StartTask04, osPriorityIdle, 0, 512);
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <main+0x12c>)
 8001154:	463c      	mov	r4, r7
 8001156:	461d      	mov	r5, r3
 8001158:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800115a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800115c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001160:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task4Handle = osThreadCreate(osThread(Task4), NULL);
 8001164:	463b      	mov	r3, r7
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f003 fc12 	bl	8004992 <osThreadCreate>
 800116e:	4603      	mov	r3, r0
 8001170:	4a18      	ldr	r2, [pc, #96]	; (80011d4 <main+0x130>)
 8001172:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ProgramStart("Semaphore Test - Ultrasonic & Motor & LED & UART");
 8001174:	4818      	ldr	r0, [pc, #96]	; (80011d8 <main+0x134>)
 8001176:	f000 fc2b 	bl	80019d0 <ProgramStart>
  osSemaphoreRelease(myBinarySem01Handle);
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <main+0x110>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fce8 	bl	8004b54 <osSemaphoreRelease>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);   // Ultrasonic Trigger PWM Start
 8001184:	2104      	movs	r1, #4
 8001186:	4815      	ldr	r0, [pc, #84]	; (80011dc <main+0x138>)
 8001188:	f002 f832 	bl	80031f0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim2);                 // 1ns counter start
 800118c:	4814      	ldr	r0, [pc, #80]	; (80011e0 <main+0x13c>)
 800118e:	f001 ff19 	bl	8002fc4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);   // Motor PWM Start
 8001192:	2100      	movs	r1, #0
 8001194:	4813      	ldr	r0, [pc, #76]	; (80011e4 <main+0x140>)
 8001196:	f002 f82b 	bl	80031f0 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(Ain1_GPIO_Port, Ain1_Pin, 1);
 800119a:	2201      	movs	r2, #1
 800119c:	2108      	movs	r1, #8
 800119e:	4812      	ldr	r0, [pc, #72]	; (80011e8 <main+0x144>)
 80011a0:	f001 f9c4 	bl	800252c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Ain2_GPIO_Port, Ain2_Pin, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2120      	movs	r1, #32
 80011a8:	480f      	ldr	r0, [pc, #60]	; (80011e8 <main+0x144>)
 80011aa:	f001 f9bf 	bl	800252c <HAL_GPIO_WritePin>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011ae:	f003 fbe9 	bl	8004984 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <main+0x10e>
 80011b4:	200005cc 	.word	0x200005cc
 80011b8:	0800bb8c 	.word	0x0800bb8c
 80011bc:	200005bc 	.word	0x200005bc
 80011c0:	0800bbb0 	.word	0x0800bbb0
 80011c4:	200005c0 	.word	0x200005c0
 80011c8:	0800bbd4 	.word	0x0800bbd4
 80011cc:	200005c4 	.word	0x200005c4
 80011d0:	0800bbf8 	.word	0x0800bbf8
 80011d4:	200005c8 	.word	0x200005c8
 80011d8:	0800bb50 	.word	0x0800bb50
 80011dc:	2000049c 	.word	0x2000049c
 80011e0:	200004e4 	.word	0x200004e4
 80011e4:	2000052c 	.word	0x2000052c
 80011e8:	40020400 	.word	0x40020400

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b094      	sub	sp, #80	; 0x50
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0320 	add.w	r3, r7, #32
 80011f6:	2230      	movs	r2, #48	; 0x30
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f007 f8a2 	bl	8008344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	f107 030c 	add.w	r3, r7, #12
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	4b28      	ldr	r3, [pc, #160]	; (80012b8 <SystemClock_Config+0xcc>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001218:	4a27      	ldr	r2, [pc, #156]	; (80012b8 <SystemClock_Config+0xcc>)
 800121a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121e:	6413      	str	r3, [r2, #64]	; 0x40
 8001220:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <SystemClock_Config+0xcc>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001224:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800122c:	2300      	movs	r3, #0
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	4b22      	ldr	r3, [pc, #136]	; (80012bc <SystemClock_Config+0xd0>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a21      	ldr	r2, [pc, #132]	; (80012bc <SystemClock_Config+0xd0>)
 8001236:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800123a:	6013      	str	r3, [r2, #0]
 800123c:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <SystemClock_Config+0xd0>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001248:	2302      	movs	r3, #2
 800124a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800124c:	2301      	movs	r3, #1
 800124e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001250:	2310      	movs	r3, #16
 8001252:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001254:	2302      	movs	r3, #2
 8001256:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001258:	2300      	movs	r3, #0
 800125a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800125c:	2310      	movs	r3, #16
 800125e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001260:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001264:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001266:	2304      	movs	r3, #4
 8001268:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800126a:	2304      	movs	r3, #4
 800126c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126e:	f107 0320 	add.w	r3, r7, #32
 8001272:	4618      	mov	r0, r3
 8001274:	f001 f98c 	bl	8002590 <HAL_RCC_OscConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800127e:	f000 fb37 	bl	80018f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001282:	230f      	movs	r3, #15
 8001284:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001286:	2302      	movs	r3, #2
 8001288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800128e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001292:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	2102      	movs	r1, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 fbee 	bl	8002a80 <HAL_RCC_ClockConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012aa:	f000 fb21 	bl	80018f0 <Error_Handler>
  }
}
 80012ae:	bf00      	nop
 80012b0:	3750      	adds	r7, #80	; 0x50
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40007000 	.word	0x40007000

080012c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b096      	sub	sp, #88	; 0x58
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]
 80012ee:	615a      	str	r2, [r3, #20]
 80012f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2220      	movs	r2, #32
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f007 f823 	bl	8008344 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012fe:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001300:	4a3f      	ldr	r2, [pc, #252]	; (8001400 <MX_TIM1_Init+0x140>)
 8001302:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 420-1;
 8001304:	4b3d      	ldr	r3, [pc, #244]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001306:	f240 12a3 	movw	r2, #419	; 0x1a3
 800130a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130c:	4b3b      	ldr	r3, [pc, #236]	; (80013fc <MX_TIM1_Init+0x13c>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8001312:	4b3a      	ldr	r3, [pc, #232]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001314:	f242 720f 	movw	r2, #9999	; 0x270f
 8001318:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <MX_TIM1_Init+0x13c>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001320:	4b36      	ldr	r3, [pc, #216]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001322:	2200      	movs	r2, #0
 8001324:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001326:	4b35      	ldr	r3, [pc, #212]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800132c:	4833      	ldr	r0, [pc, #204]	; (80013fc <MX_TIM1_Init+0x13c>)
 800132e:	f001 fdf9 	bl	8002f24 <HAL_TIM_Base_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001338:	f000 fada 	bl	80018f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800133c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001340:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001342:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001346:	4619      	mov	r1, r3
 8001348:	482c      	ldr	r0, [pc, #176]	; (80013fc <MX_TIM1_Init+0x13c>)
 800134a:	f002 f9b3 	bl	80036b4 <HAL_TIM_ConfigClockSource>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001354:	f000 facc 	bl	80018f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001358:	4828      	ldr	r0, [pc, #160]	; (80013fc <MX_TIM1_Init+0x13c>)
 800135a:	f001 feef 	bl	800313c <HAL_TIM_PWM_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001364:	f000 fac4 	bl	80018f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001368:	2300      	movs	r3, #0
 800136a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001370:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001374:	4619      	mov	r1, r3
 8001376:	4821      	ldr	r0, [pc, #132]	; (80013fc <MX_TIM1_Init+0x13c>)
 8001378:	f002 fd64 	bl	8003e44 <HAL_TIMEx_MasterConfigSynchronization>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001382:	f000 fab5 	bl	80018f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001386:	2360      	movs	r3, #96	; 0x60
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 800138a:	2302      	movs	r3, #2
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138e:	2300      	movs	r3, #0
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001392:	2300      	movs	r3, #0
 8001394:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800139e:	2300      	movs	r3, #0
 80013a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a6:	2204      	movs	r2, #4
 80013a8:	4619      	mov	r1, r3
 80013aa:	4814      	ldr	r0, [pc, #80]	; (80013fc <MX_TIM1_Init+0x13c>)
 80013ac:	f002 f8c0 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80013b6:	f000 fa9b 	bl	80018f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	4619      	mov	r1, r3
 80013dc:	4807      	ldr	r0, [pc, #28]	; (80013fc <MX_TIM1_Init+0x13c>)
 80013de:	f002 fd9f 	bl	8003f20 <HAL_TIMEx_ConfigBreakDeadTime>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80013e8:	f000 fa82 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013ec:	4803      	ldr	r0, [pc, #12]	; (80013fc <MX_TIM1_Init+0x13c>)
 80013ee:	f000 fb93 	bl	8001b18 <HAL_TIM_MspPostInit>

}
 80013f2:	bf00      	nop
 80013f4:	3758      	adds	r7, #88	; 0x58
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	2000049c 	.word	0x2000049c
 8001400:	40010000 	.word	0x40010000

08001404 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140a:	f107 0308 	add.w	r3, r7, #8
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001420:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <MX_TIM2_Init+0x94>)
 8001422:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001426:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001428:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <MX_TIM2_Init+0x94>)
 800142a:	2253      	movs	r2, #83	; 0x53
 800142c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <MX_TIM2_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001434:	4b18      	ldr	r3, [pc, #96]	; (8001498 <MX_TIM2_Init+0x94>)
 8001436:	f04f 32ff 	mov.w	r2, #4294967295
 800143a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <MX_TIM2_Init+0x94>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_TIM2_Init+0x94>)
 8001444:	2200      	movs	r2, #0
 8001446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001448:	4813      	ldr	r0, [pc, #76]	; (8001498 <MX_TIM2_Init+0x94>)
 800144a:	f001 fd6b 	bl	8002f24 <HAL_TIM_Base_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001454:	f000 fa4c 	bl	80018f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800145c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	4619      	mov	r1, r3
 8001464:	480c      	ldr	r0, [pc, #48]	; (8001498 <MX_TIM2_Init+0x94>)
 8001466:	f002 f925 	bl	80036b4 <HAL_TIM_ConfigClockSource>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001470:	f000 fa3e 	bl	80018f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	4619      	mov	r1, r3
 8001480:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_TIM2_Init+0x94>)
 8001482:	f002 fcdf 	bl	8003e44 <HAL_TIMEx_MasterConfigSynchronization>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800148c:	f000 fa30 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	200004e4 	.word	0x200004e4

0800149c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08e      	sub	sp, #56	; 0x38
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b0:	f107 0320 	add.w	r3, r7, #32
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
 80014c8:	615a      	str	r2, [r3, #20]
 80014ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014cc:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014ce:	4a2e      	ldr	r2, [pc, #184]	; (8001588 <MX_TIM3_Init+0xec>)
 80014d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80014d2:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014d4:	2253      	movs	r2, #83	; 0x53
 80014d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d8:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80014de:	4b29      	ldr	r3, [pc, #164]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ec:	4b25      	ldr	r3, [pc, #148]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014f2:	4824      	ldr	r0, [pc, #144]	; (8001584 <MX_TIM3_Init+0xe8>)
 80014f4:	f001 fd16 	bl	8002f24 <HAL_TIM_Base_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014fe:	f000 f9f7 	bl	80018f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001502:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001508:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150c:	4619      	mov	r1, r3
 800150e:	481d      	ldr	r0, [pc, #116]	; (8001584 <MX_TIM3_Init+0xe8>)
 8001510:	f002 f8d0 	bl	80036b4 <HAL_TIM_ConfigClockSource>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800151a:	f000 f9e9 	bl	80018f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800151e:	4819      	ldr	r0, [pc, #100]	; (8001584 <MX_TIM3_Init+0xe8>)
 8001520:	f001 fe0c 	bl	800313c <HAL_TIM_PWM_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800152a:	f000 f9e1 	bl	80018f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001532:	2300      	movs	r3, #0
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001536:	f107 0320 	add.w	r3, r7, #32
 800153a:	4619      	mov	r1, r3
 800153c:	4811      	ldr	r0, [pc, #68]	; (8001584 <MX_TIM3_Init+0xe8>)
 800153e:	f002 fc81 	bl	8003e44 <HAL_TIMEx_MasterConfigSynchronization>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001548:	f000 f9d2 	bl	80018f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800154c:	2360      	movs	r3, #96	; 0x60
 800154e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001550:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001554:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	4619      	mov	r1, r3
 8001564:	4807      	ldr	r0, [pc, #28]	; (8001584 <MX_TIM3_Init+0xe8>)
 8001566:	f001 ffe3 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001570:	f000 f9be 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001574:	4803      	ldr	r0, [pc, #12]	; (8001584 <MX_TIM3_Init+0xe8>)
 8001576:	f000 facf 	bl	8001b18 <HAL_TIM_MspPostInit>

}
 800157a:	bf00      	nop
 800157c:	3738      	adds	r7, #56	; 0x38
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000052c 	.word	0x2000052c
 8001588:	40000400 	.word	0x40000400

0800158c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 8001592:	4a12      	ldr	r2, [pc, #72]	; (80015dc <MX_USART2_UART_Init+0x50>)
 8001594:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001596:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 8001598:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800159c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800159e:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015aa:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015b2:	220c      	movs	r2, #12
 80015b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <MX_USART2_UART_Init+0x4c>)
 80015c4:	f002 fd12 	bl	8003fec <HAL_UART_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015ce:	f000 f98f 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000574 	.word	0x20000574
 80015dc:	40004400 	.word	0x40004400

080015e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b4b      	ldr	r3, [pc, #300]	; (8001728 <MX_GPIO_Init+0x148>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a4a      	ldr	r2, [pc, #296]	; (8001728 <MX_GPIO_Init+0x148>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b48      	ldr	r3, [pc, #288]	; (8001728 <MX_GPIO_Init+0x148>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	4b44      	ldr	r3, [pc, #272]	; (8001728 <MX_GPIO_Init+0x148>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a43      	ldr	r2, [pc, #268]	; (8001728 <MX_GPIO_Init+0x148>)
 800161c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b41      	ldr	r3, [pc, #260]	; (8001728 <MX_GPIO_Init+0x148>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b3d      	ldr	r3, [pc, #244]	; (8001728 <MX_GPIO_Init+0x148>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a3c      	ldr	r2, [pc, #240]	; (8001728 <MX_GPIO_Init+0x148>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b3a      	ldr	r3, [pc, #232]	; (8001728 <MX_GPIO_Init+0x148>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	4b36      	ldr	r3, [pc, #216]	; (8001728 <MX_GPIO_Init+0x148>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a35      	ldr	r2, [pc, #212]	; (8001728 <MX_GPIO_Init+0x148>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b33      	ldr	r3, [pc, #204]	; (8001728 <MX_GPIO_Init+0x148>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	2120      	movs	r1, #32
 800166a:	4830      	ldr	r0, [pc, #192]	; (800172c <MX_GPIO_Init+0x14c>)
 800166c:	f000 ff5e 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001670:	2200      	movs	r2, #0
 8001672:	2180      	movs	r1, #128	; 0x80
 8001674:	482e      	ldr	r0, [pc, #184]	; (8001730 <MX_GPIO_Init+0x150>)
 8001676:	f000 ff59 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Ain1_Pin|Ain2_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2128      	movs	r1, #40	; 0x28
 800167e:	482d      	ldr	r0, [pc, #180]	; (8001734 <MX_GPIO_Init+0x154>)
 8001680:	f000 ff54 	bl	800252c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001684:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800168a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800168e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	4619      	mov	r1, r3
 800169a:	4825      	ldr	r0, [pc, #148]	; (8001730 <MX_GPIO_Init+0x150>)
 800169c:	f000 fdaa 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016a0:	2320      	movs	r3, #32
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a4:	2301      	movs	r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ac:	2300      	movs	r3, #0
 80016ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	481d      	ldr	r0, [pc, #116]	; (800172c <MX_GPIO_Init+0x14c>)
 80016b8:	f000 fd9c 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80016bc:	2380      	movs	r3, #128	; 0x80
 80016be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	4619      	mov	r1, r3
 80016d2:	4817      	ldr	r0, [pc, #92]	; (8001730 <MX_GPIO_Init+0x150>)
 80016d4:	f000 fd8e 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 80016d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80016de:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	480f      	ldr	r0, [pc, #60]	; (800172c <MX_GPIO_Init+0x14c>)
 80016f0:	f000 fd80 	bl	80021f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ain1_Pin Ain2_Pin */
  GPIO_InitStruct.Pin = Ain1_Pin|Ain2_Pin;
 80016f4:	2328      	movs	r3, #40	; 0x28
 80016f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	480a      	ldr	r0, [pc, #40]	; (8001734 <MX_GPIO_Init+0x154>)
 800170c:	f000 fd72 	bl	80021f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2100      	movs	r1, #0
 8001714:	2017      	movs	r0, #23
 8001716:	f000 fd43 	bl	80021a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800171a:	2017      	movs	r0, #23
 800171c:	f000 fd5c 	bl	80021d8 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001720:	bf00      	nop
 8001722:	3728      	adds	r7, #40	; 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	40020000 	.word	0x40020000
 8001730:	40020800 	.word	0x40020800
 8001734:	40020400 	.word	0x40020400

08001738 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void const * argument)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001740:	4b18      	ldr	r3, [pc, #96]	; (80017a4 <StartTask01+0x6c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f003 f9b6 	bl	8004ab8 <osSemaphoreWait>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d124      	bne.n	800179c <StartTask01+0x64>
	  {

		  if(distance < 50)
 8001752:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <StartTask01+0x70>)
 8001754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <StartTask01+0x74>)
 800175e:	f7ff f9c5 	bl	8000aec <__aeabi_dcmplt>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d00a      	beq.n	800177e <StartTask01+0x46>
		  {
			  HAL_GPIO_WritePin(Ain1_GPIO_Port, Ain1_Pin, 1);
 8001768:	2201      	movs	r2, #1
 800176a:	2108      	movs	r1, #8
 800176c:	4810      	ldr	r0, [pc, #64]	; (80017b0 <StartTask01+0x78>)
 800176e:	f000 fedd 	bl	800252c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(Ain2_GPIO_Port, Ain2_Pin, 1);
 8001772:	2201      	movs	r2, #1
 8001774:	2120      	movs	r1, #32
 8001776:	480e      	ldr	r0, [pc, #56]	; (80017b0 <StartTask01+0x78>)
 8001778:	f000 fed8 	bl	800252c <HAL_GPIO_WritePin>
 800177c:	e009      	b.n	8001792 <StartTask01+0x5a>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(Ain1_GPIO_Port, Ain1_Pin, 1);
 800177e:	2201      	movs	r2, #1
 8001780:	2108      	movs	r1, #8
 8001782:	480b      	ldr	r0, [pc, #44]	; (80017b0 <StartTask01+0x78>)
 8001784:	f000 fed2 	bl	800252c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(Ain2_GPIO_Port, Ain2_Pin, 0);
 8001788:	2200      	movs	r2, #0
 800178a:	2120      	movs	r1, #32
 800178c:	4808      	ldr	r0, [pc, #32]	; (80017b0 <StartTask01+0x78>)
 800178e:	f000 fecd 	bl	800252c <HAL_GPIO_WritePin>
		  }
		  osSemaphoreRelease(myBinarySem01Handle);
 8001792:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <StartTask01+0x6c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f003 f9dc 	bl	8004b54 <osSemaphoreRelease>
	  }
	  osDelay(100);
 800179c:	2064      	movs	r0, #100	; 0x64
 800179e:	f003 f944 	bl	8004a2a <osDelay>
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 80017a2:	e7cd      	b.n	8001740 <StartTask01+0x8>
 80017a4:	200005cc 	.word	0x200005cc
 80017a8:	200005d0 	.word	0x200005d0
 80017ac:	40490000 	.word	0x40490000
 80017b0:	40020400 	.word	0x40020400

080017b4 <StartTask02>:
* @retval None
*/
int ccr1 = 500;
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 80017bc:	4b13      	ldr	r3, [pc, #76]	; (800180c <StartTask02+0x58>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f003 f978 	bl	8004ab8 <osSemaphoreWait>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d119      	bne.n	8001802 <StartTask02+0x4e>
	  	  {
		  	  if(distance < 50)	htim3.Instance->CCR1 = 0;
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <StartTask02+0x5c>)
 80017d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <StartTask02+0x60>)
 80017da:	f7ff f987 	bl	8000aec <__aeabi_dcmplt>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d004      	beq.n	80017ee <StartTask02+0x3a>
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <StartTask02+0x64>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2200      	movs	r2, #0
 80017ea:	635a      	str	r2, [r3, #52]	; 0x34
 80017ec:	e004      	b.n	80017f8 <StartTask02+0x44>
		  	  else				htim3.Instance->CCR1 = ccr1;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <StartTask02+0x68>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <StartTask02+0x64>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	635a      	str	r2, [r3, #52]	; 0x34

	  		  osSemaphoreRelease(myBinarySem01Handle);
 80017f8:	4b04      	ldr	r3, [pc, #16]	; (800180c <StartTask02+0x58>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f003 f9a9 	bl	8004b54 <osSemaphoreRelease>
	  	  }
	  osDelay(100);
 8001802:	2064      	movs	r0, #100	; 0x64
 8001804:	f003 f911 	bl	8004a2a <osDelay>
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001808:	e7d8      	b.n	80017bc <StartTask02+0x8>
 800180a:	bf00      	nop
 800180c:	200005cc 	.word	0x200005cc
 8001810:	200005d0 	.word	0x200005d0
 8001814:	40490000 	.word	0x40490000
 8001818:	2000052c 	.word	0x2000052c
 800181c:	20000000 	.word	0x20000000

08001820 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <StartTask03+0x58>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f003 f942 	bl	8004ab8 <osSemaphoreWait>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d11a      	bne.n	8001870 <StartTask03+0x50>
	  	  {
		  	  if(distance < 50) HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <StartTask03+0x5c>)
 800183c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <StartTask03+0x60>)
 8001846:	f7ff f951 	bl	8000aec <__aeabi_dcmplt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d005      	beq.n	800185c <StartTask03+0x3c>
 8001850:	2201      	movs	r2, #1
 8001852:	2180      	movs	r1, #128	; 0x80
 8001854:	480b      	ldr	r0, [pc, #44]	; (8001884 <StartTask03+0x64>)
 8001856:	f000 fe69 	bl	800252c <HAL_GPIO_WritePin>
 800185a:	e004      	b.n	8001866 <StartTask03+0x46>
		  	  else				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	2180      	movs	r1, #128	; 0x80
 8001860:	4808      	ldr	r0, [pc, #32]	; (8001884 <StartTask03+0x64>)
 8001862:	f000 fe63 	bl	800252c <HAL_GPIO_WritePin>

	  		  osSemaphoreRelease(myBinarySem01Handle);
 8001866:	4b04      	ldr	r3, [pc, #16]	; (8001878 <StartTask03+0x58>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f003 f972 	bl	8004b54 <osSemaphoreRelease>
	  	  }
	  osDelay(100);
 8001870:	2064      	movs	r0, #100	; 0x64
 8001872:	f003 f8da 	bl	8004a2a <osDelay>
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001876:	e7d7      	b.n	8001828 <StartTask03+0x8>
 8001878:	200005cc 	.word	0x200005cc
 800187c:	200005d0 	.word	0x200005d0
 8001880:	40490000 	.word	0x40490000
 8001884:	40020800 	.word	0x40020800

08001888 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001890:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <StartTask04+0x38>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2100      	movs	r1, #0
 8001896:	4618      	mov	r0, r3
 8001898:	f003 f90e 	bl	8004ab8 <osSemaphoreWait>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10a      	bne.n	80018b8 <StartTask04+0x30>
	  	  {
		  	  printf("Distance : %6.2f\r\n", distance);
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <StartTask04+0x3c>)
 80018a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a8:	4807      	ldr	r0, [pc, #28]	; (80018c8 <StartTask04+0x40>)
 80018aa:	f006 fb37 	bl	8007f1c <iprintf>

	  		  osSemaphoreRelease(myBinarySem01Handle);
 80018ae:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <StartTask04+0x38>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f003 f94e 	bl	8004b54 <osSemaphoreRelease>
	  	  }
	  osDelay(100);
 80018b8:	2064      	movs	r0, #100	; 0x64
 80018ba:	f003 f8b6 	bl	8004a2a <osDelay>
	  if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 80018be:	e7e7      	b.n	8001890 <StartTask04+0x8>
 80018c0:	200005cc 	.word	0x200005cc
 80018c4:	200005d0 	.word	0x200005d0
 80018c8:	0800bc14 	.word	0x0800bc14

080018cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a04      	ldr	r2, [pc, #16]	; (80018ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018de:	f000 fb87 	bl	8001ff0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40014400 	.word	0x40014400

080018f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f4:	b672      	cpsid	i
}
 80018f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <Error_Handler+0x8>
	...

080018fc <__io_getchar>:
#include "main.h"
#include <stdio.h>

extern UART_HandleTypeDef huart2;

int __io_getchar(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
	char ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10/*ms*/) != HAL_OK);
 8001902:	bf00      	nop
 8001904:	1df9      	adds	r1, r7, #7
 8001906:	230a      	movs	r3, #10
 8001908:	2201      	movs	r2, #1
 800190a:	480d      	ldr	r0, [pc, #52]	; (8001940 <__io_getchar+0x44>)
 800190c:	f002 fc49 	bl	80041a2 <HAL_UART_Receive>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f6      	bne.n	8001904 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);	// Echo
 8001916:	1df9      	adds	r1, r7, #7
 8001918:	230a      	movs	r3, #10
 800191a:	2201      	movs	r2, #1
 800191c:	4808      	ldr	r0, [pc, #32]	; (8001940 <__io_getchar+0x44>)
 800191e:	f002 fbb5 	bl	800408c <HAL_UART_Transmit>
	if(ch == '\r'/* Enter */)	HAL_UART_Transmit(&huart2, "\n", 1, 10/*ms*/);
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	2b0d      	cmp	r3, #13
 8001926:	d105      	bne.n	8001934 <__io_getchar+0x38>
 8001928:	230a      	movs	r3, #10
 800192a:	2201      	movs	r2, #1
 800192c:	4905      	ldr	r1, [pc, #20]	; (8001944 <__io_getchar+0x48>)
 800192e:	4804      	ldr	r0, [pc, #16]	; (8001940 <__io_getchar+0x44>)
 8001930:	f002 fbac 	bl	800408c <HAL_UART_Transmit>
	return ch;
 8001934:	79fb      	ldrb	r3, [r7, #7]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000574 	.word	0x20000574
 8001944:	0800bc28 	.word	0x0800bc28

08001948 <__io_putchar>:
int __io_putchar(int ch) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);
 8001950:	1d39      	adds	r1, r7, #4
 8001952:	230a      	movs	r3, #10
 8001954:	2201      	movs	r2, #1
 8001956:	4804      	ldr	r0, [pc, #16]	; (8001968 <__io_putchar+0x20>)
 8001958:	f002 fb98 	bl	800408c <HAL_UART_Transmit>
	return ch;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000574 	.word	0x20000574

0800196c <standby>:
void standby() {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8001970:	bf00      	nop
 8001972:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001976:	4804      	ldr	r0, [pc, #16]	; (8001988 <standby+0x1c>)
 8001978:	f000 fdc0 	bl	80024fc <HAL_GPIO_ReadPin>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f7      	bne.n	8001972 <standby+0x6>
		;
}
 8001982:	bf00      	nop
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40020800 	.word	0x40020800

0800198c <cls>:
void cls()				   //  clear
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <cls+0x10>)
 8001992:	f006 fac3 	bl	8007f1c <iprintf>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	0800bc2c 	.word	0x0800bc2c

080019a0 <cursor>:
void cursor(int x, int y)  //    
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 80019aa:	f107 000c 	add.w	r0, r7, #12
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	4906      	ldr	r1, [pc, #24]	; (80019cc <cursor+0x2c>)
 80019b4:	f006 fbce 	bl	8008154 <siprintf>
	puts(buf);
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	4618      	mov	r0, r3
 80019be:	f006 fb13 	bl	8007fe8 <puts>
}
 80019c2:	bf00      	nop
 80019c4:	3720      	adds	r7, #32
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	0800bc34 	.word	0x0800bc34

080019d0 <ProgramStart>:
void ProgramStart(char *str)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
//	printf("\033[2J\033[0;0H");
	cls();
 80019d8:	f7ff ffd8 	bl	800198c <cls>
	cursor(0,0);
 80019dc:	2100      	movs	r1, #0
 80019de:	2000      	movs	r0, #0
 80019e0:	f7ff ffde 	bl	80019a0 <cursor>
	printf("program Name - %s\r\n", str);
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	480a      	ldr	r0, [pc, #40]	; (8001a10 <ProgramStart+0x40>)
 80019e8:	f006 fa98 	bl	8007f1c <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 80019ec:	4809      	ldr	r0, [pc, #36]	; (8001a14 <ProgramStart+0x44>)
 80019ee:	f006 fafb 	bl	8007fe8 <puts>
	standby();
 80019f2:	f7ff ffbb 	bl	800196c <standby>
	setvbuf(stdin, NULL, _IONBF, 0);
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <ProgramStart+0x48>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6858      	ldr	r0, [r3, #4]
 80019fc:	2300      	movs	r3, #0
 80019fe:	2202      	movs	r2, #2
 8001a00:	2100      	movs	r1, #0
 8001a02:	f006 faf9 	bl	8007ff8 <setvbuf>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	0800bc40 	.word	0x0800bc40
 8001a14:	0800bc54 	.word	0x0800bc54
 8001a18:	2000006c 	.word	0x2000006c

08001a1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_MspInit+0x54>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	4a11      	ldr	r2, [pc, #68]	; (8001a70 <HAL_MspInit+0x54>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	; 0x44
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_MspInit+0x54>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_MspInit+0x54>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a0a      	ldr	r2, [pc, #40]	; (8001a70 <HAL_MspInit+0x54>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <HAL_MspInit+0x54>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	210f      	movs	r1, #15
 8001a5e:	f06f 0001 	mvn.w	r0, #1
 8001a62:	f000 fb9d 	bl	80021a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800

08001a74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a22      	ldr	r2, [pc, #136]	; (8001b0c <HAL_TIM_Base_MspInit+0x98>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d116      	bne.n	8001ab4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	4b21      	ldr	r3, [pc, #132]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	4a20      	ldr	r2, [pc, #128]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6453      	str	r3, [r2, #68]	; 0x44
 8001a96:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2105      	movs	r1, #5
 8001aa6:	2019      	movs	r0, #25
 8001aa8:	f000 fb7a 	bl	80021a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001aac:	2019      	movs	r0, #25
 8001aae:	f000 fb93 	bl	80021d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ab2:	e026      	b.n	8001b02 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001abc:	d10e      	bne.n	8001adc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]
}
 8001ada:	e012      	b.n	8001b02 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <HAL_TIM_Base_MspInit+0xa0>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d10d      	bne.n	8001b02 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	4a08      	ldr	r2, [pc, #32]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001af0:	f043 0302 	orr.w	r3, r3, #2
 8001af4:	6413      	str	r3, [r2, #64]	; 0x40
 8001af6:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_TIM_Base_MspInit+0x9c>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
}
 8001b02:	bf00      	nop
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40010000 	.word	0x40010000
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40000400 	.word	0x40000400

08001b18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a24      	ldr	r2, [pc, #144]	; (8001bc8 <HAL_TIM_MspPostInit+0xb0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d11f      	bne.n	8001b7a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b23      	ldr	r3, [pc, #140]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	4a22      	ldr	r2, [pc, #136]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4a:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Trig_Pin;
 8001b56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b64:	2300      	movs	r3, #0
 8001b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	4619      	mov	r1, r3
 8001b72:	4817      	ldr	r0, [pc, #92]	; (8001bd0 <HAL_TIM_MspPostInit+0xb8>)
 8001b74:	f000 fb3e 	bl	80021f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b78:	e022      	b.n	8001bc0 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a15      	ldr	r2, [pc, #84]	; (8001bd4 <HAL_TIM_MspPostInit+0xbc>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d11d      	bne.n	8001bc0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8c:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b8e:	f043 0302 	orr.w	r3, r3, #2
 8001b92:	6313      	str	r3, [r2, #48]	; 0x30
 8001b94:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <HAL_TIM_MspPostInit+0xb4>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ba0:	2310      	movs	r3, #16
 8001ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4807      	ldr	r0, [pc, #28]	; (8001bd8 <HAL_TIM_MspPostInit+0xc0>)
 8001bbc:	f000 fb1a 	bl	80021f4 <HAL_GPIO_Init>
}
 8001bc0:	bf00      	nop
 8001bc2:	3728      	adds	r7, #40	; 0x28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40010000 	.word	0x40010000
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40020000 	.word	0x40020000
 8001bd4:	40000400 	.word	0x40000400
 8001bd8:	40020400 	.word	0x40020400

08001bdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	; 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	; (8001c60 <HAL_UART_MspInit+0x84>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12b      	bne.n	8001c56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	4a17      	ldr	r2, [pc, #92]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a10      	ldr	r2, [pc, #64]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <HAL_UART_MspInit+0x88>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c36:	230c      	movs	r3, #12
 8001c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c46:	2307      	movs	r3, #7
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4805      	ldr	r0, [pc, #20]	; (8001c68 <HAL_UART_MspInit+0x8c>)
 8001c52:	f000 facf 	bl	80021f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	; 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40004400 	.word	0x40004400
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020000 	.word	0x40020000

08001c6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	4b2e      	ldr	r3, [pc, #184]	; (8001d3c <HAL_InitTick+0xd0>)
 8001c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c84:	4a2d      	ldr	r2, [pc, #180]	; (8001d3c <HAL_InitTick+0xd0>)
 8001c86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8a:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_InitTick+0xd0>)
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c98:	f107 020c 	add.w	r2, r7, #12
 8001c9c:	f107 0310 	add.w	r3, r7, #16
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f001 f90c 	bl	8002ec0 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ca8:	f001 f8f6 	bl	8002e98 <HAL_RCC_GetPCLK2Freq>
 8001cac:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb0:	4a23      	ldr	r2, [pc, #140]	; (8001d40 <HAL_InitTick+0xd4>)
 8001cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb6:	0c9b      	lsrs	r3, r3, #18
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001cbc:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cbe:	4a22      	ldr	r2, [pc, #136]	; (8001d48 <HAL_InitTick+0xdc>)
 8001cc0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001cc2:	4b20      	ldr	r3, [pc, #128]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cc4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cc8:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <HAL_InitTick+0xd8>)
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8001cd0:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd6:	4b1b      	ldr	r3, [pc, #108]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cdc:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8001ce2:	4818      	ldr	r0, [pc, #96]	; (8001d44 <HAL_InitTick+0xd8>)
 8001ce4:	f001 f91e 	bl	8002f24 <HAL_TIM_Base_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001cee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d11b      	bne.n	8001d2e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8001cf6:	4813      	ldr	r0, [pc, #76]	; (8001d44 <HAL_InitTick+0xd8>)
 8001cf8:	f001 f9be 	bl	8003078 <HAL_TIM_Base_Start_IT>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001d02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d111      	bne.n	8001d2e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d0a:	2019      	movs	r0, #25
 8001d0c:	f000 fa64 	bl	80021d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b0f      	cmp	r3, #15
 8001d14:	d808      	bhi.n	8001d28 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001d16:	2200      	movs	r2, #0
 8001d18:	6879      	ldr	r1, [r7, #4]
 8001d1a:	2019      	movs	r0, #25
 8001d1c:	f000 fa40 	bl	80021a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d20:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <HAL_InitTick+0xe0>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e002      	b.n	8001d2e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001d2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3730      	adds	r7, #48	; 0x30
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	431bde83 	.word	0x431bde83
 8001d44:	200005d8 	.word	0x200005d8
 8001d48:	40014400 	.word	0x40014400
 8001d4c:	20000008 	.word	0x20000008

08001d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d54:	e7fe      	b.n	8001d54 <NMI_Handler+0x4>

08001d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <HardFault_Handler+0x4>

08001d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <MemManage_Handler+0x4>

08001d62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d66:	e7fe      	b.n	8001d66 <BusFault_Handler+0x4>

08001d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d6c:	e7fe      	b.n	8001d6c <UsageFault_Handler+0x4>

08001d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_Pin);
 8001d80:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d84:	f000 fbec 	bl	8002560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d90:	4803      	ldr	r0, [pc, #12]	; (8001da0 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8001d92:	f001 fadd 	bl	8003350 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001d96:	4803      	ldr	r0, [pc, #12]	; (8001da4 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001d98:	f001 fada 	bl	8003350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	2000049c 	.word	0x2000049c
 8001da4:	200005d8 	.word	0x200005d8

08001da8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  return 1;
 8001dac:	2301      	movs	r3, #1
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_kill>:

int _kill(int pid, int sig)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dc2:	f006 fb67 	bl	8008494 <__errno>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2216      	movs	r2, #22
 8001dca:	601a      	str	r2, [r3, #0]
  return -1;
 8001dcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <_exit>:

void _exit (int status)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001de0:	f04f 31ff 	mov.w	r1, #4294967295
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ffe7 	bl	8001db8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dea:	e7fe      	b.n	8001dea <_exit+0x12>

08001dec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	e00a      	b.n	8001e14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dfe:	f7ff fd7d 	bl	80018fc <__io_getchar>
 8001e02:	4601      	mov	r1, r0
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	60ba      	str	r2, [r7, #8]
 8001e0a:	b2ca      	uxtb	r2, r1
 8001e0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	3301      	adds	r3, #1
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	697a      	ldr	r2, [r7, #20]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	dbf0      	blt.n	8001dfe <_read+0x12>
  }

  return len;
 8001e1c:	687b      	ldr	r3, [r7, #4]
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b086      	sub	sp, #24
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	e009      	b.n	8001e4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	60ba      	str	r2, [r7, #8]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fd81 	bl	8001948 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	dbf1      	blt.n	8001e38 <_write+0x12>
  }
  return len;
 8001e54:	687b      	ldr	r3, [r7, #4]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <_close>:

int _close(int file)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
 8001e7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e86:	605a      	str	r2, [r3, #4]
  return 0;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <_isatty>:

int _isatty(int file)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e9e:	2301      	movs	r3, #1
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
	...

08001ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ed0:	4a14      	ldr	r2, [pc, #80]	; (8001f24 <_sbrk+0x5c>)
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <_sbrk+0x60>)
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001edc:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <_sbrk+0x64>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee4:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <_sbrk+0x64>)
 8001ee6:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <_sbrk+0x68>)
 8001ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eea:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <_sbrk+0x64>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d207      	bcs.n	8001f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef8:	f006 facc 	bl	8008494 <__errno>
 8001efc:	4603      	mov	r3, r0
 8001efe:	220c      	movs	r2, #12
 8001f00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
 8001f06:	e009      	b.n	8001f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f08:	4b08      	ldr	r3, [pc, #32]	; (8001f2c <_sbrk+0x64>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f0e:	4b07      	ldr	r3, [pc, #28]	; (8001f2c <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	4a05      	ldr	r2, [pc, #20]	; (8001f2c <_sbrk+0x64>)
 8001f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20020000 	.word	0x20020000
 8001f28:	00000400 	.word	0x00000400
 8001f2c:	20000620 	.word	0x20000620
 8001f30:	200044c8 	.word	0x200044c8

08001f34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <SystemInit+0x20>)
 8001f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f3e:	4a05      	ldr	r2, [pc, #20]	; (8001f54 <SystemInit+0x20>)
 8001f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f90 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f5c:	f7ff ffea 	bl	8001f34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f60:	480c      	ldr	r0, [pc, #48]	; (8001f94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f62:	490d      	ldr	r1, [pc, #52]	; (8001f98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f64:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f76:	4a0a      	ldr	r2, [pc, #40]	; (8001fa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f78:	4c0a      	ldr	r4, [pc, #40]	; (8001fa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f86:	f006 fa8b 	bl	80084a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f8a:	f7ff f88b 	bl	80010a4 <main>
  bx  lr    
 8001f8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f98:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f9c:	0800c0d0 	.word	0x0800c0d0
  ldr r2, =_sbss
 8001fa0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fa4:	200044c8 	.word	0x200044c8

08001fa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fa8:	e7fe      	b.n	8001fa8 <ADC_IRQHandler>
	...

08001fac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <HAL_Init+0x40>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0d      	ldr	r2, [pc, #52]	; (8001fec <HAL_Init+0x40>)
 8001fb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HAL_Init+0x40>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <HAL_Init+0x40>)
 8001fc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <HAL_Init+0x40>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a07      	ldr	r2, [pc, #28]	; (8001fec <HAL_Init+0x40>)
 8001fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	f000 f8d8 	bl	800218a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fda:	2005      	movs	r0, #5
 8001fdc:	f7ff fe46 	bl	8001c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe0:	f7ff fd1c 	bl	8001a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40023c00 	.word	0x40023c00

08001ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <HAL_IncTick+0x20>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_IncTick+0x24>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4413      	add	r3, r2
 8002000:	4a04      	ldr	r2, [pc, #16]	; (8002014 <HAL_IncTick+0x24>)
 8002002:	6013      	str	r3, [r2, #0]
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	2000000c 	.word	0x2000000c
 8002014:	20000624 	.word	0x20000624

08002018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return uwTick;
 800201c:	4b03      	ldr	r3, [pc, #12]	; (800202c <HAL_GetTick+0x14>)
 800201e:	681b      	ldr	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	20000624 	.word	0x20000624

08002030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002040:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800204c:	4013      	ands	r3, r2
 800204e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002058:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800205c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002062:	4a04      	ldr	r2, [pc, #16]	; (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	60d3      	str	r3, [r2, #12]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <__NVIC_GetPriorityGrouping+0x18>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	f003 0307 	and.w	r3, r3, #7
}
 8002086:	4618      	mov	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	db0b      	blt.n	80020be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	f003 021f 	and.w	r2, r3, #31
 80020ac:	4907      	ldr	r1, [pc, #28]	; (80020cc <__NVIC_EnableIRQ+0x38>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2001      	movs	r0, #1
 80020b6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	e000e100 	.word	0xe000e100

080020d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	6039      	str	r1, [r7, #0]
 80020da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	db0a      	blt.n	80020fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	490c      	ldr	r1, [pc, #48]	; (800211c <__NVIC_SetPriority+0x4c>)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	0112      	lsls	r2, r2, #4
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	440b      	add	r3, r1
 80020f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f8:	e00a      	b.n	8002110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4908      	ldr	r1, [pc, #32]	; (8002120 <__NVIC_SetPriority+0x50>)
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	3b04      	subs	r3, #4
 8002108:	0112      	lsls	r2, r2, #4
 800210a:	b2d2      	uxtb	r2, r2
 800210c:	440b      	add	r3, r1
 800210e:	761a      	strb	r2, [r3, #24]
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000e100 	.word	0xe000e100
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002124:	b480      	push	{r7}
 8002126:	b089      	sub	sp, #36	; 0x24
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f1c3 0307 	rsb	r3, r3, #7
 800213e:	2b04      	cmp	r3, #4
 8002140:	bf28      	it	cs
 8002142:	2304      	movcs	r3, #4
 8002144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3304      	adds	r3, #4
 800214a:	2b06      	cmp	r3, #6
 800214c:	d902      	bls.n	8002154 <NVIC_EncodePriority+0x30>
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	3b03      	subs	r3, #3
 8002152:	e000      	b.n	8002156 <NVIC_EncodePriority+0x32>
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	f04f 32ff 	mov.w	r2, #4294967295
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43da      	mvns	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	401a      	ands	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800216c:	f04f 31ff 	mov.w	r1, #4294967295
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	fa01 f303 	lsl.w	r3, r1, r3
 8002176:	43d9      	mvns	r1, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800217c:	4313      	orrs	r3, r2
         );
}
 800217e:	4618      	mov	r0, r3
 8002180:	3724      	adds	r7, #36	; 0x24
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7ff ff4c 	bl	8002030 <__NVIC_SetPriorityGrouping>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b086      	sub	sp, #24
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021b2:	f7ff ff61 	bl	8002078 <__NVIC_GetPriorityGrouping>
 80021b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	68b9      	ldr	r1, [r7, #8]
 80021bc:	6978      	ldr	r0, [r7, #20]
 80021be:	f7ff ffb1 	bl	8002124 <NVIC_EncodePriority>
 80021c2:	4602      	mov	r2, r0
 80021c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c8:	4611      	mov	r1, r2
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff ff80 	bl	80020d0 <__NVIC_SetPriority>
}
 80021d0:	bf00      	nop
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff ff54 	bl	8002094 <__NVIC_EnableIRQ>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b089      	sub	sp, #36	; 0x24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	e159      	b.n	80024c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002210:	2201      	movs	r2, #1
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	429a      	cmp	r2, r3
 800222a:	f040 8148 	bne.w	80024be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d005      	beq.n	8002246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002242:	2b02      	cmp	r3, #2
 8002244:	d130      	bne.n	80022a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	2203      	movs	r2, #3
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4013      	ands	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800227c:	2201      	movs	r2, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	f003 0201 	and.w	r2, r3, #1
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d017      	beq.n	80022e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	2203      	movs	r2, #3
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d123      	bne.n	8002338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	08da      	lsrs	r2, r3, #3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3208      	adds	r2, #8
 80022f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	220f      	movs	r2, #15
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	08da      	lsrs	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3208      	adds	r2, #8
 8002332:	69b9      	ldr	r1, [r7, #24]
 8002334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	2203      	movs	r2, #3
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0203 	and.w	r2, r3, #3
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 80a2 	beq.w	80024be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	4b57      	ldr	r3, [pc, #348]	; (80024dc <HAL_GPIO_Init+0x2e8>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	4a56      	ldr	r2, [pc, #344]	; (80024dc <HAL_GPIO_Init+0x2e8>)
 8002384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002388:	6453      	str	r3, [r2, #68]	; 0x44
 800238a:	4b54      	ldr	r3, [pc, #336]	; (80024dc <HAL_GPIO_Init+0x2e8>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002396:	4a52      	ldr	r2, [pc, #328]	; (80024e0 <HAL_GPIO_Init+0x2ec>)
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	089b      	lsrs	r3, r3, #2
 800239c:	3302      	adds	r3, #2
 800239e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	220f      	movs	r2, #15
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	43db      	mvns	r3, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4013      	ands	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a49      	ldr	r2, [pc, #292]	; (80024e4 <HAL_GPIO_Init+0x2f0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x202>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a48      	ldr	r2, [pc, #288]	; (80024e8 <HAL_GPIO_Init+0x2f4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x1fe>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a47      	ldr	r2, [pc, #284]	; (80024ec <HAL_GPIO_Init+0x2f8>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x1fa>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a46      	ldr	r2, [pc, #280]	; (80024f0 <HAL_GPIO_Init+0x2fc>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x1f6>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a45      	ldr	r2, [pc, #276]	; (80024f4 <HAL_GPIO_Init+0x300>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x1f2>
 80023e2:	2304      	movs	r3, #4
 80023e4:	e008      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e006      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023ea:	2303      	movs	r3, #3
 80023ec:	e004      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023ee:	2302      	movs	r3, #2
 80023f0:	e002      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <HAL_GPIO_Init+0x204>
 80023f6:	2300      	movs	r3, #0
 80023f8:	69fa      	ldr	r2, [r7, #28]
 80023fa:	f002 0203 	and.w	r2, r2, #3
 80023fe:	0092      	lsls	r2, r2, #2
 8002400:	4093      	lsls	r3, r2
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002408:	4935      	ldr	r1, [pc, #212]	; (80024e0 <HAL_GPIO_Init+0x2ec>)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3302      	adds	r3, #2
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002416:	4b38      	ldr	r3, [pc, #224]	; (80024f8 <HAL_GPIO_Init+0x304>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800243a:	4a2f      	ldr	r2, [pc, #188]	; (80024f8 <HAL_GPIO_Init+0x304>)
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002440:	4b2d      	ldr	r3, [pc, #180]	; (80024f8 <HAL_GPIO_Init+0x304>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	43db      	mvns	r3, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002464:	4a24      	ldr	r2, [pc, #144]	; (80024f8 <HAL_GPIO_Init+0x304>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800246a:	4b23      	ldr	r3, [pc, #140]	; (80024f8 <HAL_GPIO_Init+0x304>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800248e:	4a1a      	ldr	r2, [pc, #104]	; (80024f8 <HAL_GPIO_Init+0x304>)
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002494:	4b18      	ldr	r3, [pc, #96]	; (80024f8 <HAL_GPIO_Init+0x304>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024b8:	4a0f      	ldr	r2, [pc, #60]	; (80024f8 <HAL_GPIO_Init+0x304>)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3301      	adds	r3, #1
 80024c2:	61fb      	str	r3, [r7, #28]
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	2b0f      	cmp	r3, #15
 80024c8:	f67f aea2 	bls.w	8002210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3724      	adds	r7, #36	; 0x24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40013800 	.word	0x40013800
 80024e4:	40020000 	.word	0x40020000
 80024e8:	40020400 	.word	0x40020400
 80024ec:	40020800 	.word	0x40020800
 80024f0:	40020c00 	.word	0x40020c00
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40013c00 	.word	0x40013c00

080024fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	887b      	ldrh	r3, [r7, #2]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
 8002518:	e001      	b.n	800251e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800251e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
 8002538:	4613      	mov	r3, r2
 800253a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800253c:	787b      	ldrb	r3, [r7, #1]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002542:	887a      	ldrh	r2, [r7, #2]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002548:	e003      	b.n	8002552 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800254a:	887b      	ldrh	r3, [r7, #2]
 800254c:	041a      	lsls	r2, r3, #16
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	619a      	str	r2, [r3, #24]
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800256c:	695a      	ldr	r2, [r3, #20]
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	4013      	ands	r3, r2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d006      	beq.n	8002584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002576:	4a05      	ldr	r2, [pc, #20]	; (800258c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fd5a 	bl	8001038 <HAL_GPIO_EXTI_Callback>
  }
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40013c00 	.word	0x40013c00

08002590 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e267      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d075      	beq.n	800269a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025ae:	4b88      	ldr	r3, [pc, #544]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d00c      	beq.n	80025d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ba:	4b85      	ldr	r3, [pc, #532]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d112      	bne.n	80025ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025c6:	4b82      	ldr	r3, [pc, #520]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025d2:	d10b      	bne.n	80025ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d4:	4b7e      	ldr	r3, [pc, #504]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d05b      	beq.n	8002698 <HAL_RCC_OscConfig+0x108>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d157      	bne.n	8002698 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e242      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f4:	d106      	bne.n	8002604 <HAL_RCC_OscConfig+0x74>
 80025f6:	4b76      	ldr	r3, [pc, #472]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a75      	ldr	r2, [pc, #468]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e01d      	b.n	8002640 <HAL_RCC_OscConfig+0xb0>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800260c:	d10c      	bne.n	8002628 <HAL_RCC_OscConfig+0x98>
 800260e:	4b70      	ldr	r3, [pc, #448]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a6f      	ldr	r2, [pc, #444]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	4b6d      	ldr	r3, [pc, #436]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a6c      	ldr	r2, [pc, #432]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002624:	6013      	str	r3, [r2, #0]
 8002626:	e00b      	b.n	8002640 <HAL_RCC_OscConfig+0xb0>
 8002628:	4b69      	ldr	r3, [pc, #420]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a68      	ldr	r2, [pc, #416]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800262e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	4b66      	ldr	r3, [pc, #408]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a65      	ldr	r2, [pc, #404]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800263a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800263e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d013      	beq.n	8002670 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002648:	f7ff fce6 	bl	8002018 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002650:	f7ff fce2 	bl	8002018 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	; 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e207      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002662:	4b5b      	ldr	r3, [pc, #364]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0xc0>
 800266e:	e014      	b.n	800269a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff fcd2 	bl	8002018 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fcce 	bl	8002018 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e1f3      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268a:	4b51      	ldr	r3, [pc, #324]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0xe8>
 8002696:	e000      	b.n	800269a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d063      	beq.n	800276e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026a6:	4b4a      	ldr	r3, [pc, #296]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 030c 	and.w	r3, r3, #12
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00b      	beq.n	80026ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026b2:	4b47      	ldr	r3, [pc, #284]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ba:	2b08      	cmp	r3, #8
 80026bc:	d11c      	bne.n	80026f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026be:	4b44      	ldr	r3, [pc, #272]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d116      	bne.n	80026f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	4b41      	ldr	r3, [pc, #260]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <HAL_RCC_OscConfig+0x152>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d001      	beq.n	80026e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e1c7      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e2:	4b3b      	ldr	r3, [pc, #236]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	4937      	ldr	r1, [pc, #220]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f6:	e03a      	b.n	800276e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d020      	beq.n	8002742 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002700:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_RCC_OscConfig+0x244>)
 8002702:	2201      	movs	r2, #1
 8002704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002706:	f7ff fc87 	bl	8002018 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800270e:	f7ff fc83 	bl	8002018 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e1a8      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002720:	4b2b      	ldr	r3, [pc, #172]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0f0      	beq.n	800270e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272c:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4925      	ldr	r1, [pc, #148]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 800273c:	4313      	orrs	r3, r2
 800273e:	600b      	str	r3, [r1, #0]
 8002740:	e015      	b.n	800276e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002742:	4b24      	ldr	r3, [pc, #144]	; (80027d4 <HAL_RCC_OscConfig+0x244>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002748:	f7ff fc66 	bl	8002018 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002750:	f7ff fc62 	bl	8002018 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e187      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002762:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1f0      	bne.n	8002750 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b00      	cmp	r3, #0
 8002778:	d036      	beq.n	80027e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d016      	beq.n	80027b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002782:	4b15      	ldr	r3, [pc, #84]	; (80027d8 <HAL_RCC_OscConfig+0x248>)
 8002784:	2201      	movs	r2, #1
 8002786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002788:	f7ff fc46 	bl	8002018 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002790:	f7ff fc42 	bl	8002018 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e167      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <HAL_RCC_OscConfig+0x240>)
 80027a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f0      	beq.n	8002790 <HAL_RCC_OscConfig+0x200>
 80027ae:	e01b      	b.n	80027e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b0:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <HAL_RCC_OscConfig+0x248>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b6:	f7ff fc2f 	bl	8002018 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027bc:	e00e      	b.n	80027dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027be:	f7ff fc2b 	bl	8002018 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d907      	bls.n	80027dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e150      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
 80027d0:	40023800 	.word	0x40023800
 80027d4:	42470000 	.word	0x42470000
 80027d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027dc:	4b88      	ldr	r3, [pc, #544]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80027de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1ea      	bne.n	80027be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 8097 	beq.w	8002924 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f6:	2300      	movs	r3, #0
 80027f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027fa:	4b81      	ldr	r3, [pc, #516]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10f      	bne.n	8002826 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	4b7d      	ldr	r3, [pc, #500]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	4a7c      	ldr	r2, [pc, #496]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002814:	6413      	str	r3, [r2, #64]	; 0x40
 8002816:	4b7a      	ldr	r3, [pc, #488]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281e:	60bb      	str	r3, [r7, #8]
 8002820:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002822:	2301      	movs	r3, #1
 8002824:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002826:	4b77      	ldr	r3, [pc, #476]	; (8002a04 <HAL_RCC_OscConfig+0x474>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800282e:	2b00      	cmp	r3, #0
 8002830:	d118      	bne.n	8002864 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002832:	4b74      	ldr	r3, [pc, #464]	; (8002a04 <HAL_RCC_OscConfig+0x474>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a73      	ldr	r2, [pc, #460]	; (8002a04 <HAL_RCC_OscConfig+0x474>)
 8002838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800283e:	f7ff fbeb 	bl	8002018 <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002846:	f7ff fbe7 	bl	8002018 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e10c      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002858:	4b6a      	ldr	r3, [pc, #424]	; (8002a04 <HAL_RCC_OscConfig+0x474>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d106      	bne.n	800287a <HAL_RCC_OscConfig+0x2ea>
 800286c:	4b64      	ldr	r3, [pc, #400]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 800286e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002870:	4a63      	ldr	r2, [pc, #396]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6713      	str	r3, [r2, #112]	; 0x70
 8002878:	e01c      	b.n	80028b4 <HAL_RCC_OscConfig+0x324>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	2b05      	cmp	r3, #5
 8002880:	d10c      	bne.n	800289c <HAL_RCC_OscConfig+0x30c>
 8002882:	4b5f      	ldr	r3, [pc, #380]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002886:	4a5e      	ldr	r2, [pc, #376]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	6713      	str	r3, [r2, #112]	; 0x70
 800288e:	4b5c      	ldr	r3, [pc, #368]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002892:	4a5b      	ldr	r2, [pc, #364]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6713      	str	r3, [r2, #112]	; 0x70
 800289a:	e00b      	b.n	80028b4 <HAL_RCC_OscConfig+0x324>
 800289c:	4b58      	ldr	r3, [pc, #352]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 800289e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a0:	4a57      	ldr	r2, [pc, #348]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80028a2:	f023 0301 	bic.w	r3, r3, #1
 80028a6:	6713      	str	r3, [r2, #112]	; 0x70
 80028a8:	4b55      	ldr	r3, [pc, #340]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80028aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ac:	4a54      	ldr	r2, [pc, #336]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80028ae:	f023 0304 	bic.w	r3, r3, #4
 80028b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d015      	beq.n	80028e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028bc:	f7ff fbac 	bl	8002018 <HAL_GetTick>
 80028c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c2:	e00a      	b.n	80028da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c4:	f7ff fba8 	bl	8002018 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e0cb      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028da:	4b49      	ldr	r3, [pc, #292]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80028dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0ee      	beq.n	80028c4 <HAL_RCC_OscConfig+0x334>
 80028e6:	e014      	b.n	8002912 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e8:	f7ff fb96 	bl	8002018 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ee:	e00a      	b.n	8002906 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f0:	f7ff fb92 	bl	8002018 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80028fe:	4293      	cmp	r3, r2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e0b5      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002906:	4b3e      	ldr	r3, [pc, #248]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1ee      	bne.n	80028f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002912:	7dfb      	ldrb	r3, [r7, #23]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d105      	bne.n	8002924 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002918:	4b39      	ldr	r3, [pc, #228]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 800291a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291c:	4a38      	ldr	r2, [pc, #224]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 800291e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002922:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 80a1 	beq.w	8002a70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800292e:	4b34      	ldr	r3, [pc, #208]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b08      	cmp	r3, #8
 8002938:	d05c      	beq.n	80029f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d141      	bne.n	80029c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002942:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_RCC_OscConfig+0x478>)
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7ff fb66 	bl	8002018 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002950:	f7ff fb62 	bl	8002018 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e087      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002962:	4b27      	ldr	r3, [pc, #156]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	69da      	ldr	r2, [r3, #28]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297c:	019b      	lsls	r3, r3, #6
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002984:	085b      	lsrs	r3, r3, #1
 8002986:	3b01      	subs	r3, #1
 8002988:	041b      	lsls	r3, r3, #16
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002990:	061b      	lsls	r3, r3, #24
 8002992:	491b      	ldr	r1, [pc, #108]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 8002994:	4313      	orrs	r3, r2
 8002996:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002998:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <HAL_RCC_OscConfig+0x478>)
 800299a:	2201      	movs	r2, #1
 800299c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299e:	f7ff fb3b 	bl	8002018 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a6:	f7ff fb37 	bl	8002018 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e05c      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b8:	4b11      	ldr	r3, [pc, #68]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x416>
 80029c4:	e054      	b.n	8002a70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_RCC_OscConfig+0x478>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7ff fb24 	bl	8002018 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d4:	f7ff fb20 	bl	8002018 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e045      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e6:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <HAL_RCC_OscConfig+0x470>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x444>
 80029f2:	e03d      	b.n	8002a70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d107      	bne.n	8002a0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e038      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
 8002a00:	40023800 	.word	0x40023800
 8002a04:	40007000 	.word	0x40007000
 8002a08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <HAL_RCC_OscConfig+0x4ec>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d028      	beq.n	8002a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d121      	bne.n	8002a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d11a      	bne.n	8002a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d111      	bne.n	8002a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a52:	085b      	lsrs	r3, r3, #1
 8002a54:	3b01      	subs	r3, #1
 8002a56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d107      	bne.n	8002a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e000      	b.n	8002a72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800

08002a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e0cc      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a94:	4b68      	ldr	r3, [pc, #416]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d90c      	bls.n	8002abc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b65      	ldr	r3, [pc, #404]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aaa:	4b63      	ldr	r3, [pc, #396]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d001      	beq.n	8002abc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0b8      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d020      	beq.n	8002b0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ad4:	4b59      	ldr	r3, [pc, #356]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	4a58      	ldr	r2, [pc, #352]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002ada:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ade:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002aec:	4b53      	ldr	r3, [pc, #332]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	4a52      	ldr	r2, [pc, #328]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002af2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002af6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002af8:	4b50      	ldr	r3, [pc, #320]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	494d      	ldr	r1, [pc, #308]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d044      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d107      	bne.n	8002b2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1e:	4b47      	ldr	r3, [pc, #284]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d119      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e07f      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d003      	beq.n	8002b3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b3e:	4b3f      	ldr	r3, [pc, #252]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d109      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e06f      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b4e:	4b3b      	ldr	r3, [pc, #236]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e067      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b5e:	4b37      	ldr	r3, [pc, #220]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f023 0203 	bic.w	r2, r3, #3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	4934      	ldr	r1, [pc, #208]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b70:	f7ff fa52 	bl	8002018 <HAL_GetTick>
 8002b74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b78:	f7ff fa4e 	bl	8002018 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e04f      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	4b2b      	ldr	r3, [pc, #172]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 020c 	and.w	r2, r3, #12
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d1eb      	bne.n	8002b78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b25      	ldr	r3, [pc, #148]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d20c      	bcs.n	8002bc8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	4b22      	ldr	r3, [pc, #136]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb6:	4b20      	ldr	r3, [pc, #128]	; (8002c38 <HAL_RCC_ClockConfig+0x1b8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d001      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e032      	b.n	8002c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bd4:	4b19      	ldr	r3, [pc, #100]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	4916      	ldr	r1, [pc, #88]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d009      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bf2:	4b12      	ldr	r3, [pc, #72]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	490e      	ldr	r1, [pc, #56]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c06:	f000 f821 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	091b      	lsrs	r3, r3, #4
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	490a      	ldr	r1, [pc, #40]	; (8002c40 <HAL_RCC_ClockConfig+0x1c0>)
 8002c18:	5ccb      	ldrb	r3, [r1, r3]
 8002c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1e:	4a09      	ldr	r2, [pc, #36]	; (8002c44 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c22:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <HAL_RCC_ClockConfig+0x1c8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff f820 	bl	8001c6c <HAL_InitTick>

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40023c00 	.word	0x40023c00
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	0800bc80 	.word	0x0800bc80
 8002c44:	20000004 	.word	0x20000004
 8002c48:	20000008 	.word	0x20000008

08002c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c50:	b094      	sub	sp, #80	; 0x50
 8002c52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c64:	4b79      	ldr	r3, [pc, #484]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 030c 	and.w	r3, r3, #12
 8002c6c:	2b08      	cmp	r3, #8
 8002c6e:	d00d      	beq.n	8002c8c <HAL_RCC_GetSysClockFreq+0x40>
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	f200 80e1 	bhi.w	8002e38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d002      	beq.n	8002c80 <HAL_RCC_GetSysClockFreq+0x34>
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d003      	beq.n	8002c86 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c7e:	e0db      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c80:	4b73      	ldr	r3, [pc, #460]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c82:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c84:	e0db      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c86:	4b73      	ldr	r3, [pc, #460]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c8a:	e0d8      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c8c:	4b6f      	ldr	r3, [pc, #444]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c94:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c96:	4b6d      	ldr	r3, [pc, #436]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d063      	beq.n	8002d6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca2:	4b6a      	ldr	r3, [pc, #424]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	099b      	lsrs	r3, r3, #6
 8002ca8:	2200      	movs	r2, #0
 8002caa:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cac:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb4:	633b      	str	r3, [r7, #48]	; 0x30
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	637b      	str	r3, [r7, #52]	; 0x34
 8002cba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002cbe:	4622      	mov	r2, r4
 8002cc0:	462b      	mov	r3, r5
 8002cc2:	f04f 0000 	mov.w	r0, #0
 8002cc6:	f04f 0100 	mov.w	r1, #0
 8002cca:	0159      	lsls	r1, r3, #5
 8002ccc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cd0:	0150      	lsls	r0, r2, #5
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4621      	mov	r1, r4
 8002cd8:	1a51      	subs	r1, r2, r1
 8002cda:	6139      	str	r1, [r7, #16]
 8002cdc:	4629      	mov	r1, r5
 8002cde:	eb63 0301 	sbc.w	r3, r3, r1
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cf0:	4659      	mov	r1, fp
 8002cf2:	018b      	lsls	r3, r1, #6
 8002cf4:	4651      	mov	r1, sl
 8002cf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cfa:	4651      	mov	r1, sl
 8002cfc:	018a      	lsls	r2, r1, #6
 8002cfe:	4651      	mov	r1, sl
 8002d00:	ebb2 0801 	subs.w	r8, r2, r1
 8002d04:	4659      	mov	r1, fp
 8002d06:	eb63 0901 	sbc.w	r9, r3, r1
 8002d0a:	f04f 0200 	mov.w	r2, #0
 8002d0e:	f04f 0300 	mov.w	r3, #0
 8002d12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d1e:	4690      	mov	r8, r2
 8002d20:	4699      	mov	r9, r3
 8002d22:	4623      	mov	r3, r4
 8002d24:	eb18 0303 	adds.w	r3, r8, r3
 8002d28:	60bb      	str	r3, [r7, #8]
 8002d2a:	462b      	mov	r3, r5
 8002d2c:	eb49 0303 	adc.w	r3, r9, r3
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d3e:	4629      	mov	r1, r5
 8002d40:	024b      	lsls	r3, r1, #9
 8002d42:	4621      	mov	r1, r4
 8002d44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d48:	4621      	mov	r1, r4
 8002d4a:	024a      	lsls	r2, r1, #9
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d52:	2200      	movs	r2, #0
 8002d54:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d5c:	f7fd ff9c 	bl	8000c98 <__aeabi_uldivmod>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	4613      	mov	r3, r2
 8002d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d68:	e058      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d6a:	4b38      	ldr	r3, [pc, #224]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	099b      	lsrs	r3, r3, #6
 8002d70:	2200      	movs	r2, #0
 8002d72:	4618      	mov	r0, r3
 8002d74:	4611      	mov	r1, r2
 8002d76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d7a:	623b      	str	r3, [r7, #32]
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d84:	4642      	mov	r2, r8
 8002d86:	464b      	mov	r3, r9
 8002d88:	f04f 0000 	mov.w	r0, #0
 8002d8c:	f04f 0100 	mov.w	r1, #0
 8002d90:	0159      	lsls	r1, r3, #5
 8002d92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d96:	0150      	lsls	r0, r2, #5
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	4641      	mov	r1, r8
 8002d9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002da2:	4649      	mov	r1, r9
 8002da4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002db4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002db8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002dbc:	ebb2 040a 	subs.w	r4, r2, sl
 8002dc0:	eb63 050b 	sbc.w	r5, r3, fp
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	00eb      	lsls	r3, r5, #3
 8002dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dd2:	00e2      	lsls	r2, r4, #3
 8002dd4:	4614      	mov	r4, r2
 8002dd6:	461d      	mov	r5, r3
 8002dd8:	4643      	mov	r3, r8
 8002dda:	18e3      	adds	r3, r4, r3
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	464b      	mov	r3, r9
 8002de0:	eb45 0303 	adc.w	r3, r5, r3
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002df2:	4629      	mov	r1, r5
 8002df4:	028b      	lsls	r3, r1, #10
 8002df6:	4621      	mov	r1, r4
 8002df8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	028a      	lsls	r2, r1, #10
 8002e00:	4610      	mov	r0, r2
 8002e02:	4619      	mov	r1, r3
 8002e04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e06:	2200      	movs	r2, #0
 8002e08:	61bb      	str	r3, [r7, #24]
 8002e0a:	61fa      	str	r2, [r7, #28]
 8002e0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e10:	f7fd ff42 	bl	8000c98 <__aeabi_uldivmod>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4613      	mov	r3, r2
 8002e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	0c1b      	lsrs	r3, r3, #16
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	3301      	adds	r3, #1
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002e2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e36:	e002      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e38:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3750      	adds	r7, #80	; 0x50
 8002e44:	46bd      	mov	sp, r7
 8002e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	00f42400 	.word	0x00f42400
 8002e54:	007a1200 	.word	0x007a1200

08002e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e5c:	4b03      	ldr	r3, [pc, #12]	; (8002e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000004 	.word	0x20000004

08002e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e74:	f7ff fff0 	bl	8002e58 <HAL_RCC_GetHCLKFreq>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	0a9b      	lsrs	r3, r3, #10
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	4903      	ldr	r1, [pc, #12]	; (8002e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e86:	5ccb      	ldrb	r3, [r1, r3]
 8002e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40023800 	.word	0x40023800
 8002e94:	0800bc90 	.word	0x0800bc90

08002e98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e9c:	f7ff ffdc 	bl	8002e58 <HAL_RCC_GetHCLKFreq>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	0b5b      	lsrs	r3, r3, #13
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	4903      	ldr	r1, [pc, #12]	; (8002ebc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eae:	5ccb      	ldrb	r3, [r1, r3]
 8002eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	0800bc90 	.word	0x0800bc90

08002ec0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	220f      	movs	r2, #15
 8002ece:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ed0:	4b12      	ldr	r3, [pc, #72]	; (8002f1c <HAL_RCC_GetClockConfig+0x5c>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0203 	and.w	r2, r3, #3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002edc:	4b0f      	ldr	r3, [pc, #60]	; (8002f1c <HAL_RCC_GetClockConfig+0x5c>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	; (8002f1c <HAL_RCC_GetClockConfig+0x5c>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <HAL_RCC_GetClockConfig+0x5c>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	08db      	lsrs	r3, r3, #3
 8002efa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f02:	4b07      	ldr	r3, [pc, #28]	; (8002f20 <HAL_RCC_GetClockConfig+0x60>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0207 	and.w	r2, r3, #7
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	601a      	str	r2, [r3, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40023c00 	.word	0x40023c00

08002f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e041      	b.n	8002fba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d106      	bne.n	8002f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7fe fd92 	bl	8001a74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	4619      	mov	r1, r3
 8002f62:	4610      	mov	r0, r2
 8002f64:	f000 fc96 	bl	8003894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d001      	beq.n	8002fdc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e03c      	b.n	8003056 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1e      	ldr	r2, [pc, #120]	; (8003064 <HAL_TIM_Base_Start+0xa0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d018      	beq.n	8003020 <HAL_TIM_Base_Start+0x5c>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ff6:	d013      	beq.n	8003020 <HAL_TIM_Base_Start+0x5c>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1a      	ldr	r2, [pc, #104]	; (8003068 <HAL_TIM_Base_Start+0xa4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d00e      	beq.n	8003020 <HAL_TIM_Base_Start+0x5c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a19      	ldr	r2, [pc, #100]	; (800306c <HAL_TIM_Base_Start+0xa8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d009      	beq.n	8003020 <HAL_TIM_Base_Start+0x5c>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a17      	ldr	r2, [pc, #92]	; (8003070 <HAL_TIM_Base_Start+0xac>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d004      	beq.n	8003020 <HAL_TIM_Base_Start+0x5c>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a16      	ldr	r2, [pc, #88]	; (8003074 <HAL_TIM_Base_Start+0xb0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d111      	bne.n	8003044 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b06      	cmp	r3, #6
 8003030:	d010      	beq.n	8003054 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0201 	orr.w	r2, r2, #1
 8003040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003042:	e007      	b.n	8003054 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40010000 	.word	0x40010000
 8003068:	40000400 	.word	0x40000400
 800306c:	40000800 	.word	0x40000800
 8003070:	40000c00 	.word	0x40000c00
 8003074:	40014000 	.word	0x40014000

08003078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b01      	cmp	r3, #1
 800308a:	d001      	beq.n	8003090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e044      	b.n	800311a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2202      	movs	r2, #2
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 0201 	orr.w	r2, r2, #1
 80030a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a1e      	ldr	r2, [pc, #120]	; (8003128 <HAL_TIM_Base_Start_IT+0xb0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d018      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x6c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ba:	d013      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x6c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a1a      	ldr	r2, [pc, #104]	; (800312c <HAL_TIM_Base_Start_IT+0xb4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00e      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x6c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a19      	ldr	r2, [pc, #100]	; (8003130 <HAL_TIM_Base_Start_IT+0xb8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d009      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x6c>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a17      	ldr	r2, [pc, #92]	; (8003134 <HAL_TIM_Base_Start_IT+0xbc>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d004      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x6c>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a16      	ldr	r2, [pc, #88]	; (8003138 <HAL_TIM_Base_Start_IT+0xc0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d111      	bne.n	8003108 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d010      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003106:	e007      	b.n	8003118 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40010000 	.word	0x40010000
 800312c:	40000400 	.word	0x40000400
 8003130:	40000800 	.word	0x40000800
 8003134:	40000c00 	.word	0x40000c00
 8003138:	40014000 	.word	0x40014000

0800313c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e041      	b.n	80031d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f839 	bl	80031da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3304      	adds	r3, #4
 8003178:	4619      	mov	r1, r3
 800317a:	4610      	mov	r0, r2
 800317c:	f000 fb8a 	bl	8003894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d109      	bne.n	8003214 <HAL_TIM_PWM_Start+0x24>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b01      	cmp	r3, #1
 800320a:	bf14      	ite	ne
 800320c:	2301      	movne	r3, #1
 800320e:	2300      	moveq	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e022      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2b04      	cmp	r3, #4
 8003218:	d109      	bne.n	800322e <HAL_TIM_PWM_Start+0x3e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b01      	cmp	r3, #1
 8003224:	bf14      	ite	ne
 8003226:	2301      	movne	r3, #1
 8003228:	2300      	moveq	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	e015      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b08      	cmp	r3, #8
 8003232:	d109      	bne.n	8003248 <HAL_TIM_PWM_Start+0x58>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b01      	cmp	r3, #1
 800323e:	bf14      	ite	ne
 8003240:	2301      	movne	r3, #1
 8003242:	2300      	moveq	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	e008      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b01      	cmp	r3, #1
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e068      	b.n	8003334 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d104      	bne.n	8003272 <HAL_TIM_PWM_Start+0x82>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003270:	e013      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b04      	cmp	r3, #4
 8003276:	d104      	bne.n	8003282 <HAL_TIM_PWM_Start+0x92>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003280:	e00b      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b08      	cmp	r3, #8
 8003286:	d104      	bne.n	8003292 <HAL_TIM_PWM_Start+0xa2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2202      	movs	r2, #2
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003290:	e003      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2202      	movs	r2, #2
 8003296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2201      	movs	r2, #1
 80032a0:	6839      	ldr	r1, [r7, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fda8 	bl	8003df8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a23      	ldr	r2, [pc, #140]	; (800333c <HAL_TIM_PWM_Start+0x14c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d107      	bne.n	80032c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1d      	ldr	r2, [pc, #116]	; (800333c <HAL_TIM_PWM_Start+0x14c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d018      	beq.n	80032fe <HAL_TIM_PWM_Start+0x10e>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d4:	d013      	beq.n	80032fe <HAL_TIM_PWM_Start+0x10e>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a19      	ldr	r2, [pc, #100]	; (8003340 <HAL_TIM_PWM_Start+0x150>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d00e      	beq.n	80032fe <HAL_TIM_PWM_Start+0x10e>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a17      	ldr	r2, [pc, #92]	; (8003344 <HAL_TIM_PWM_Start+0x154>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d009      	beq.n	80032fe <HAL_TIM_PWM_Start+0x10e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a16      	ldr	r2, [pc, #88]	; (8003348 <HAL_TIM_PWM_Start+0x158>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d004      	beq.n	80032fe <HAL_TIM_PWM_Start+0x10e>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a14      	ldr	r2, [pc, #80]	; (800334c <HAL_TIM_PWM_Start+0x15c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d111      	bne.n	8003322 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b06      	cmp	r3, #6
 800330e:	d010      	beq.n	8003332 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0201 	orr.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003320:	e007      	b.n	8003332 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40010000 	.word	0x40010000
 8003340:	40000400 	.word	0x40000400
 8003344:	40000800 	.word	0x40000800
 8003348:	40000c00 	.word	0x40000c00
 800334c:	40014000 	.word	0x40014000

08003350 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d020      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d01b      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f06f 0202 	mvn.w	r2, #2
 8003384:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa5b 	bl	8003856 <HAL_TIM_IC_CaptureCallback>
 80033a0:	e005      	b.n	80033ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fa4d 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fa5e 	bl	800386a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d020      	beq.n	8003400 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d01b      	beq.n	8003400 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0204 	mvn.w	r2, #4
 80033d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2202      	movs	r2, #2
 80033d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa35 	bl	8003856 <HAL_TIM_IC_CaptureCallback>
 80033ec:	e005      	b.n	80033fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fa27 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fa38 	bl	800386a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d020      	beq.n	800344c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01b      	beq.n	800344c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0208 	mvn.w	r2, #8
 800341c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2204      	movs	r2, #4
 8003422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa0f 	bl	8003856 <HAL_TIM_IC_CaptureCallback>
 8003438:	e005      	b.n	8003446 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fa01 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 fa12 	bl	800386a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01b      	beq.n	8003498 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0210 	mvn.w	r2, #16
 8003468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2208      	movs	r2, #8
 800346e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f9e9 	bl	8003856 <HAL_TIM_IC_CaptureCallback>
 8003484:	e005      	b.n	8003492 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f9db 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f9ec 	bl	800386a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00c      	beq.n	80034bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d007      	beq.n	80034bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0201 	mvn.w	r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fe fa08 	bl	80018cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00c      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fd7c 	bl	8003fd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00c      	beq.n	8003504 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f9bd 	bl	800387e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 0320 	and.w	r3, r3, #32
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00c      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b00      	cmp	r3, #0
 8003516:	d007      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0220 	mvn.w	r2, #32
 8003520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 fd4e 	bl	8003fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800354a:	2302      	movs	r3, #2
 800354c:	e0ae      	b.n	80036ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b0c      	cmp	r3, #12
 800355a:	f200 809f 	bhi.w	800369c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800355e:	a201      	add	r2, pc, #4	; (adr r2, 8003564 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003564:	08003599 	.word	0x08003599
 8003568:	0800369d 	.word	0x0800369d
 800356c:	0800369d 	.word	0x0800369d
 8003570:	0800369d 	.word	0x0800369d
 8003574:	080035d9 	.word	0x080035d9
 8003578:	0800369d 	.word	0x0800369d
 800357c:	0800369d 	.word	0x0800369d
 8003580:	0800369d 	.word	0x0800369d
 8003584:	0800361b 	.word	0x0800361b
 8003588:	0800369d 	.word	0x0800369d
 800358c:	0800369d 	.word	0x0800369d
 8003590:	0800369d 	.word	0x0800369d
 8003594:	0800365b 	.word	0x0800365b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fa04 	bl	80039ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699a      	ldr	r2, [r3, #24]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0208 	orr.w	r2, r2, #8
 80035b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699a      	ldr	r2, [r3, #24]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0204 	bic.w	r2, r2, #4
 80035c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6999      	ldr	r1, [r3, #24]
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	691a      	ldr	r2, [r3, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	619a      	str	r2, [r3, #24]
      break;
 80035d6:	e064      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 fa4a 	bl	8003a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699a      	ldr	r2, [r3, #24]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	699a      	ldr	r2, [r3, #24]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6999      	ldr	r1, [r3, #24]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	021a      	lsls	r2, r3, #8
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	619a      	str	r2, [r3, #24]
      break;
 8003618:	e043      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fa95 	bl	8003b50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	69da      	ldr	r2, [r3, #28]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0208 	orr.w	r2, r2, #8
 8003634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0204 	bic.w	r2, r2, #4
 8003644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	69d9      	ldr	r1, [r3, #28]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	691a      	ldr	r2, [r3, #16]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	61da      	str	r2, [r3, #28]
      break;
 8003658:	e023      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68b9      	ldr	r1, [r7, #8]
 8003660:	4618      	mov	r0, r3
 8003662:	f000 fadf 	bl	8003c24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69da      	ldr	r2, [r3, #28]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	69da      	ldr	r2, [r3, #28]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69d9      	ldr	r1, [r3, #28]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	021a      	lsls	r2, r3, #8
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	61da      	str	r2, [r3, #28]
      break;
 800369a:	e002      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	75fb      	strb	r3, [r7, #23]
      break;
 80036a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_TIM_ConfigClockSource+0x1c>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e0b4      	b.n	800383a <HAL_TIM_ConfigClockSource+0x186>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2202      	movs	r2, #2
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003708:	d03e      	beq.n	8003788 <HAL_TIM_ConfigClockSource+0xd4>
 800370a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800370e:	f200 8087 	bhi.w	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003716:	f000 8086 	beq.w	8003826 <HAL_TIM_ConfigClockSource+0x172>
 800371a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800371e:	d87f      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003720:	2b70      	cmp	r3, #112	; 0x70
 8003722:	d01a      	beq.n	800375a <HAL_TIM_ConfigClockSource+0xa6>
 8003724:	2b70      	cmp	r3, #112	; 0x70
 8003726:	d87b      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003728:	2b60      	cmp	r3, #96	; 0x60
 800372a:	d050      	beq.n	80037ce <HAL_TIM_ConfigClockSource+0x11a>
 800372c:	2b60      	cmp	r3, #96	; 0x60
 800372e:	d877      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003730:	2b50      	cmp	r3, #80	; 0x50
 8003732:	d03c      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0xfa>
 8003734:	2b50      	cmp	r3, #80	; 0x50
 8003736:	d873      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003738:	2b40      	cmp	r3, #64	; 0x40
 800373a:	d058      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x13a>
 800373c:	2b40      	cmp	r3, #64	; 0x40
 800373e:	d86f      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003740:	2b30      	cmp	r3, #48	; 0x30
 8003742:	d064      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003744:	2b30      	cmp	r3, #48	; 0x30
 8003746:	d86b      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003748:	2b20      	cmp	r3, #32
 800374a:	d060      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 800374c:	2b20      	cmp	r3, #32
 800374e:	d867      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003750:	2b00      	cmp	r3, #0
 8003752:	d05c      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003754:	2b10      	cmp	r3, #16
 8003756:	d05a      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003758:	e062      	b.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800376a:	f000 fb25 	bl	8003db8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800377c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	609a      	str	r2, [r3, #8]
      break;
 8003786:	e04f      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003798:	f000 fb0e 	bl	8003db8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037aa:	609a      	str	r2, [r3, #8]
      break;
 80037ac:	e03c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ba:	461a      	mov	r2, r3
 80037bc:	f000 fa82 	bl	8003cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2150      	movs	r1, #80	; 0x50
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 fadb 	bl	8003d82 <TIM_ITRx_SetConfig>
      break;
 80037cc:	e02c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037da:	461a      	mov	r2, r3
 80037dc:	f000 faa1 	bl	8003d22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2160      	movs	r1, #96	; 0x60
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 facb 	bl	8003d82 <TIM_ITRx_SetConfig>
      break;
 80037ec:	e01c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037fa:	461a      	mov	r2, r3
 80037fc:	f000 fa62 	bl	8003cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2140      	movs	r1, #64	; 0x40
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fabb 	bl	8003d82 <TIM_ITRx_SetConfig>
      break;
 800380c:	e00c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4619      	mov	r1, r3
 8003818:	4610      	mov	r0, r2
 800381a:	f000 fab2 	bl	8003d82 <TIM_ITRx_SetConfig>
      break;
 800381e:	e003      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      break;
 8003824:	e000      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003838:	7bfb      	ldrb	r3, [r7, #15]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003842:	b480      	push	{r7}
 8003844:	b083      	sub	sp, #12
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800386a:	b480      	push	{r7}
 800386c:	b083      	sub	sp, #12
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
	...

08003894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a3a      	ldr	r2, [pc, #232]	; (8003990 <TIM_Base_SetConfig+0xfc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00f      	beq.n	80038cc <TIM_Base_SetConfig+0x38>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038b2:	d00b      	beq.n	80038cc <TIM_Base_SetConfig+0x38>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a37      	ldr	r2, [pc, #220]	; (8003994 <TIM_Base_SetConfig+0x100>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d007      	beq.n	80038cc <TIM_Base_SetConfig+0x38>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a36      	ldr	r2, [pc, #216]	; (8003998 <TIM_Base_SetConfig+0x104>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d003      	beq.n	80038cc <TIM_Base_SetConfig+0x38>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a35      	ldr	r2, [pc, #212]	; (800399c <TIM_Base_SetConfig+0x108>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d108      	bne.n	80038de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a2b      	ldr	r2, [pc, #172]	; (8003990 <TIM_Base_SetConfig+0xfc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d01b      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ec:	d017      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a28      	ldr	r2, [pc, #160]	; (8003994 <TIM_Base_SetConfig+0x100>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d013      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a27      	ldr	r2, [pc, #156]	; (8003998 <TIM_Base_SetConfig+0x104>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d00f      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a26      	ldr	r2, [pc, #152]	; (800399c <TIM_Base_SetConfig+0x108>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d00b      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a25      	ldr	r2, [pc, #148]	; (80039a0 <TIM_Base_SetConfig+0x10c>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d007      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a24      	ldr	r2, [pc, #144]	; (80039a4 <TIM_Base_SetConfig+0x110>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d003      	beq.n	800391e <TIM_Base_SetConfig+0x8a>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a23      	ldr	r2, [pc, #140]	; (80039a8 <TIM_Base_SetConfig+0x114>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d108      	bne.n	8003930 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4313      	orrs	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a0e      	ldr	r2, [pc, #56]	; (8003990 <TIM_Base_SetConfig+0xfc>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d103      	bne.n	8003964 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d105      	bne.n	8003982 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	f023 0201 	bic.w	r2, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	611a      	str	r2, [r3, #16]
  }
}
 8003982:	bf00      	nop
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40010000 	.word	0x40010000
 8003994:	40000400 	.word	0x40000400
 8003998:	40000800 	.word	0x40000800
 800399c:	40000c00 	.word	0x40000c00
 80039a0:	40014000 	.word	0x40014000
 80039a4:	40014400 	.word	0x40014400
 80039a8:	40014800 	.word	0x40014800

080039ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b087      	sub	sp, #28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	f023 0201 	bic.w	r2, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f023 0303 	bic.w	r3, r3, #3
 80039e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f023 0302 	bic.w	r3, r3, #2
 80039f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a1c      	ldr	r2, [pc, #112]	; (8003a74 <TIM_OC1_SetConfig+0xc8>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d10c      	bne.n	8003a22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f023 0308 	bic.w	r3, r3, #8
 8003a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f023 0304 	bic.w	r3, r3, #4
 8003a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a13      	ldr	r2, [pc, #76]	; (8003a74 <TIM_OC1_SetConfig+0xc8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d111      	bne.n	8003a4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	bf00      	nop
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	40010000 	.word	0x40010000

08003a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	f023 0210 	bic.w	r2, r3, #16
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f023 0320 	bic.w	r3, r3, #32
 8003ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a1e      	ldr	r2, [pc, #120]	; (8003b4c <TIM_OC2_SetConfig+0xd4>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d10d      	bne.n	8003af4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	011b      	lsls	r3, r3, #4
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003af2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a15      	ldr	r2, [pc, #84]	; (8003b4c <TIM_OC2_SetConfig+0xd4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d113      	bne.n	8003b24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	621a      	str	r2, [r3, #32]
}
 8003b3e:	bf00      	nop
 8003b40:	371c      	adds	r7, #28
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40010000 	.word	0x40010000

08003b50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 0303 	bic.w	r3, r3, #3
 8003b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	021b      	lsls	r3, r3, #8
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a1d      	ldr	r2, [pc, #116]	; (8003c20 <TIM_OC3_SetConfig+0xd0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d10d      	bne.n	8003bca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	021b      	lsls	r3, r3, #8
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a14      	ldr	r2, [pc, #80]	; (8003c20 <TIM_OC3_SetConfig+0xd0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d113      	bne.n	8003bfa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	621a      	str	r2, [r3, #32]
}
 8003c14:	bf00      	nop
 8003c16:	371c      	adds	r7, #28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	40010000 	.word	0x40010000

08003c24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	021b      	lsls	r3, r3, #8
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	031b      	lsls	r3, r3, #12
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a10      	ldr	r2, [pc, #64]	; (8003cc0 <TIM_OC4_SetConfig+0x9c>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d109      	bne.n	8003c98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	019b      	lsls	r3, r3, #6
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	40010000 	.word	0x40010000

08003cc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	f023 0201 	bic.w	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f023 030a 	bic.w	r3, r3, #10
 8003d00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	621a      	str	r2, [r3, #32]
}
 8003d16:	bf00      	nop
 8003d18:	371c      	adds	r7, #28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr

08003d22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b087      	sub	sp, #28
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	f023 0210 	bic.w	r2, r3, #16
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	031b      	lsls	r3, r3, #12
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	621a      	str	r2, [r3, #32]
}
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b085      	sub	sp, #20
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	f043 0307 	orr.w	r3, r3, #7
 8003da4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	609a      	str	r2, [r3, #8]
}
 8003dac:	bf00      	nop
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b087      	sub	sp, #28
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
 8003dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	021a      	lsls	r2, r3, #8
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	609a      	str	r2, [r3, #8]
}
 8003dec:	bf00      	nop
 8003dee:	371c      	adds	r7, #28
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 031f 	and.w	r3, r3, #31
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a1a      	ldr	r2, [r3, #32]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	401a      	ands	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a1a      	ldr	r2, [r3, #32]
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f003 031f 	and.w	r3, r3, #31
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e30:	431a      	orrs	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	621a      	str	r2, [r3, #32]
}
 8003e36:	bf00      	nop
 8003e38:	371c      	adds	r7, #28
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
	...

08003e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e050      	b.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a1c      	ldr	r2, [pc, #112]	; (8003f0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d018      	beq.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea8:	d013      	beq.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a18      	ldr	r2, [pc, #96]	; (8003f10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00e      	beq.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a16      	ldr	r2, [pc, #88]	; (8003f14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d009      	beq.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a15      	ldr	r2, [pc, #84]	; (8003f18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d004      	beq.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a13      	ldr	r2, [pc, #76]	; (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d10c      	bne.n	8003eec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ed8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40010000 	.word	0x40010000
 8003f10:	40000400 	.word	0x40000400
 8003f14:	40000800 	.word	0x40000800
 8003f18:	40000c00 	.word	0x40000c00
 8003f1c:	40014000 	.word	0x40014000

08003f20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e03d      	b.n	8003fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e042      	b.n	8004084 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d106      	bne.n	8004018 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fd fde2 	bl	8001bdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2224      	movs	r2, #36	; 0x24
 800401c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800402e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 fa09 	bl	8004448 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004044:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695a      	ldr	r2, [r3, #20]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004054:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004064:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2220      	movs	r2, #32
 8004078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	; 0x28
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	4613      	mov	r3, r2
 800409a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b20      	cmp	r3, #32
 80040aa:	d175      	bne.n	8004198 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_UART_Transmit+0x2c>
 80040b2:	88fb      	ldrh	r3, [r7, #6]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e06e      	b.n	800419a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2221      	movs	r2, #33	; 0x21
 80040c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040ca:	f7fd ffa5 	bl	8002018 <HAL_GetTick>
 80040ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	88fa      	ldrh	r2, [r7, #6]
 80040d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e4:	d108      	bne.n	80040f8 <HAL_UART_Transmit+0x6c>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d104      	bne.n	80040f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	61bb      	str	r3, [r7, #24]
 80040f6:	e003      	b.n	8004100 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004100:	e02e      	b.n	8004160 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	2200      	movs	r2, #0
 800410a:	2180      	movs	r1, #128	; 0x80
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 f8df 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2220      	movs	r2, #32
 800411c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e03a      	b.n	800419a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10b      	bne.n	8004142 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004138:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	3302      	adds	r3, #2
 800413e:	61bb      	str	r3, [r7, #24]
 8004140:	e007      	b.n	8004152 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	781a      	ldrb	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	3301      	adds	r3, #1
 8004150:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004164:	b29b      	uxth	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1cb      	bne.n	8004102 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2200      	movs	r2, #0
 8004172:	2140      	movs	r1, #64	; 0x40
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f8ab 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d005      	beq.n	800418c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e006      	b.n	800419a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	e000      	b.n	800419a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004198:	2302      	movs	r3, #2
  }
}
 800419a:	4618      	mov	r0, r3
 800419c:	3720      	adds	r7, #32
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b08a      	sub	sp, #40	; 0x28
 80041a6:	af02      	add	r7, sp, #8
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	603b      	str	r3, [r7, #0]
 80041ae:	4613      	mov	r3, r2
 80041b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b20      	cmp	r3, #32
 80041c0:	f040 8081 	bne.w	80042c6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_UART_Receive+0x2e>
 80041ca:	88fb      	ldrh	r3, [r7, #6]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e079      	b.n	80042c8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2222      	movs	r2, #34	; 0x22
 80041de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041e8:	f7fd ff16 	bl	8002018 <HAL_GetTick>
 80041ec:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	88fa      	ldrh	r2, [r7, #6]
 80041f2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	88fa      	ldrh	r2, [r7, #6]
 80041f8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004202:	d108      	bne.n	8004216 <HAL_UART_Receive+0x74>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d104      	bne.n	8004216 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800420c:	2300      	movs	r3, #0
 800420e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	61bb      	str	r3, [r7, #24]
 8004214:	e003      	b.n	800421e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800421e:	e047      	b.n	80042b0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	9300      	str	r3, [sp, #0]
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	2200      	movs	r2, #0
 8004228:	2120      	movs	r1, #32
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 f850 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d005      	beq.n	8004242 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e042      	b.n	80042c8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10c      	bne.n	8004262 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	b29b      	uxth	r3, r3
 8004250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004254:	b29a      	uxth	r2, r3
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	3302      	adds	r3, #2
 800425e:	61bb      	str	r3, [r7, #24]
 8004260:	e01f      	b.n	80042a2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800426a:	d007      	beq.n	800427c <HAL_UART_Receive+0xda>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10a      	bne.n	800428a <HAL_UART_Receive+0xe8>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d106      	bne.n	800428a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	b2da      	uxtb	r2, r3
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	701a      	strb	r2, [r3, #0]
 8004288:	e008      	b.n	800429c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004296:	b2da      	uxtb	r2, r3
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	3301      	adds	r3, #1
 80042a0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1b2      	bne.n	8004220 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2220      	movs	r2, #32
 80042be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	e000      	b.n	80042c8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80042c6:	2302      	movs	r3, #2
  }
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3720      	adds	r7, #32
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	4613      	mov	r3, r2
 80042de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042e0:	e03b      	b.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e8:	d037      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ea:	f7fd fe95 	bl	8002018 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	6a3a      	ldr	r2, [r7, #32]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d302      	bcc.n	8004300 <UART_WaitOnFlagUntilTimeout+0x30>
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e03a      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d023      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2b80      	cmp	r3, #128	; 0x80
 8004316:	d020      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b40      	cmp	r3, #64	; 0x40
 800431c:	d01d      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b08      	cmp	r3, #8
 800432a:	d116      	bne.n	800435a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	617b      	str	r3, [r7, #20]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 f81d 	bl	8004382 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2208      	movs	r2, #8
 800434c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e00f      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4013      	ands	r3, r2
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	429a      	cmp	r2, r3
 8004368:	bf0c      	ite	eq
 800436a:	2301      	moveq	r3, #1
 800436c:	2300      	movne	r3, #0
 800436e:	b2db      	uxtb	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	429a      	cmp	r2, r3
 8004376:	d0b4      	beq.n	80042e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004382:	b480      	push	{r7}
 8004384:	b095      	sub	sp, #84	; 0x54
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	330c      	adds	r3, #12
 8004390:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004394:	e853 3f00 	ldrex	r3, [r3]
 8004398:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800439a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80043a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	330c      	adds	r3, #12
 80043a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80043aa:	643a      	str	r2, [r7, #64]	; 0x40
 80043ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80043b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043b2:	e841 2300 	strex	r3, r2, [r1]
 80043b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80043b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1e5      	bne.n	800438a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3314      	adds	r3, #20
 80043c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	e853 3f00 	ldrex	r3, [r3]
 80043cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f023 0301 	bic.w	r3, r3, #1
 80043d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	3314      	adds	r3, #20
 80043dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043e6:	e841 2300 	strex	r3, r2, [r1]
 80043ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e5      	bne.n	80043be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d119      	bne.n	800442e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	330c      	adds	r3, #12
 8004400:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	e853 3f00 	ldrex	r3, [r3]
 8004408:	60bb      	str	r3, [r7, #8]
   return(result);
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f023 0310 	bic.w	r3, r3, #16
 8004410:	647b      	str	r3, [r7, #68]	; 0x44
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	330c      	adds	r3, #12
 8004418:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800441a:	61ba      	str	r2, [r7, #24]
 800441c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441e:	6979      	ldr	r1, [r7, #20]
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	e841 2300 	strex	r3, r2, [r1]
 8004426:	613b      	str	r3, [r7, #16]
   return(result);
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e5      	bne.n	80043fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800443c:	bf00      	nop
 800443e:	3754      	adds	r7, #84	; 0x54
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800444c:	b0c0      	sub	sp, #256	; 0x100
 800444e:	af00      	add	r7, sp, #0
 8004450:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004464:	68d9      	ldr	r1, [r3, #12]
 8004466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	ea40 0301 	orr.w	r3, r0, r1
 8004470:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	431a      	orrs	r2, r3
 8004480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	431a      	orrs	r2, r3
 8004488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80044a0:	f021 010c 	bic.w	r1, r1, #12
 80044a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80044ae:	430b      	orrs	r3, r1
 80044b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80044be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044c2:	6999      	ldr	r1, [r3, #24]
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	ea40 0301 	orr.w	r3, r0, r1
 80044ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	4b8f      	ldr	r3, [pc, #572]	; (8004714 <UART_SetConfig+0x2cc>)
 80044d8:	429a      	cmp	r2, r3
 80044da:	d005      	beq.n	80044e8 <UART_SetConfig+0xa0>
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4b8d      	ldr	r3, [pc, #564]	; (8004718 <UART_SetConfig+0x2d0>)
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d104      	bne.n	80044f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044e8:	f7fe fcd6 	bl	8002e98 <HAL_RCC_GetPCLK2Freq>
 80044ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80044f0:	e003      	b.n	80044fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044f2:	f7fe fcbd 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 80044f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004504:	f040 810c 	bne.w	8004720 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004508:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800450c:	2200      	movs	r2, #0
 800450e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004512:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004516:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800451a:	4622      	mov	r2, r4
 800451c:	462b      	mov	r3, r5
 800451e:	1891      	adds	r1, r2, r2
 8004520:	65b9      	str	r1, [r7, #88]	; 0x58
 8004522:	415b      	adcs	r3, r3
 8004524:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004526:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800452a:	4621      	mov	r1, r4
 800452c:	eb12 0801 	adds.w	r8, r2, r1
 8004530:	4629      	mov	r1, r5
 8004532:	eb43 0901 	adc.w	r9, r3, r1
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004542:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004546:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800454a:	4690      	mov	r8, r2
 800454c:	4699      	mov	r9, r3
 800454e:	4623      	mov	r3, r4
 8004550:	eb18 0303 	adds.w	r3, r8, r3
 8004554:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004558:	462b      	mov	r3, r5
 800455a:	eb49 0303 	adc.w	r3, r9, r3
 800455e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800456e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004572:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004576:	460b      	mov	r3, r1
 8004578:	18db      	adds	r3, r3, r3
 800457a:	653b      	str	r3, [r7, #80]	; 0x50
 800457c:	4613      	mov	r3, r2
 800457e:	eb42 0303 	adc.w	r3, r2, r3
 8004582:	657b      	str	r3, [r7, #84]	; 0x54
 8004584:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004588:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800458c:	f7fc fb84 	bl	8000c98 <__aeabi_uldivmod>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	4b61      	ldr	r3, [pc, #388]	; (800471c <UART_SetConfig+0x2d4>)
 8004596:	fba3 2302 	umull	r2, r3, r3, r2
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	011c      	lsls	r4, r3, #4
 800459e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045a2:	2200      	movs	r2, #0
 80045a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80045a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80045ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80045b0:	4642      	mov	r2, r8
 80045b2:	464b      	mov	r3, r9
 80045b4:	1891      	adds	r1, r2, r2
 80045b6:	64b9      	str	r1, [r7, #72]	; 0x48
 80045b8:	415b      	adcs	r3, r3
 80045ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80045c0:	4641      	mov	r1, r8
 80045c2:	eb12 0a01 	adds.w	sl, r2, r1
 80045c6:	4649      	mov	r1, r9
 80045c8:	eb43 0b01 	adc.w	fp, r3, r1
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045e0:	4692      	mov	sl, r2
 80045e2:	469b      	mov	fp, r3
 80045e4:	4643      	mov	r3, r8
 80045e6:	eb1a 0303 	adds.w	r3, sl, r3
 80045ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045ee:	464b      	mov	r3, r9
 80045f0:	eb4b 0303 	adc.w	r3, fp, r3
 80045f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80045f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004604:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004608:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800460c:	460b      	mov	r3, r1
 800460e:	18db      	adds	r3, r3, r3
 8004610:	643b      	str	r3, [r7, #64]	; 0x40
 8004612:	4613      	mov	r3, r2
 8004614:	eb42 0303 	adc.w	r3, r2, r3
 8004618:	647b      	str	r3, [r7, #68]	; 0x44
 800461a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800461e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004622:	f7fc fb39 	bl	8000c98 <__aeabi_uldivmod>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4611      	mov	r1, r2
 800462c:	4b3b      	ldr	r3, [pc, #236]	; (800471c <UART_SetConfig+0x2d4>)
 800462e:	fba3 2301 	umull	r2, r3, r3, r1
 8004632:	095b      	lsrs	r3, r3, #5
 8004634:	2264      	movs	r2, #100	; 0x64
 8004636:	fb02 f303 	mul.w	r3, r2, r3
 800463a:	1acb      	subs	r3, r1, r3
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004642:	4b36      	ldr	r3, [pc, #216]	; (800471c <UART_SetConfig+0x2d4>)
 8004644:	fba3 2302 	umull	r2, r3, r3, r2
 8004648:	095b      	lsrs	r3, r3, #5
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004650:	441c      	add	r4, r3
 8004652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004656:	2200      	movs	r2, #0
 8004658:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800465c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004660:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004664:	4642      	mov	r2, r8
 8004666:	464b      	mov	r3, r9
 8004668:	1891      	adds	r1, r2, r2
 800466a:	63b9      	str	r1, [r7, #56]	; 0x38
 800466c:	415b      	adcs	r3, r3
 800466e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004670:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004674:	4641      	mov	r1, r8
 8004676:	1851      	adds	r1, r2, r1
 8004678:	6339      	str	r1, [r7, #48]	; 0x30
 800467a:	4649      	mov	r1, r9
 800467c:	414b      	adcs	r3, r1
 800467e:	637b      	str	r3, [r7, #52]	; 0x34
 8004680:	f04f 0200 	mov.w	r2, #0
 8004684:	f04f 0300 	mov.w	r3, #0
 8004688:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800468c:	4659      	mov	r1, fp
 800468e:	00cb      	lsls	r3, r1, #3
 8004690:	4651      	mov	r1, sl
 8004692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004696:	4651      	mov	r1, sl
 8004698:	00ca      	lsls	r2, r1, #3
 800469a:	4610      	mov	r0, r2
 800469c:	4619      	mov	r1, r3
 800469e:	4603      	mov	r3, r0
 80046a0:	4642      	mov	r2, r8
 80046a2:	189b      	adds	r3, r3, r2
 80046a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046a8:	464b      	mov	r3, r9
 80046aa:	460a      	mov	r2, r1
 80046ac:	eb42 0303 	adc.w	r3, r2, r3
 80046b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80046c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80046c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80046c8:	460b      	mov	r3, r1
 80046ca:	18db      	adds	r3, r3, r3
 80046cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80046ce:	4613      	mov	r3, r2
 80046d0:	eb42 0303 	adc.w	r3, r2, r3
 80046d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80046da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80046de:	f7fc fadb 	bl	8000c98 <__aeabi_uldivmod>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4b0d      	ldr	r3, [pc, #52]	; (800471c <UART_SetConfig+0x2d4>)
 80046e8:	fba3 1302 	umull	r1, r3, r3, r2
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	2164      	movs	r1, #100	; 0x64
 80046f0:	fb01 f303 	mul.w	r3, r1, r3
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	3332      	adds	r3, #50	; 0x32
 80046fa:	4a08      	ldr	r2, [pc, #32]	; (800471c <UART_SetConfig+0x2d4>)
 80046fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004700:	095b      	lsrs	r3, r3, #5
 8004702:	f003 0207 	and.w	r2, r3, #7
 8004706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4422      	add	r2, r4
 800470e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004710:	e106      	b.n	8004920 <UART_SetConfig+0x4d8>
 8004712:	bf00      	nop
 8004714:	40011000 	.word	0x40011000
 8004718:	40011400 	.word	0x40011400
 800471c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004720:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004724:	2200      	movs	r2, #0
 8004726:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800472a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800472e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004732:	4642      	mov	r2, r8
 8004734:	464b      	mov	r3, r9
 8004736:	1891      	adds	r1, r2, r2
 8004738:	6239      	str	r1, [r7, #32]
 800473a:	415b      	adcs	r3, r3
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
 800473e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004742:	4641      	mov	r1, r8
 8004744:	1854      	adds	r4, r2, r1
 8004746:	4649      	mov	r1, r9
 8004748:	eb43 0501 	adc.w	r5, r3, r1
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	f04f 0300 	mov.w	r3, #0
 8004754:	00eb      	lsls	r3, r5, #3
 8004756:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800475a:	00e2      	lsls	r2, r4, #3
 800475c:	4614      	mov	r4, r2
 800475e:	461d      	mov	r5, r3
 8004760:	4643      	mov	r3, r8
 8004762:	18e3      	adds	r3, r4, r3
 8004764:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004768:	464b      	mov	r3, r9
 800476a:	eb45 0303 	adc.w	r3, r5, r3
 800476e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800477e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004782:	f04f 0200 	mov.w	r2, #0
 8004786:	f04f 0300 	mov.w	r3, #0
 800478a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800478e:	4629      	mov	r1, r5
 8004790:	008b      	lsls	r3, r1, #2
 8004792:	4621      	mov	r1, r4
 8004794:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004798:	4621      	mov	r1, r4
 800479a:	008a      	lsls	r2, r1, #2
 800479c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80047a0:	f7fc fa7a 	bl	8000c98 <__aeabi_uldivmod>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	4b60      	ldr	r3, [pc, #384]	; (800492c <UART_SetConfig+0x4e4>)
 80047aa:	fba3 2302 	umull	r2, r3, r3, r2
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	011c      	lsls	r4, r3, #4
 80047b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80047bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80047c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80047c4:	4642      	mov	r2, r8
 80047c6:	464b      	mov	r3, r9
 80047c8:	1891      	adds	r1, r2, r2
 80047ca:	61b9      	str	r1, [r7, #24]
 80047cc:	415b      	adcs	r3, r3
 80047ce:	61fb      	str	r3, [r7, #28]
 80047d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047d4:	4641      	mov	r1, r8
 80047d6:	1851      	adds	r1, r2, r1
 80047d8:	6139      	str	r1, [r7, #16]
 80047da:	4649      	mov	r1, r9
 80047dc:	414b      	adcs	r3, r1
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	f04f 0300 	mov.w	r3, #0
 80047e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047ec:	4659      	mov	r1, fp
 80047ee:	00cb      	lsls	r3, r1, #3
 80047f0:	4651      	mov	r1, sl
 80047f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047f6:	4651      	mov	r1, sl
 80047f8:	00ca      	lsls	r2, r1, #3
 80047fa:	4610      	mov	r0, r2
 80047fc:	4619      	mov	r1, r3
 80047fe:	4603      	mov	r3, r0
 8004800:	4642      	mov	r2, r8
 8004802:	189b      	adds	r3, r3, r2
 8004804:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004808:	464b      	mov	r3, r9
 800480a:	460a      	mov	r2, r1
 800480c:	eb42 0303 	adc.w	r3, r2, r3
 8004810:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	67bb      	str	r3, [r7, #120]	; 0x78
 800481e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	f04f 0300 	mov.w	r3, #0
 8004828:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800482c:	4649      	mov	r1, r9
 800482e:	008b      	lsls	r3, r1, #2
 8004830:	4641      	mov	r1, r8
 8004832:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004836:	4641      	mov	r1, r8
 8004838:	008a      	lsls	r2, r1, #2
 800483a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800483e:	f7fc fa2b 	bl	8000c98 <__aeabi_uldivmod>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4611      	mov	r1, r2
 8004848:	4b38      	ldr	r3, [pc, #224]	; (800492c <UART_SetConfig+0x4e4>)
 800484a:	fba3 2301 	umull	r2, r3, r3, r1
 800484e:	095b      	lsrs	r3, r3, #5
 8004850:	2264      	movs	r2, #100	; 0x64
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	1acb      	subs	r3, r1, r3
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	3332      	adds	r3, #50	; 0x32
 800485c:	4a33      	ldr	r2, [pc, #204]	; (800492c <UART_SetConfig+0x4e4>)
 800485e:	fba2 2303 	umull	r2, r3, r2, r3
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004868:	441c      	add	r4, r3
 800486a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800486e:	2200      	movs	r2, #0
 8004870:	673b      	str	r3, [r7, #112]	; 0x70
 8004872:	677a      	str	r2, [r7, #116]	; 0x74
 8004874:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004878:	4642      	mov	r2, r8
 800487a:	464b      	mov	r3, r9
 800487c:	1891      	adds	r1, r2, r2
 800487e:	60b9      	str	r1, [r7, #8]
 8004880:	415b      	adcs	r3, r3
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004888:	4641      	mov	r1, r8
 800488a:	1851      	adds	r1, r2, r1
 800488c:	6039      	str	r1, [r7, #0]
 800488e:	4649      	mov	r1, r9
 8004890:	414b      	adcs	r3, r1
 8004892:	607b      	str	r3, [r7, #4]
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	f04f 0300 	mov.w	r3, #0
 800489c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048a0:	4659      	mov	r1, fp
 80048a2:	00cb      	lsls	r3, r1, #3
 80048a4:	4651      	mov	r1, sl
 80048a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048aa:	4651      	mov	r1, sl
 80048ac:	00ca      	lsls	r2, r1, #3
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	4603      	mov	r3, r0
 80048b4:	4642      	mov	r2, r8
 80048b6:	189b      	adds	r3, r3, r2
 80048b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80048ba:	464b      	mov	r3, r9
 80048bc:	460a      	mov	r2, r1
 80048be:	eb42 0303 	adc.w	r3, r2, r3
 80048c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	663b      	str	r3, [r7, #96]	; 0x60
 80048ce:	667a      	str	r2, [r7, #100]	; 0x64
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	f04f 0300 	mov.w	r3, #0
 80048d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80048dc:	4649      	mov	r1, r9
 80048de:	008b      	lsls	r3, r1, #2
 80048e0:	4641      	mov	r1, r8
 80048e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048e6:	4641      	mov	r1, r8
 80048e8:	008a      	lsls	r2, r1, #2
 80048ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80048ee:	f7fc f9d3 	bl	8000c98 <__aeabi_uldivmod>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4b0d      	ldr	r3, [pc, #52]	; (800492c <UART_SetConfig+0x4e4>)
 80048f8:	fba3 1302 	umull	r1, r3, r3, r2
 80048fc:	095b      	lsrs	r3, r3, #5
 80048fe:	2164      	movs	r1, #100	; 0x64
 8004900:	fb01 f303 	mul.w	r3, r1, r3
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	011b      	lsls	r3, r3, #4
 8004908:	3332      	adds	r3, #50	; 0x32
 800490a:	4a08      	ldr	r2, [pc, #32]	; (800492c <UART_SetConfig+0x4e4>)
 800490c:	fba2 2303 	umull	r2, r3, r2, r3
 8004910:	095b      	lsrs	r3, r3, #5
 8004912:	f003 020f 	and.w	r2, r3, #15
 8004916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4422      	add	r2, r4
 800491e:	609a      	str	r2, [r3, #8]
}
 8004920:	bf00      	nop
 8004922:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004926:	46bd      	mov	sp, r7
 8004928:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800492c:	51eb851f 	.word	0x51eb851f

08004930 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	4603      	mov	r3, r0
 8004938:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800493e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004942:	2b84      	cmp	r3, #132	; 0x84
 8004944:	d005      	beq.n	8004952 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004946:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	4413      	add	r3, r2
 800494e:	3303      	adds	r3, #3
 8004950:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004952:	68fb      	ldr	r3, [r7, #12]
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004966:	f3ef 8305 	mrs	r3, IPSR
 800496a:	607b      	str	r3, [r7, #4]
  return(result);
 800496c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800496e:	2b00      	cmp	r3, #0
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
}
 8004978:	4618      	mov	r0, r3
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004988:	f001 f926 	bl	8005bd8 <vTaskStartScheduler>
  
  return osOK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	bd80      	pop	{r7, pc}

08004992 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004992:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004994:	b089      	sub	sp, #36	; 0x24
 8004996:	af04      	add	r7, sp, #16
 8004998:	6078      	str	r0, [r7, #4]
 800499a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d020      	beq.n	80049e6 <osThreadCreate+0x54>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01c      	beq.n	80049e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685c      	ldr	r4, [r3, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	691e      	ldr	r6, [r3, #16]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff ffb6 	bl	8004930 <makeFreeRtosPriority>
 80049c4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049ce:	9202      	str	r2, [sp, #8]
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	9100      	str	r1, [sp, #0]
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	4632      	mov	r2, r6
 80049d8:	4629      	mov	r1, r5
 80049da:	4620      	mov	r0, r4
 80049dc:	f000 ff1e 	bl	800581c <xTaskCreateStatic>
 80049e0:	4603      	mov	r3, r0
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	e01c      	b.n	8004a20 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685c      	ldr	r4, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049f2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff ff98 	bl	8004930 <makeFreeRtosPriority>
 8004a00:	4602      	mov	r2, r0
 8004a02:	f107 030c 	add.w	r3, r7, #12
 8004a06:	9301      	str	r3, [sp, #4]
 8004a08:	9200      	str	r2, [sp, #0]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	4632      	mov	r2, r6
 8004a0e:	4629      	mov	r1, r5
 8004a10:	4620      	mov	r0, r4
 8004a12:	f000 ff60 	bl	80058d6 <xTaskCreate>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d001      	beq.n	8004a20 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	e000      	b.n	8004a22 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004a20:	68fb      	ldr	r3, [r7, #12]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a2a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b084      	sub	sp, #16
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <osDelay+0x16>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	e000      	b.n	8004a42 <osDelay+0x18>
 8004a40:	2301      	movs	r3, #1
 8004a42:	4618      	mov	r0, r3
 8004a44:	f001 f894 	bl	8005b70 <vTaskDelay>
  
  return osOK;
 8004a48:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b086      	sub	sp, #24
 8004a56:	af02      	add	r7, sp, #8
 8004a58:	6078      	str	r0, [r7, #4]
 8004a5a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00f      	beq.n	8004a84 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d10a      	bne.n	8004a80 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2203      	movs	r2, #3
 8004a70:	9200      	str	r2, [sp, #0]
 8004a72:	2200      	movs	r2, #0
 8004a74:	2100      	movs	r1, #0
 8004a76:	2001      	movs	r0, #1
 8004a78:	f000 f9be 	bl	8004df8 <xQueueGenericCreateStatic>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	e016      	b.n	8004aae <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e014      	b.n	8004aae <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d110      	bne.n	8004aac <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8004a8a:	2203      	movs	r2, #3
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	2001      	movs	r0, #1
 8004a90:	f000 fa2a 	bl	8004ee8 <xQueueGenericCreate>
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d005      	beq.n	8004aa8 <osSemaphoreCreate+0x56>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 fa7a 	bl	8004f9c <xQueueGenericSend>
      return sema;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	e000      	b.n	8004aae <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8004aac:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8004acc:	2380      	movs	r3, #128	; 0x80
 8004ace:	e03a      	b.n	8004b46 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d103      	bne.n	8004ae4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8004adc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	e009      	b.n	8004af8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d006      	beq.n	8004af8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <osSemaphoreWait+0x40>
      ticks = 1;
 8004af4:	2301      	movs	r3, #1
 8004af6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004af8:	f7ff ff32 	bl	8004960 <inHandlerMode>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d017      	beq.n	8004b32 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8004b02:	f107 0308 	add.w	r3, r7, #8
 8004b06:	461a      	mov	r2, r3
 8004b08:	2100      	movs	r1, #0
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 fcde 	bl	80054cc <xQueueReceiveFromISR>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d001      	beq.n	8004b1a <osSemaphoreWait+0x62>
      return osErrorOS;
 8004b16:	23ff      	movs	r3, #255	; 0xff
 8004b18:	e015      	b.n	8004b46 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d011      	beq.n	8004b44 <osSemaphoreWait+0x8c>
 8004b20:	4b0b      	ldr	r3, [pc, #44]	; (8004b50 <osSemaphoreWait+0x98>)
 8004b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	e008      	b.n	8004b44 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8004b32:	68f9      	ldr	r1, [r7, #12]
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 fbbd 	bl	80052b4 <xQueueSemaphoreTake>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d001      	beq.n	8004b44 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8004b40:	23ff      	movs	r3, #255	; 0xff
 8004b42:	e000      	b.n	8004b46 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	e000ed04 	.word	0xe000ed04

08004b54 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8004b64:	f7ff fefc 	bl	8004960 <inHandlerMode>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d016      	beq.n	8004b9c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8004b6e:	f107 0308 	add.w	r3, r7, #8
 8004b72:	4619      	mov	r1, r3
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fb0f 	bl	8005198 <xQueueGiveFromISR>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d001      	beq.n	8004b84 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8004b80:	23ff      	movs	r3, #255	; 0xff
 8004b82:	e017      	b.n	8004bb4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d013      	beq.n	8004bb2 <osSemaphoreRelease+0x5e>
 8004b8a:	4b0c      	ldr	r3, [pc, #48]	; (8004bbc <osSemaphoreRelease+0x68>)
 8004b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	e00a      	b.n	8004bb2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f9fa 	bl	8004f9c <xQueueGenericSend>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d001      	beq.n	8004bb2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8004bae:	23ff      	movs	r3, #255	; 0xff
 8004bb0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	e000ed04 	.word	0xe000ed04

08004bc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f103 0208 	add.w	r2, r3, #8
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f103 0208 	add.w	r2, r3, #8
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f103 0208 	add.w	r2, r3, #8
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	601a      	str	r2, [r3, #0]
}
 8004c56:	bf00      	nop
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c62:	b480      	push	{r7}
 8004c64:	b085      	sub	sp, #20
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c78:	d103      	bne.n	8004c82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	e00c      	b.n	8004c9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	3308      	adds	r3, #8
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	e002      	b.n	8004c90 <vListInsert+0x2e>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d2f6      	bcs.n	8004c8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	683a      	ldr	r2, [r7, #0]
 8004caa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	601a      	str	r2, [r3, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	6892      	ldr	r2, [r2, #8]
 8004cea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6852      	ldr	r2, [r2, #4]
 8004cf4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d103      	bne.n	8004d08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	1e5a      	subs	r2, r3, #1
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d10a      	bne.n	8004d52 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d40:	f383 8811 	msr	BASEPRI, r3
 8004d44:	f3bf 8f6f 	isb	sy
 8004d48:	f3bf 8f4f 	dsb	sy
 8004d4c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d4e:	bf00      	nop
 8004d50:	e7fe      	b.n	8004d50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d52:	f001 fe9f 	bl	8006a94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	68f9      	ldr	r1, [r7, #12]
 8004d60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004d62:	fb01 f303 	mul.w	r3, r1, r3
 8004d66:	441a      	add	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d82:	3b01      	subs	r3, #1
 8004d84:	68f9      	ldr	r1, [r7, #12]
 8004d86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004d88:	fb01 f303 	mul.w	r3, r1, r3
 8004d8c:	441a      	add	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	22ff      	movs	r2, #255	; 0xff
 8004d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	22ff      	movs	r2, #255	; 0xff
 8004d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d114      	bne.n	8004dd2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01a      	beq.n	8004de6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	3310      	adds	r3, #16
 8004db4:	4618      	mov	r0, r3
 8004db6:	f001 f961 	bl	800607c <xTaskRemoveFromEventList>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d012      	beq.n	8004de6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004dc0:	4b0c      	ldr	r3, [pc, #48]	; (8004df4 <xQueueGenericReset+0xcc>)
 8004dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	e009      	b.n	8004de6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	3310      	adds	r3, #16
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff fef2 	bl	8004bc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	3324      	adds	r3, #36	; 0x24
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff feed 	bl	8004bc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004de6:	f001 fe85 	bl	8006af4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004dea:	2301      	movs	r3, #1
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	e000ed04 	.word	0xe000ed04

08004df8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08e      	sub	sp, #56	; 0x38
 8004dfc:	af02      	add	r7, sp, #8
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10a      	bne.n	8004e22 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e10:	f383 8811 	msr	BASEPRI, r3
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e1e:	bf00      	nop
 8004e20:	e7fe      	b.n	8004e20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10a      	bne.n	8004e3e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e2c:	f383 8811 	msr	BASEPRI, r3
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004e3a:	bf00      	nop
 8004e3c:	e7fe      	b.n	8004e3c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <xQueueGenericCreateStatic+0x52>
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <xQueueGenericCreateStatic+0x56>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e000      	b.n	8004e50 <xQueueGenericCreateStatic+0x58>
 8004e4e:	2300      	movs	r3, #0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10a      	bne.n	8004e6a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	623b      	str	r3, [r7, #32]
}
 8004e66:	bf00      	nop
 8004e68:	e7fe      	b.n	8004e68 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d102      	bne.n	8004e76 <xQueueGenericCreateStatic+0x7e>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <xQueueGenericCreateStatic+0x82>
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <xQueueGenericCreateStatic+0x84>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10a      	bne.n	8004e96 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	61fb      	str	r3, [r7, #28]
}
 8004e92:	bf00      	nop
 8004e94:	e7fe      	b.n	8004e94 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004e96:	2348      	movs	r3, #72	; 0x48
 8004e98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	2b48      	cmp	r3, #72	; 0x48
 8004e9e:	d00a      	beq.n	8004eb6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea4:	f383 8811 	msr	BASEPRI, r3
 8004ea8:	f3bf 8f6f 	isb	sy
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	61bb      	str	r3, [r7, #24]
}
 8004eb2:	bf00      	nop
 8004eb4:	e7fe      	b.n	8004eb4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004eb6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00d      	beq.n	8004ede <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004eca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 f83f 	bl	8004f5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3730      	adds	r7, #48	; 0x30
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08a      	sub	sp, #40	; 0x28
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10a      	bne.n	8004f12 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	613b      	str	r3, [r7, #16]
}
 8004f0e:	bf00      	nop
 8004f10:	e7fe      	b.n	8004f10 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	3348      	adds	r3, #72	; 0x48
 8004f20:	4618      	mov	r0, r3
 8004f22:	f001 fed9 	bl	8006cd8 <pvPortMalloc>
 8004f26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d011      	beq.n	8004f52 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	3348      	adds	r3, #72	; 0x48
 8004f36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f40:	79fa      	ldrb	r2, [r7, #7]
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4613      	mov	r3, r2
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	68b9      	ldr	r1, [r7, #8]
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 f805 	bl	8004f5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f52:	69bb      	ldr	r3, [r7, #24]
	}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3720      	adds	r7, #32
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d103      	bne.n	8004f78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	e002      	b.n	8004f7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	69b8      	ldr	r0, [r7, #24]
 8004f8e:	f7ff fecb 	bl	8004d28 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08e      	sub	sp, #56	; 0x38
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
 8004fa8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004faa:	2300      	movs	r3, #0
 8004fac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10a      	bne.n	8004fce <xQueueGenericSend+0x32>
	__asm volatile
 8004fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fbc:	f383 8811 	msr	BASEPRI, r3
 8004fc0:	f3bf 8f6f 	isb	sy
 8004fc4:	f3bf 8f4f 	dsb	sy
 8004fc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004fca:	bf00      	nop
 8004fcc:	e7fe      	b.n	8004fcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d103      	bne.n	8004fdc <xQueueGenericSend+0x40>
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <xQueueGenericSend+0x44>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e000      	b.n	8004fe2 <xQueueGenericSend+0x46>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <xQueueGenericSend+0x60>
	__asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004ff8:	bf00      	nop
 8004ffa:	e7fe      	b.n	8004ffa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d103      	bne.n	800500a <xQueueGenericSend+0x6e>
 8005002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <xQueueGenericSend+0x72>
 800500a:	2301      	movs	r3, #1
 800500c:	e000      	b.n	8005010 <xQueueGenericSend+0x74>
 800500e:	2300      	movs	r3, #0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10a      	bne.n	800502a <xQueueGenericSend+0x8e>
	__asm volatile
 8005014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005018:	f383 8811 	msr	BASEPRI, r3
 800501c:	f3bf 8f6f 	isb	sy
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	623b      	str	r3, [r7, #32]
}
 8005026:	bf00      	nop
 8005028:	e7fe      	b.n	8005028 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800502a:	f001 f9e7 	bl	80063fc <xTaskGetSchedulerState>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d102      	bne.n	800503a <xQueueGenericSend+0x9e>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <xQueueGenericSend+0xa2>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <xQueueGenericSend+0xa4>
 800503e:	2300      	movs	r3, #0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <xQueueGenericSend+0xbe>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	61fb      	str	r3, [r7, #28]
}
 8005056:	bf00      	nop
 8005058:	e7fe      	b.n	8005058 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800505a:	f001 fd1b 	bl	8006a94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800505e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005066:	429a      	cmp	r2, r3
 8005068:	d302      	bcc.n	8005070 <xQueueGenericSend+0xd4>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b02      	cmp	r3, #2
 800506e:	d129      	bne.n	80050c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005076:	f000 fac1 	bl	80055fc <prvCopyDataToQueue>
 800507a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800507c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	2b00      	cmp	r3, #0
 8005082:	d010      	beq.n	80050a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005086:	3324      	adds	r3, #36	; 0x24
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fff7 	bl	800607c <xTaskRemoveFromEventList>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d013      	beq.n	80050bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005094:	4b3f      	ldr	r3, [pc, #252]	; (8005194 <xQueueGenericSend+0x1f8>)
 8005096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	f3bf 8f6f 	isb	sy
 80050a4:	e00a      	b.n	80050bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d007      	beq.n	80050bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050ac:	4b39      	ldr	r3, [pc, #228]	; (8005194 <xQueueGenericSend+0x1f8>)
 80050ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050bc:	f001 fd1a 	bl	8006af4 <vPortExitCritical>
				return pdPASS;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e063      	b.n	800518c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d103      	bne.n	80050d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050ca:	f001 fd13 	bl	8006af4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050ce:	2300      	movs	r3, #0
 80050d0:	e05c      	b.n	800518c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d106      	bne.n	80050e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050d8:	f107 0314 	add.w	r3, r7, #20
 80050dc:	4618      	mov	r0, r3
 80050de:	f001 f82f 	bl	8006140 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050e2:	2301      	movs	r3, #1
 80050e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050e6:	f001 fd05 	bl	8006af4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050ea:	f000 fddf 	bl	8005cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ee:	f001 fcd1 	bl	8006a94 <vPortEnterCritical>
 80050f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050f8:	b25b      	sxtb	r3, r3
 80050fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fe:	d103      	bne.n	8005108 <xQueueGenericSend+0x16c>
 8005100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800510e:	b25b      	sxtb	r3, r3
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d103      	bne.n	800511e <xQueueGenericSend+0x182>
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800511e:	f001 fce9 	bl	8006af4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005122:	1d3a      	adds	r2, r7, #4
 8005124:	f107 0314 	add.w	r3, r7, #20
 8005128:	4611      	mov	r1, r2
 800512a:	4618      	mov	r0, r3
 800512c:	f001 f81e 	bl	800616c <xTaskCheckForTimeOut>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d124      	bne.n	8005180 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005136:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005138:	f000 fb58 	bl	80057ec <prvIsQueueFull>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d018      	beq.n	8005174 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005144:	3310      	adds	r3, #16
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	4611      	mov	r1, r2
 800514a:	4618      	mov	r0, r3
 800514c:	f000 ff72 	bl	8006034 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005152:	f000 fae3 	bl	800571c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005156:	f000 fdb7 	bl	8005cc8 <xTaskResumeAll>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	f47f af7c 	bne.w	800505a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005162:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <xQueueGenericSend+0x1f8>)
 8005164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	f3bf 8f4f 	dsb	sy
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	e772      	b.n	800505a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005176:	f000 fad1 	bl	800571c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800517a:	f000 fda5 	bl	8005cc8 <xTaskResumeAll>
 800517e:	e76c      	b.n	800505a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005180:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005182:	f000 facb 	bl	800571c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005186:	f000 fd9f 	bl	8005cc8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800518a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800518c:	4618      	mov	r0, r3
 800518e:	3738      	adds	r7, #56	; 0x38
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08e      	sub	sp, #56	; 0x38
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80051a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10a      	bne.n	80051c2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	623b      	str	r3, [r7, #32]
}
 80051be:	bf00      	nop
 80051c0:	e7fe      	b.n	80051c0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <xQueueGiveFromISR+0x48>
	__asm volatile
 80051ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ce:	f383 8811 	msr	BASEPRI, r3
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	61fb      	str	r3, [r7, #28]
}
 80051dc:	bf00      	nop
 80051de:	e7fe      	b.n	80051de <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80051e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d103      	bne.n	80051f0 <xQueueGiveFromISR+0x58>
 80051e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <xQueueGiveFromISR+0x5c>
 80051f0:	2301      	movs	r3, #1
 80051f2:	e000      	b.n	80051f6 <xQueueGiveFromISR+0x5e>
 80051f4:	2300      	movs	r3, #0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10a      	bne.n	8005210 <xQueueGiveFromISR+0x78>
	__asm volatile
 80051fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fe:	f383 8811 	msr	BASEPRI, r3
 8005202:	f3bf 8f6f 	isb	sy
 8005206:	f3bf 8f4f 	dsb	sy
 800520a:	61bb      	str	r3, [r7, #24]
}
 800520c:	bf00      	nop
 800520e:	e7fe      	b.n	800520e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005210:	f001 fd22 	bl	8006c58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005214:	f3ef 8211 	mrs	r2, BASEPRI
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	617a      	str	r2, [r7, #20]
 800522a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800522c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800522e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005234:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800523c:	429a      	cmp	r2, r3
 800523e:	d22b      	bcs.n	8005298 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005242:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800524a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524c:	1c5a      	adds	r2, r3, #1
 800524e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005250:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005252:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525a:	d112      	bne.n	8005282 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800525c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	2b00      	cmp	r3, #0
 8005262:	d016      	beq.n	8005292 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005266:	3324      	adds	r3, #36	; 0x24
 8005268:	4618      	mov	r0, r3
 800526a:	f000 ff07 	bl	800607c <xTaskRemoveFromEventList>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00e      	beq.n	8005292 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00b      	beq.n	8005292 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2201      	movs	r2, #1
 800527e:	601a      	str	r2, [r3, #0]
 8005280:	e007      	b.n	8005292 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005282:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005286:	3301      	adds	r3, #1
 8005288:	b2db      	uxtb	r3, r3
 800528a:	b25a      	sxtb	r2, r3
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005292:	2301      	movs	r3, #1
 8005294:	637b      	str	r3, [r7, #52]	; 0x34
 8005296:	e001      	b.n	800529c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005298:	2300      	movs	r3, #0
 800529a:	637b      	str	r3, [r7, #52]	; 0x34
 800529c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800529e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052a6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3738      	adds	r7, #56	; 0x38
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
	...

080052b4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08e      	sub	sp, #56	; 0x38
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80052be:	2300      	movs	r3, #0
 80052c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80052c6:	2300      	movs	r3, #0
 80052c8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10a      	bne.n	80052e6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80052d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d4:	f383 8811 	msr	BASEPRI, r3
 80052d8:	f3bf 8f6f 	isb	sy
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	623b      	str	r3, [r7, #32]
}
 80052e2:	bf00      	nop
 80052e4:	e7fe      	b.n	80052e4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80052e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00a      	beq.n	8005304 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	61fb      	str	r3, [r7, #28]
}
 8005300:	bf00      	nop
 8005302:	e7fe      	b.n	8005302 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005304:	f001 f87a 	bl	80063fc <xTaskGetSchedulerState>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d102      	bne.n	8005314 <xQueueSemaphoreTake+0x60>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <xQueueSemaphoreTake+0x64>
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <xQueueSemaphoreTake+0x66>
 8005318:	2300      	movs	r3, #0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10a      	bne.n	8005334 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800531e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	61bb      	str	r3, [r7, #24]
}
 8005330:	bf00      	nop
 8005332:	e7fe      	b.n	8005332 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005334:	f001 fbae 	bl	8006a94 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800533a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800533e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005340:	2b00      	cmp	r3, #0
 8005342:	d024      	beq.n	800538e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005346:	1e5a      	subs	r2, r3, #1
 8005348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800534c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d104      	bne.n	800535e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005354:	f001 f9fa 	bl	800674c <pvTaskIncrementMutexHeldCount>
 8005358:	4602      	mov	r2, r0
 800535a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800535c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800535e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00f      	beq.n	8005386 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005368:	3310      	adds	r3, #16
 800536a:	4618      	mov	r0, r3
 800536c:	f000 fe86 	bl	800607c <xTaskRemoveFromEventList>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d007      	beq.n	8005386 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005376:	4b54      	ldr	r3, [pc, #336]	; (80054c8 <xQueueSemaphoreTake+0x214>)
 8005378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005386:	f001 fbb5 	bl	8006af4 <vPortExitCritical>
				return pdPASS;
 800538a:	2301      	movs	r3, #1
 800538c:	e097      	b.n	80054be <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d111      	bne.n	80053b8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800539a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539e:	f383 8811 	msr	BASEPRI, r3
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	617b      	str	r3, [r7, #20]
}
 80053ac:	bf00      	nop
 80053ae:	e7fe      	b.n	80053ae <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80053b0:	f001 fba0 	bl	8006af4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053b4:	2300      	movs	r3, #0
 80053b6:	e082      	b.n	80054be <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053be:	f107 030c 	add.w	r3, r7, #12
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 febc 	bl	8006140 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053c8:	2301      	movs	r3, #1
 80053ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053cc:	f001 fb92 	bl	8006af4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053d0:	f000 fc6c 	bl	8005cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053d4:	f001 fb5e 	bl	8006a94 <vPortEnterCritical>
 80053d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053de:	b25b      	sxtb	r3, r3
 80053e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e4:	d103      	bne.n	80053ee <xQueueSemaphoreTake+0x13a>
 80053e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053f4:	b25b      	sxtb	r3, r3
 80053f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053fa:	d103      	bne.n	8005404 <xQueueSemaphoreTake+0x150>
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005404:	f001 fb76 	bl	8006af4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005408:	463a      	mov	r2, r7
 800540a:	f107 030c 	add.w	r3, r7, #12
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f000 feab 	bl	800616c <xTaskCheckForTimeOut>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d132      	bne.n	8005482 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800541c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800541e:	f000 f9cf 	bl	80057c0 <prvIsQueueEmpty>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d026      	beq.n	8005476 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d109      	bne.n	8005444 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005430:	f001 fb30 	bl	8006a94 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	4618      	mov	r0, r3
 800543a:	f000 fffd 	bl	8006438 <xTaskPriorityInherit>
 800543e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005440:	f001 fb58 	bl	8006af4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005446:	3324      	adds	r3, #36	; 0x24
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	4611      	mov	r1, r2
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fdf1 	bl	8006034 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005452:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005454:	f000 f962 	bl	800571c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005458:	f000 fc36 	bl	8005cc8 <xTaskResumeAll>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	f47f af68 	bne.w	8005334 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005464:	4b18      	ldr	r3, [pc, #96]	; (80054c8 <xQueueSemaphoreTake+0x214>)
 8005466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	e75e      	b.n	8005334 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005476:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005478:	f000 f950 	bl	800571c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800547c:	f000 fc24 	bl	8005cc8 <xTaskResumeAll>
 8005480:	e758      	b.n	8005334 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005482:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005484:	f000 f94a 	bl	800571c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005488:	f000 fc1e 	bl	8005cc8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800548c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800548e:	f000 f997 	bl	80057c0 <prvIsQueueEmpty>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	f43f af4d 	beq.w	8005334 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800549a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00d      	beq.n	80054bc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80054a0:	f001 faf8 	bl	8006a94 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80054a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80054a6:	f000 f891 	bl	80055cc <prvGetDisinheritPriorityAfterTimeout>
 80054aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80054ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054b2:	4618      	mov	r0, r3
 80054b4:	f001 f8bc 	bl	8006630 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80054b8:	f001 fb1c 	bl	8006af4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3738      	adds	r7, #56	; 0x38
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	e000ed04 	.word	0xe000ed04

080054cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b08e      	sub	sp, #56	; 0x38
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80054dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10a      	bne.n	80054f8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80054e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e6:	f383 8811 	msr	BASEPRI, r3
 80054ea:	f3bf 8f6f 	isb	sy
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	623b      	str	r3, [r7, #32]
}
 80054f4:	bf00      	nop
 80054f6:	e7fe      	b.n	80054f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d103      	bne.n	8005506 <xQueueReceiveFromISR+0x3a>
 80054fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <xQueueReceiveFromISR+0x3e>
 8005506:	2301      	movs	r3, #1
 8005508:	e000      	b.n	800550c <xQueueReceiveFromISR+0x40>
 800550a:	2300      	movs	r3, #0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10a      	bne.n	8005526 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	61fb      	str	r3, [r7, #28]
}
 8005522:	bf00      	nop
 8005524:	e7fe      	b.n	8005524 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005526:	f001 fb97 	bl	8006c58 <vPortValidateInterruptPriority>
	__asm volatile
 800552a:	f3ef 8211 	mrs	r2, BASEPRI
 800552e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005532:	f383 8811 	msr	BASEPRI, r3
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	61ba      	str	r2, [r7, #24]
 8005540:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005542:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005544:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800554c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800554e:	2b00      	cmp	r3, #0
 8005550:	d02f      	beq.n	80055b2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005554:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800555c:	68b9      	ldr	r1, [r7, #8]
 800555e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005560:	f000 f8b6 	bl	80056d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	1e5a      	subs	r2, r3, #1
 8005568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800556a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800556c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d112      	bne.n	800559c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d016      	beq.n	80055ac <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800557e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005580:	3310      	adds	r3, #16
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fd7a 	bl	800607c <xTaskRemoveFromEventList>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00e      	beq.n	80055ac <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00b      	beq.n	80055ac <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	e007      	b.n	80055ac <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800559c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80055a0:	3301      	adds	r3, #1
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	b25a      	sxtb	r2, r3
 80055a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80055ac:	2301      	movs	r3, #1
 80055ae:	637b      	str	r3, [r7, #52]	; 0x34
 80055b0:	e001      	b.n	80055b6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	637b      	str	r3, [r7, #52]	; 0x34
 80055b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f383 8811 	msr	BASEPRI, r3
}
 80055c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3738      	adds	r7, #56	; 0x38
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d006      	beq.n	80055ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f1c3 0307 	rsb	r3, r3, #7
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e001      	b.n	80055ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80055ea:	2300      	movs	r3, #0
 80055ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80055ee:	68fb      	ldr	r3, [r7, #12]
	}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005608:	2300      	movs	r3, #0
 800560a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10d      	bne.n	8005636 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d14d      	bne.n	80056be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	4618      	mov	r0, r3
 8005628:	f000 ff7c 	bl	8006524 <xTaskPriorityDisinherit>
 800562c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	609a      	str	r2, [r3, #8]
 8005634:	e043      	b.n	80056be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d119      	bne.n	8005670 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6858      	ldr	r0, [r3, #4]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	461a      	mov	r2, r3
 8005646:	68b9      	ldr	r1, [r7, #8]
 8005648:	f002 ff51 	bl	80084ee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005654:	441a      	add	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	429a      	cmp	r2, r3
 8005664:	d32b      	bcc.n	80056be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	605a      	str	r2, [r3, #4]
 800566e:	e026      	b.n	80056be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	68d8      	ldr	r0, [r3, #12]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005678:	461a      	mov	r2, r3
 800567a:	68b9      	ldr	r1, [r7, #8]
 800567c:	f002 ff37 	bl	80084ee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005688:	425b      	negs	r3, r3
 800568a:	441a      	add	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	68da      	ldr	r2, [r3, #12]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	429a      	cmp	r2, r3
 800569a:	d207      	bcs.n	80056ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a4:	425b      	negs	r3, r3
 80056a6:	441a      	add	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d105      	bne.n	80056be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	3b01      	subs	r3, #1
 80056bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80056c6:	697b      	ldr	r3, [r7, #20]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3718      	adds	r7, #24
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d018      	beq.n	8005714 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68da      	ldr	r2, [r3, #12]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	441a      	add	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	68da      	ldr	r2, [r3, #12]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d303      	bcc.n	8005704 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	68d9      	ldr	r1, [r3, #12]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570c:	461a      	mov	r2, r3
 800570e:	6838      	ldr	r0, [r7, #0]
 8005710:	f002 feed 	bl	80084ee <memcpy>
	}
}
 8005714:	bf00      	nop
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005724:	f001 f9b6 	bl	8006a94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800572e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005730:	e011      	b.n	8005756 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005736:	2b00      	cmp	r3, #0
 8005738:	d012      	beq.n	8005760 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3324      	adds	r3, #36	; 0x24
 800573e:	4618      	mov	r0, r3
 8005740:	f000 fc9c 	bl	800607c <xTaskRemoveFromEventList>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800574a:	f000 fd71 	bl	8006230 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	3b01      	subs	r3, #1
 8005752:	b2db      	uxtb	r3, r3
 8005754:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	dce9      	bgt.n	8005732 <prvUnlockQueue+0x16>
 800575e:	e000      	b.n	8005762 <prvUnlockQueue+0x46>
					break;
 8005760:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	22ff      	movs	r2, #255	; 0xff
 8005766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800576a:	f001 f9c3 	bl	8006af4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800576e:	f001 f991 	bl	8006a94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005778:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800577a:	e011      	b.n	80057a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d012      	beq.n	80057aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	3310      	adds	r3, #16
 8005788:	4618      	mov	r0, r3
 800578a:	f000 fc77 	bl	800607c <xTaskRemoveFromEventList>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d001      	beq.n	8005798 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005794:	f000 fd4c 	bl	8006230 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005798:	7bbb      	ldrb	r3, [r7, #14]
 800579a:	3b01      	subs	r3, #1
 800579c:	b2db      	uxtb	r3, r3
 800579e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	dce9      	bgt.n	800577c <prvUnlockQueue+0x60>
 80057a8:	e000      	b.n	80057ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	22ff      	movs	r2, #255	; 0xff
 80057b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80057b4:	f001 f99e 	bl	8006af4 <vPortExitCritical>
}
 80057b8:	bf00      	nop
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057c8:	f001 f964 	bl	8006a94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d102      	bne.n	80057da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057d4:	2301      	movs	r3, #1
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	e001      	b.n	80057de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057de:	f001 f989 	bl	8006af4 <vPortExitCritical>

	return xReturn;
 80057e2:	68fb      	ldr	r3, [r7, #12]
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057f4:	f001 f94e 	bl	8006a94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005800:	429a      	cmp	r2, r3
 8005802:	d102      	bne.n	800580a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005804:	2301      	movs	r3, #1
 8005806:	60fb      	str	r3, [r7, #12]
 8005808:	e001      	b.n	800580e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800580a:	2300      	movs	r3, #0
 800580c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800580e:	f001 f971 	bl	8006af4 <vPortExitCritical>

	return xReturn;
 8005812:	68fb      	ldr	r3, [r7, #12]
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800581c:	b580      	push	{r7, lr}
 800581e:	b08e      	sub	sp, #56	; 0x38
 8005820:	af04      	add	r7, sp, #16
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800582a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10a      	bne.n	8005846 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	623b      	str	r3, [r7, #32]
}
 8005842:	bf00      	nop
 8005844:	e7fe      	b.n	8005844 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <xTaskCreateStatic+0x46>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	61fb      	str	r3, [r7, #28]
}
 800585e:	bf00      	nop
 8005860:	e7fe      	b.n	8005860 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005862:	23a0      	movs	r3, #160	; 0xa0
 8005864:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	2ba0      	cmp	r3, #160	; 0xa0
 800586a:	d00a      	beq.n	8005882 <xTaskCreateStatic+0x66>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	61bb      	str	r3, [r7, #24]
}
 800587e:	bf00      	nop
 8005880:	e7fe      	b.n	8005880 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005882:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	2b00      	cmp	r3, #0
 8005888:	d01e      	beq.n	80058c8 <xTaskCreateStatic+0xac>
 800588a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01b      	beq.n	80058c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005892:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005898:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589c:	2202      	movs	r2, #2
 800589e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058a2:	2300      	movs	r3, #0
 80058a4:	9303      	str	r3, [sp, #12]
 80058a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a8:	9302      	str	r3, [sp, #8]
 80058aa:	f107 0314 	add.w	r3, r7, #20
 80058ae:	9301      	str	r3, [sp, #4]
 80058b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	68b9      	ldr	r1, [r7, #8]
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f850 	bl	8005960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80058c2:	f000 f8eb 	bl	8005a9c <prvAddNewTaskToReadyList>
 80058c6:	e001      	b.n	80058cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80058c8:	2300      	movs	r3, #0
 80058ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058cc:	697b      	ldr	r3, [r7, #20]
	}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3728      	adds	r7, #40	; 0x28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b08c      	sub	sp, #48	; 0x30
 80058da:	af04      	add	r7, sp, #16
 80058dc:	60f8      	str	r0, [r7, #12]
 80058de:	60b9      	str	r1, [r7, #8]
 80058e0:	603b      	str	r3, [r7, #0]
 80058e2:	4613      	mov	r3, r2
 80058e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058e6:	88fb      	ldrh	r3, [r7, #6]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4618      	mov	r0, r3
 80058ec:	f001 f9f4 	bl	8006cd8 <pvPortMalloc>
 80058f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00e      	beq.n	8005916 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80058f8:	20a0      	movs	r0, #160	; 0xa0
 80058fa:	f001 f9ed 	bl	8006cd8 <pvPortMalloc>
 80058fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
 800590c:	e005      	b.n	800591a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800590e:	6978      	ldr	r0, [r7, #20]
 8005910:	f001 faae 	bl	8006e70 <vPortFree>
 8005914:	e001      	b.n	800591a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005916:	2300      	movs	r3, #0
 8005918:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d017      	beq.n	8005950 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	2300      	movs	r3, #0
 800592c:	9303      	str	r3, [sp, #12]
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	9302      	str	r3, [sp, #8]
 8005932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68b9      	ldr	r1, [r7, #8]
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f000 f80e 	bl	8005960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005944:	69f8      	ldr	r0, [r7, #28]
 8005946:	f000 f8a9 	bl	8005a9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800594a:	2301      	movs	r3, #1
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	e002      	b.n	8005956 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005950:	f04f 33ff 	mov.w	r3, #4294967295
 8005954:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005956:	69bb      	ldr	r3, [r7, #24]
	}
 8005958:	4618      	mov	r0, r3
 800595a:	3720      	adds	r7, #32
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800596e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005978:	3b01      	subs	r3, #1
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	f023 0307 	bic.w	r3, r3, #7
 8005986:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00a      	beq.n	80059a8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	617b      	str	r3, [r7, #20]
}
 80059a4:	bf00      	nop
 80059a6:	e7fe      	b.n	80059a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d01f      	beq.n	80059ee <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059ae:	2300      	movs	r3, #0
 80059b0:	61fb      	str	r3, [r7, #28]
 80059b2:	e012      	b.n	80059da <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	4413      	add	r3, r2
 80059ba:	7819      	ldrb	r1, [r3, #0]
 80059bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	4413      	add	r3, r2
 80059c2:	3334      	adds	r3, #52	; 0x34
 80059c4:	460a      	mov	r2, r1
 80059c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	4413      	add	r3, r2
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d006      	beq.n	80059e2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	3301      	adds	r3, #1
 80059d8:	61fb      	str	r3, [r7, #28]
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	2b0f      	cmp	r3, #15
 80059de:	d9e9      	bls.n	80059b4 <prvInitialiseNewTask+0x54>
 80059e0:	e000      	b.n	80059e4 <prvInitialiseNewTask+0x84>
			{
				break;
 80059e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059ec:	e003      	b.n	80059f6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80059ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80059f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f8:	2b06      	cmp	r3, #6
 80059fa:	d901      	bls.n	8005a00 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80059fc:	2306      	movs	r3, #6
 80059fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a0a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0e:	2200      	movs	r2, #0
 8005a10:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a14:	3304      	adds	r3, #4
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7ff f8f2 	bl	8004c00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	3318      	adds	r3, #24
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff f8ed 	bl	8004c00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2e:	f1c3 0207 	rsb	r2, r3, #7
 8005a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a4e:	334c      	adds	r3, #76	; 0x4c
 8005a50:	224c      	movs	r2, #76	; 0x4c
 8005a52:	2100      	movs	r1, #0
 8005a54:	4618      	mov	r0, r3
 8005a56:	f002 fc75 	bl	8008344 <memset>
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5c:	4a0c      	ldr	r2, [pc, #48]	; (8005a90 <prvInitialiseNewTask+0x130>)
 8005a5e:	651a      	str	r2, [r3, #80]	; 0x50
 8005a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a62:	4a0c      	ldr	r2, [pc, #48]	; (8005a94 <prvInitialiseNewTask+0x134>)
 8005a64:	655a      	str	r2, [r3, #84]	; 0x54
 8005a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a68:	4a0b      	ldr	r2, [pc, #44]	; (8005a98 <prvInitialiseNewTask+0x138>)
 8005a6a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a6c:	683a      	ldr	r2, [r7, #0]
 8005a6e:	68f9      	ldr	r1, [r7, #12]
 8005a70:	69b8      	ldr	r0, [r7, #24]
 8005a72:	f000 fee5 	bl	8006840 <pxPortInitialiseStack>
 8005a76:	4602      	mov	r2, r0
 8005a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a88:	bf00      	nop
 8005a8a:	3720      	adds	r7, #32
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	2000437c 	.word	0x2000437c
 8005a94:	200043e4 	.word	0x200043e4
 8005a98:	2000444c 	.word	0x2000444c

08005a9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005aa4:	f000 fff6 	bl	8006a94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005aa8:	4b2a      	ldr	r3, [pc, #168]	; (8005b54 <prvAddNewTaskToReadyList+0xb8>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	3301      	adds	r3, #1
 8005aae:	4a29      	ldr	r2, [pc, #164]	; (8005b54 <prvAddNewTaskToReadyList+0xb8>)
 8005ab0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ab2:	4b29      	ldr	r3, [pc, #164]	; (8005b58 <prvAddNewTaskToReadyList+0xbc>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d109      	bne.n	8005ace <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005aba:	4a27      	ldr	r2, [pc, #156]	; (8005b58 <prvAddNewTaskToReadyList+0xbc>)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ac0:	4b24      	ldr	r3, [pc, #144]	; (8005b54 <prvAddNewTaskToReadyList+0xb8>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d110      	bne.n	8005aea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ac8:	f000 fbd6 	bl	8006278 <prvInitialiseTaskLists>
 8005acc:	e00d      	b.n	8005aea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005ace:	4b23      	ldr	r3, [pc, #140]	; (8005b5c <prvAddNewTaskToReadyList+0xc0>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d109      	bne.n	8005aea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ad6:	4b20      	ldr	r3, [pc, #128]	; (8005b58 <prvAddNewTaskToReadyList+0xbc>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d802      	bhi.n	8005aea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ae4:	4a1c      	ldr	r2, [pc, #112]	; (8005b58 <prvAddNewTaskToReadyList+0xbc>)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005aea:	4b1d      	ldr	r3, [pc, #116]	; (8005b60 <prvAddNewTaskToReadyList+0xc4>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3301      	adds	r3, #1
 8005af0:	4a1b      	ldr	r2, [pc, #108]	; (8005b60 <prvAddNewTaskToReadyList+0xc4>)
 8005af2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	2201      	movs	r2, #1
 8005afa:	409a      	lsls	r2, r3
 8005afc:	4b19      	ldr	r3, [pc, #100]	; (8005b64 <prvAddNewTaskToReadyList+0xc8>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	4a18      	ldr	r2, [pc, #96]	; (8005b64 <prvAddNewTaskToReadyList+0xc8>)
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4a15      	ldr	r2, [pc, #84]	; (8005b68 <prvAddNewTaskToReadyList+0xcc>)
 8005b14:	441a      	add	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	3304      	adds	r3, #4
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4610      	mov	r0, r2
 8005b1e:	f7ff f87c 	bl	8004c1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b22:	f000 ffe7 	bl	8006af4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b26:	4b0d      	ldr	r3, [pc, #52]	; (8005b5c <prvAddNewTaskToReadyList+0xc0>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00e      	beq.n	8005b4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b2e:	4b0a      	ldr	r3, [pc, #40]	; (8005b58 <prvAddNewTaskToReadyList+0xbc>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d207      	bcs.n	8005b4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b3c:	4b0b      	ldr	r3, [pc, #44]	; (8005b6c <prvAddNewTaskToReadyList+0xd0>)
 8005b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b42:	601a      	str	r2, [r3, #0]
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b4c:	bf00      	nop
 8005b4e:	3708      	adds	r7, #8
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	20000728 	.word	0x20000728
 8005b58:	20000628 	.word	0x20000628
 8005b5c:	20000734 	.word	0x20000734
 8005b60:	20000744 	.word	0x20000744
 8005b64:	20000730 	.word	0x20000730
 8005b68:	2000062c 	.word	0x2000062c
 8005b6c:	e000ed04 	.word	0xe000ed04

08005b70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d017      	beq.n	8005bb2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b82:	4b13      	ldr	r3, [pc, #76]	; (8005bd0 <vTaskDelay+0x60>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00a      	beq.n	8005ba0 <vTaskDelay+0x30>
	__asm volatile
 8005b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8e:	f383 8811 	msr	BASEPRI, r3
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	60bb      	str	r3, [r7, #8]
}
 8005b9c:	bf00      	nop
 8005b9e:	e7fe      	b.n	8005b9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ba0:	f000 f884 	bl	8005cac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fde4 	bl	8006774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bac:	f000 f88c 	bl	8005cc8 <xTaskResumeAll>
 8005bb0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d107      	bne.n	8005bc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005bb8:	4b06      	ldr	r3, [pc, #24]	; (8005bd4 <vTaskDelay+0x64>)
 8005bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bbe:	601a      	str	r2, [r3, #0]
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bc8:	bf00      	nop
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	20000750 	.word	0x20000750
 8005bd4:	e000ed04 	.word	0xe000ed04

08005bd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08a      	sub	sp, #40	; 0x28
 8005bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005be2:	2300      	movs	r3, #0
 8005be4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005be6:	463a      	mov	r2, r7
 8005be8:	1d39      	adds	r1, r7, #4
 8005bea:	f107 0308 	add.w	r3, r7, #8
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fb fa06 	bl	8001000 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005bf4:	6839      	ldr	r1, [r7, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	9202      	str	r2, [sp, #8]
 8005bfc:	9301      	str	r3, [sp, #4]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	2300      	movs	r3, #0
 8005c04:	460a      	mov	r2, r1
 8005c06:	4921      	ldr	r1, [pc, #132]	; (8005c8c <vTaskStartScheduler+0xb4>)
 8005c08:	4821      	ldr	r0, [pc, #132]	; (8005c90 <vTaskStartScheduler+0xb8>)
 8005c0a:	f7ff fe07 	bl	800581c <xTaskCreateStatic>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	4a20      	ldr	r2, [pc, #128]	; (8005c94 <vTaskStartScheduler+0xbc>)
 8005c12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c14:	4b1f      	ldr	r3, [pc, #124]	; (8005c94 <vTaskStartScheduler+0xbc>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	e001      	b.n	8005c26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c22:	2300      	movs	r3, #0
 8005c24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d11b      	bne.n	8005c64 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	613b      	str	r3, [r7, #16]
}
 8005c3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c40:	4b15      	ldr	r3, [pc, #84]	; (8005c98 <vTaskStartScheduler+0xc0>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	334c      	adds	r3, #76	; 0x4c
 8005c46:	4a15      	ldr	r2, [pc, #84]	; (8005c9c <vTaskStartScheduler+0xc4>)
 8005c48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c4a:	4b15      	ldr	r3, [pc, #84]	; (8005ca0 <vTaskStartScheduler+0xc8>)
 8005c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c52:	4b14      	ldr	r3, [pc, #80]	; (8005ca4 <vTaskStartScheduler+0xcc>)
 8005c54:	2201      	movs	r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c58:	4b13      	ldr	r3, [pc, #76]	; (8005ca8 <vTaskStartScheduler+0xd0>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c5e:	f000 fe77 	bl	8006950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c62:	e00e      	b.n	8005c82 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6a:	d10a      	bne.n	8005c82 <vTaskStartScheduler+0xaa>
	__asm volatile
 8005c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c70:	f383 8811 	msr	BASEPRI, r3
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	60fb      	str	r3, [r7, #12]
}
 8005c7e:	bf00      	nop
 8005c80:	e7fe      	b.n	8005c80 <vTaskStartScheduler+0xa8>
}
 8005c82:	bf00      	nop
 8005c84:	3718      	adds	r7, #24
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	0800bc78 	.word	0x0800bc78
 8005c90:	08006249 	.word	0x08006249
 8005c94:	2000074c 	.word	0x2000074c
 8005c98:	20000628 	.word	0x20000628
 8005c9c:	2000006c 	.word	0x2000006c
 8005ca0:	20000748 	.word	0x20000748
 8005ca4:	20000734 	.word	0x20000734
 8005ca8:	2000072c 	.word	0x2000072c

08005cac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005cb0:	4b04      	ldr	r3, [pc, #16]	; (8005cc4 <vTaskSuspendAll+0x18>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	4a03      	ldr	r2, [pc, #12]	; (8005cc4 <vTaskSuspendAll+0x18>)
 8005cb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cba:	bf00      	nop
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	20000750 	.word	0x20000750

08005cc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cd6:	4b41      	ldr	r3, [pc, #260]	; (8005ddc <xTaskResumeAll+0x114>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10a      	bne.n	8005cf4 <xTaskResumeAll+0x2c>
	__asm volatile
 8005cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce2:	f383 8811 	msr	BASEPRI, r3
 8005ce6:	f3bf 8f6f 	isb	sy
 8005cea:	f3bf 8f4f 	dsb	sy
 8005cee:	603b      	str	r3, [r7, #0]
}
 8005cf0:	bf00      	nop
 8005cf2:	e7fe      	b.n	8005cf2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005cf4:	f000 fece 	bl	8006a94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005cf8:	4b38      	ldr	r3, [pc, #224]	; (8005ddc <xTaskResumeAll+0x114>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	4a37      	ldr	r2, [pc, #220]	; (8005ddc <xTaskResumeAll+0x114>)
 8005d00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d02:	4b36      	ldr	r3, [pc, #216]	; (8005ddc <xTaskResumeAll+0x114>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d161      	bne.n	8005dce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d0a:	4b35      	ldr	r3, [pc, #212]	; (8005de0 <xTaskResumeAll+0x118>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d05d      	beq.n	8005dce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d12:	e02e      	b.n	8005d72 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d14:	4b33      	ldr	r3, [pc, #204]	; (8005de4 <xTaskResumeAll+0x11c>)
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	3318      	adds	r3, #24
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fe ffd7 	bl	8004cd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fe ffd2 	bl	8004cd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d34:	2201      	movs	r2, #1
 8005d36:	409a      	lsls	r2, r3
 8005d38:	4b2b      	ldr	r3, [pc, #172]	; (8005de8 <xTaskResumeAll+0x120>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	4a2a      	ldr	r2, [pc, #168]	; (8005de8 <xTaskResumeAll+0x120>)
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d46:	4613      	mov	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4413      	add	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4a27      	ldr	r2, [pc, #156]	; (8005dec <xTaskResumeAll+0x124>)
 8005d50:	441a      	add	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3304      	adds	r3, #4
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f7fe ff5e 	bl	8004c1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d62:	4b23      	ldr	r3, [pc, #140]	; (8005df0 <xTaskResumeAll+0x128>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d302      	bcc.n	8005d72 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005d6c:	4b21      	ldr	r3, [pc, #132]	; (8005df4 <xTaskResumeAll+0x12c>)
 8005d6e:	2201      	movs	r2, #1
 8005d70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d72:	4b1c      	ldr	r3, [pc, #112]	; (8005de4 <xTaskResumeAll+0x11c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1cc      	bne.n	8005d14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d80:	f000 fb1c 	bl	80063bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d84:	4b1c      	ldr	r3, [pc, #112]	; (8005df8 <xTaskResumeAll+0x130>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d010      	beq.n	8005db2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d90:	f000 f836 	bl	8005e00 <xTaskIncrementTick>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005d9a:	4b16      	ldr	r3, [pc, #88]	; (8005df4 <xTaskResumeAll+0x12c>)
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1f1      	bne.n	8005d90 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005dac:	4b12      	ldr	r3, [pc, #72]	; (8005df8 <xTaskResumeAll+0x130>)
 8005dae:	2200      	movs	r2, #0
 8005db0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005db2:	4b10      	ldr	r3, [pc, #64]	; (8005df4 <xTaskResumeAll+0x12c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d009      	beq.n	8005dce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005dbe:	4b0f      	ldr	r3, [pc, #60]	; (8005dfc <xTaskResumeAll+0x134>)
 8005dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dc4:	601a      	str	r2, [r3, #0]
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005dce:	f000 fe91 	bl	8006af4 <vPortExitCritical>

	return xAlreadyYielded;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	20000750 	.word	0x20000750
 8005de0:	20000728 	.word	0x20000728
 8005de4:	200006e8 	.word	0x200006e8
 8005de8:	20000730 	.word	0x20000730
 8005dec:	2000062c 	.word	0x2000062c
 8005df0:	20000628 	.word	0x20000628
 8005df4:	2000073c 	.word	0x2000073c
 8005df8:	20000738 	.word	0x20000738
 8005dfc:	e000ed04 	.word	0xe000ed04

08005e00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e0a:	4b4e      	ldr	r3, [pc, #312]	; (8005f44 <xTaskIncrementTick+0x144>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f040 808e 	bne.w	8005f30 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e14:	4b4c      	ldr	r3, [pc, #304]	; (8005f48 <xTaskIncrementTick+0x148>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e1c:	4a4a      	ldr	r2, [pc, #296]	; (8005f48 <xTaskIncrementTick+0x148>)
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d120      	bne.n	8005e6a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e28:	4b48      	ldr	r3, [pc, #288]	; (8005f4c <xTaskIncrementTick+0x14c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00a      	beq.n	8005e48 <xTaskIncrementTick+0x48>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	603b      	str	r3, [r7, #0]
}
 8005e44:	bf00      	nop
 8005e46:	e7fe      	b.n	8005e46 <xTaskIncrementTick+0x46>
 8005e48:	4b40      	ldr	r3, [pc, #256]	; (8005f4c <xTaskIncrementTick+0x14c>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	4b40      	ldr	r3, [pc, #256]	; (8005f50 <xTaskIncrementTick+0x150>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a3e      	ldr	r2, [pc, #248]	; (8005f4c <xTaskIncrementTick+0x14c>)
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	4a3e      	ldr	r2, [pc, #248]	; (8005f50 <xTaskIncrementTick+0x150>)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6013      	str	r3, [r2, #0]
 8005e5c:	4b3d      	ldr	r3, [pc, #244]	; (8005f54 <xTaskIncrementTick+0x154>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3301      	adds	r3, #1
 8005e62:	4a3c      	ldr	r2, [pc, #240]	; (8005f54 <xTaskIncrementTick+0x154>)
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	f000 faa9 	bl	80063bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e6a:	4b3b      	ldr	r3, [pc, #236]	; (8005f58 <xTaskIncrementTick+0x158>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d348      	bcc.n	8005f06 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e74:	4b35      	ldr	r3, [pc, #212]	; (8005f4c <xTaskIncrementTick+0x14c>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d104      	bne.n	8005e88 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e7e:	4b36      	ldr	r3, [pc, #216]	; (8005f58 <xTaskIncrementTick+0x158>)
 8005e80:	f04f 32ff 	mov.w	r2, #4294967295
 8005e84:	601a      	str	r2, [r3, #0]
					break;
 8005e86:	e03e      	b.n	8005f06 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e88:	4b30      	ldr	r3, [pc, #192]	; (8005f4c <xTaskIncrementTick+0x14c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d203      	bcs.n	8005ea8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005ea0:	4a2d      	ldr	r2, [pc, #180]	; (8005f58 <xTaskIncrementTick+0x158>)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ea6:	e02e      	b.n	8005f06 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	3304      	adds	r3, #4
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe ff11 	bl	8004cd4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d004      	beq.n	8005ec4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	3318      	adds	r3, #24
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fe ff08 	bl	8004cd4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec8:	2201      	movs	r2, #1
 8005eca:	409a      	lsls	r2, r3
 8005ecc:	4b23      	ldr	r3, [pc, #140]	; (8005f5c <xTaskIncrementTick+0x15c>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	4a22      	ldr	r2, [pc, #136]	; (8005f5c <xTaskIncrementTick+0x15c>)
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eda:	4613      	mov	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4a1f      	ldr	r2, [pc, #124]	; (8005f60 <xTaskIncrementTick+0x160>)
 8005ee4:	441a      	add	r2, r3
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	3304      	adds	r3, #4
 8005eea:	4619      	mov	r1, r3
 8005eec:	4610      	mov	r0, r2
 8005eee:	f7fe fe94 	bl	8004c1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ef6:	4b1b      	ldr	r3, [pc, #108]	; (8005f64 <xTaskIncrementTick+0x164>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d3b9      	bcc.n	8005e74 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005f00:	2301      	movs	r3, #1
 8005f02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f04:	e7b6      	b.n	8005e74 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f06:	4b17      	ldr	r3, [pc, #92]	; (8005f64 <xTaskIncrementTick+0x164>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f0c:	4914      	ldr	r1, [pc, #80]	; (8005f60 <xTaskIncrementTick+0x160>)
 8005f0e:	4613      	mov	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4413      	add	r3, r2
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	440b      	add	r3, r1
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d901      	bls.n	8005f22 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f22:	4b11      	ldr	r3, [pc, #68]	; (8005f68 <xTaskIncrementTick+0x168>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d007      	beq.n	8005f3a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e004      	b.n	8005f3a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f30:	4b0e      	ldr	r3, [pc, #56]	; (8005f6c <xTaskIncrementTick+0x16c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	3301      	adds	r3, #1
 8005f36:	4a0d      	ldr	r2, [pc, #52]	; (8005f6c <xTaskIncrementTick+0x16c>)
 8005f38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f3a:	697b      	ldr	r3, [r7, #20]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	20000750 	.word	0x20000750
 8005f48:	2000072c 	.word	0x2000072c
 8005f4c:	200006e0 	.word	0x200006e0
 8005f50:	200006e4 	.word	0x200006e4
 8005f54:	20000740 	.word	0x20000740
 8005f58:	20000748 	.word	0x20000748
 8005f5c:	20000730 	.word	0x20000730
 8005f60:	2000062c 	.word	0x2000062c
 8005f64:	20000628 	.word	0x20000628
 8005f68:	2000073c 	.word	0x2000073c
 8005f6c:	20000738 	.word	0x20000738

08005f70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f76:	4b29      	ldr	r3, [pc, #164]	; (800601c <vTaskSwitchContext+0xac>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f7e:	4b28      	ldr	r3, [pc, #160]	; (8006020 <vTaskSwitchContext+0xb0>)
 8005f80:	2201      	movs	r2, #1
 8005f82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f84:	e044      	b.n	8006010 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005f86:	4b26      	ldr	r3, [pc, #152]	; (8006020 <vTaskSwitchContext+0xb0>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f8c:	4b25      	ldr	r3, [pc, #148]	; (8006024 <vTaskSwitchContext+0xb4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	fab3 f383 	clz	r3, r3
 8005f98:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f9a:	7afb      	ldrb	r3, [r7, #11]
 8005f9c:	f1c3 031f 	rsb	r3, r3, #31
 8005fa0:	617b      	str	r3, [r7, #20]
 8005fa2:	4921      	ldr	r1, [pc, #132]	; (8006028 <vTaskSwitchContext+0xb8>)
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	440b      	add	r3, r1
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10a      	bne.n	8005fcc <vTaskSwitchContext+0x5c>
	__asm volatile
 8005fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fba:	f383 8811 	msr	BASEPRI, r3
 8005fbe:	f3bf 8f6f 	isb	sy
 8005fc2:	f3bf 8f4f 	dsb	sy
 8005fc6:	607b      	str	r3, [r7, #4]
}
 8005fc8:	bf00      	nop
 8005fca:	e7fe      	b.n	8005fca <vTaskSwitchContext+0x5a>
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4a14      	ldr	r2, [pc, #80]	; (8006028 <vTaskSwitchContext+0xb8>)
 8005fd8:	4413      	add	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	605a      	str	r2, [r3, #4]
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	685a      	ldr	r2, [r3, #4]
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	3308      	adds	r3, #8
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d104      	bne.n	8005ffc <vTaskSwitchContext+0x8c>
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	605a      	str	r2, [r3, #4]
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	4a0a      	ldr	r2, [pc, #40]	; (800602c <vTaskSwitchContext+0xbc>)
 8006004:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006006:	4b09      	ldr	r3, [pc, #36]	; (800602c <vTaskSwitchContext+0xbc>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	334c      	adds	r3, #76	; 0x4c
 800600c:	4a08      	ldr	r2, [pc, #32]	; (8006030 <vTaskSwitchContext+0xc0>)
 800600e:	6013      	str	r3, [r2, #0]
}
 8006010:	bf00      	nop
 8006012:	371c      	adds	r7, #28
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr
 800601c:	20000750 	.word	0x20000750
 8006020:	2000073c 	.word	0x2000073c
 8006024:	20000730 	.word	0x20000730
 8006028:	2000062c 	.word	0x2000062c
 800602c:	20000628 	.word	0x20000628
 8006030:	2000006c 	.word	0x2000006c

08006034 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10a      	bne.n	800605a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006048:	f383 8811 	msr	BASEPRI, r3
 800604c:	f3bf 8f6f 	isb	sy
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	60fb      	str	r3, [r7, #12]
}
 8006056:	bf00      	nop
 8006058:	e7fe      	b.n	8006058 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800605a:	4b07      	ldr	r3, [pc, #28]	; (8006078 <vTaskPlaceOnEventList+0x44>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3318      	adds	r3, #24
 8006060:	4619      	mov	r1, r3
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7fe fdfd 	bl	8004c62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006068:	2101      	movs	r1, #1
 800606a:	6838      	ldr	r0, [r7, #0]
 800606c:	f000 fb82 	bl	8006774 <prvAddCurrentTaskToDelayedList>
}
 8006070:	bf00      	nop
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20000628 	.word	0x20000628

0800607c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10a      	bne.n	80060a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006096:	f383 8811 	msr	BASEPRI, r3
 800609a:	f3bf 8f6f 	isb	sy
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	60fb      	str	r3, [r7, #12]
}
 80060a4:	bf00      	nop
 80060a6:	e7fe      	b.n	80060a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	3318      	adds	r3, #24
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7fe fe11 	bl	8004cd4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060b2:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <xTaskRemoveFromEventList+0xac>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d11c      	bne.n	80060f4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	3304      	adds	r3, #4
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fe fe08 	bl	8004cd4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c8:	2201      	movs	r2, #1
 80060ca:	409a      	lsls	r2, r3
 80060cc:	4b17      	ldr	r3, [pc, #92]	; (800612c <xTaskRemoveFromEventList+0xb0>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	4a16      	ldr	r2, [pc, #88]	; (800612c <xTaskRemoveFromEventList+0xb0>)
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060da:	4613      	mov	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	4413      	add	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4a13      	ldr	r2, [pc, #76]	; (8006130 <xTaskRemoveFromEventList+0xb4>)
 80060e4:	441a      	add	r2, r3
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	3304      	adds	r3, #4
 80060ea:	4619      	mov	r1, r3
 80060ec:	4610      	mov	r0, r2
 80060ee:	f7fe fd94 	bl	8004c1a <vListInsertEnd>
 80060f2:	e005      	b.n	8006100 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	3318      	adds	r3, #24
 80060f8:	4619      	mov	r1, r3
 80060fa:	480e      	ldr	r0, [pc, #56]	; (8006134 <xTaskRemoveFromEventList+0xb8>)
 80060fc:	f7fe fd8d 	bl	8004c1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	4b0c      	ldr	r3, [pc, #48]	; (8006138 <xTaskRemoveFromEventList+0xbc>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610a:	429a      	cmp	r2, r3
 800610c:	d905      	bls.n	800611a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006112:	4b0a      	ldr	r3, [pc, #40]	; (800613c <xTaskRemoveFromEventList+0xc0>)
 8006114:	2201      	movs	r2, #1
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	e001      	b.n	800611e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800611a:	2300      	movs	r3, #0
 800611c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800611e:	697b      	ldr	r3, [r7, #20]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3718      	adds	r7, #24
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	20000750 	.word	0x20000750
 800612c:	20000730 	.word	0x20000730
 8006130:	2000062c 	.word	0x2000062c
 8006134:	200006e8 	.word	0x200006e8
 8006138:	20000628 	.word	0x20000628
 800613c:	2000073c 	.word	0x2000073c

08006140 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006148:	4b06      	ldr	r3, [pc, #24]	; (8006164 <vTaskInternalSetTimeOutState+0x24>)
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006150:	4b05      	ldr	r3, [pc, #20]	; (8006168 <vTaskInternalSetTimeOutState+0x28>)
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	605a      	str	r2, [r3, #4]
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	20000740 	.word	0x20000740
 8006168:	2000072c 	.word	0x2000072c

0800616c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10a      	bne.n	8006192 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	613b      	str	r3, [r7, #16]
}
 800618e:	bf00      	nop
 8006190:	e7fe      	b.n	8006190 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60fb      	str	r3, [r7, #12]
}
 80061aa:	bf00      	nop
 80061ac:	e7fe      	b.n	80061ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80061ae:	f000 fc71 	bl	8006a94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80061b2:	4b1d      	ldr	r3, [pc, #116]	; (8006228 <xTaskCheckForTimeOut+0xbc>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d102      	bne.n	80061d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061cc:	2300      	movs	r3, #0
 80061ce:	61fb      	str	r3, [r7, #28]
 80061d0:	e023      	b.n	800621a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	4b15      	ldr	r3, [pc, #84]	; (800622c <xTaskCheckForTimeOut+0xc0>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d007      	beq.n	80061ee <xTaskCheckForTimeOut+0x82>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d302      	bcc.n	80061ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061e8:	2301      	movs	r3, #1
 80061ea:	61fb      	str	r3, [r7, #28]
 80061ec:	e015      	b.n	800621a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d20b      	bcs.n	8006210 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	1ad2      	subs	r2, r2, r3
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff ff9b 	bl	8006140 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800620a:	2300      	movs	r3, #0
 800620c:	61fb      	str	r3, [r7, #28]
 800620e:	e004      	b.n	800621a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2200      	movs	r2, #0
 8006214:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006216:	2301      	movs	r3, #1
 8006218:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800621a:	f000 fc6b 	bl	8006af4 <vPortExitCritical>

	return xReturn;
 800621e:	69fb      	ldr	r3, [r7, #28]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	2000072c 	.word	0x2000072c
 800622c:	20000740 	.word	0x20000740

08006230 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006234:	4b03      	ldr	r3, [pc, #12]	; (8006244 <vTaskMissedYield+0x14>)
 8006236:	2201      	movs	r2, #1
 8006238:	601a      	str	r2, [r3, #0]
}
 800623a:	bf00      	nop
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr
 8006244:	2000073c 	.word	0x2000073c

08006248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006250:	f000 f852 	bl	80062f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006254:	4b06      	ldr	r3, [pc, #24]	; (8006270 <prvIdleTask+0x28>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d9f9      	bls.n	8006250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800625c:	4b05      	ldr	r3, [pc, #20]	; (8006274 <prvIdleTask+0x2c>)
 800625e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800626c:	e7f0      	b.n	8006250 <prvIdleTask+0x8>
 800626e:	bf00      	nop
 8006270:	2000062c 	.word	0x2000062c
 8006274:	e000ed04 	.word	0xe000ed04

08006278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800627e:	2300      	movs	r3, #0
 8006280:	607b      	str	r3, [r7, #4]
 8006282:	e00c      	b.n	800629e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	4613      	mov	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4413      	add	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4a12      	ldr	r2, [pc, #72]	; (80062d8 <prvInitialiseTaskLists+0x60>)
 8006290:	4413      	add	r3, r2
 8006292:	4618      	mov	r0, r3
 8006294:	f7fe fc94 	bl	8004bc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3301      	adds	r3, #1
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b06      	cmp	r3, #6
 80062a2:	d9ef      	bls.n	8006284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062a4:	480d      	ldr	r0, [pc, #52]	; (80062dc <prvInitialiseTaskLists+0x64>)
 80062a6:	f7fe fc8b 	bl	8004bc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062aa:	480d      	ldr	r0, [pc, #52]	; (80062e0 <prvInitialiseTaskLists+0x68>)
 80062ac:	f7fe fc88 	bl	8004bc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062b0:	480c      	ldr	r0, [pc, #48]	; (80062e4 <prvInitialiseTaskLists+0x6c>)
 80062b2:	f7fe fc85 	bl	8004bc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062b6:	480c      	ldr	r0, [pc, #48]	; (80062e8 <prvInitialiseTaskLists+0x70>)
 80062b8:	f7fe fc82 	bl	8004bc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062bc:	480b      	ldr	r0, [pc, #44]	; (80062ec <prvInitialiseTaskLists+0x74>)
 80062be:	f7fe fc7f 	bl	8004bc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062c2:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <prvInitialiseTaskLists+0x78>)
 80062c4:	4a05      	ldr	r2, [pc, #20]	; (80062dc <prvInitialiseTaskLists+0x64>)
 80062c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062c8:	4b0a      	ldr	r3, [pc, #40]	; (80062f4 <prvInitialiseTaskLists+0x7c>)
 80062ca:	4a05      	ldr	r2, [pc, #20]	; (80062e0 <prvInitialiseTaskLists+0x68>)
 80062cc:	601a      	str	r2, [r3, #0]
}
 80062ce:	bf00      	nop
 80062d0:	3708      	adds	r7, #8
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	2000062c 	.word	0x2000062c
 80062dc:	200006b8 	.word	0x200006b8
 80062e0:	200006cc 	.word	0x200006cc
 80062e4:	200006e8 	.word	0x200006e8
 80062e8:	200006fc 	.word	0x200006fc
 80062ec:	20000714 	.word	0x20000714
 80062f0:	200006e0 	.word	0x200006e0
 80062f4:	200006e4 	.word	0x200006e4

080062f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062fe:	e019      	b.n	8006334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006300:	f000 fbc8 	bl	8006a94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006304:	4b10      	ldr	r3, [pc, #64]	; (8006348 <prvCheckTasksWaitingTermination+0x50>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	4618      	mov	r0, r3
 8006312:	f7fe fcdf 	bl	8004cd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006316:	4b0d      	ldr	r3, [pc, #52]	; (800634c <prvCheckTasksWaitingTermination+0x54>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3b01      	subs	r3, #1
 800631c:	4a0b      	ldr	r2, [pc, #44]	; (800634c <prvCheckTasksWaitingTermination+0x54>)
 800631e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006320:	4b0b      	ldr	r3, [pc, #44]	; (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3b01      	subs	r3, #1
 8006326:	4a0a      	ldr	r2, [pc, #40]	; (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800632a:	f000 fbe3 	bl	8006af4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f810 	bl	8006354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006334:	4b06      	ldr	r3, [pc, #24]	; (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e1      	bne.n	8006300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	3708      	adds	r7, #8
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	200006fc 	.word	0x200006fc
 800634c:	20000728 	.word	0x20000728
 8006350:	20000710 	.word	0x20000710

08006354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	334c      	adds	r3, #76	; 0x4c
 8006360:	4618      	mov	r0, r3
 8006362:	f002 f80b 	bl	800837c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800636c:	2b00      	cmp	r3, #0
 800636e:	d108      	bne.n	8006382 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fd7b 	bl	8006e70 <vPortFree>
				vPortFree( pxTCB );
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fd78 	bl	8006e70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006380:	e018      	b.n	80063b4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006388:	2b01      	cmp	r3, #1
 800638a:	d103      	bne.n	8006394 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 fd6f 	bl	8006e70 <vPortFree>
	}
 8006392:	e00f      	b.n	80063b4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800639a:	2b02      	cmp	r3, #2
 800639c:	d00a      	beq.n	80063b4 <prvDeleteTCB+0x60>
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	60fb      	str	r3, [r7, #12]
}
 80063b0:	bf00      	nop
 80063b2:	e7fe      	b.n	80063b2 <prvDeleteTCB+0x5e>
	}
 80063b4:	bf00      	nop
 80063b6:	3710      	adds	r7, #16
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063c2:	4b0c      	ldr	r3, [pc, #48]	; (80063f4 <prvResetNextTaskUnblockTime+0x38>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d104      	bne.n	80063d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063cc:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <prvResetNextTaskUnblockTime+0x3c>)
 80063ce:	f04f 32ff 	mov.w	r2, #4294967295
 80063d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063d4:	e008      	b.n	80063e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063d6:	4b07      	ldr	r3, [pc, #28]	; (80063f4 <prvResetNextTaskUnblockTime+0x38>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	4a04      	ldr	r2, [pc, #16]	; (80063f8 <prvResetNextTaskUnblockTime+0x3c>)
 80063e6:	6013      	str	r3, [r2, #0]
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr
 80063f4:	200006e0 	.word	0x200006e0
 80063f8:	20000748 	.word	0x20000748

080063fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006402:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <xTaskGetSchedulerState+0x34>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d102      	bne.n	8006410 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800640a:	2301      	movs	r3, #1
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	e008      	b.n	8006422 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006410:	4b08      	ldr	r3, [pc, #32]	; (8006434 <xTaskGetSchedulerState+0x38>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006418:	2302      	movs	r3, #2
 800641a:	607b      	str	r3, [r7, #4]
 800641c:	e001      	b.n	8006422 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800641e:	2300      	movs	r3, #0
 8006420:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006422:	687b      	ldr	r3, [r7, #4]
	}
 8006424:	4618      	mov	r0, r3
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr
 8006430:	20000734 	.word	0x20000734
 8006434:	20000750 	.word	0x20000750

08006438 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d05e      	beq.n	800650c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006452:	4b31      	ldr	r3, [pc, #196]	; (8006518 <xTaskPriorityInherit+0xe0>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006458:	429a      	cmp	r2, r3
 800645a:	d24e      	bcs.n	80064fa <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	2b00      	cmp	r3, #0
 8006462:	db06      	blt.n	8006472 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006464:	4b2c      	ldr	r3, [pc, #176]	; (8006518 <xTaskPriorityInherit+0xe0>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646a:	f1c3 0207 	rsb	r2, r3, #7
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	6959      	ldr	r1, [r3, #20]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4a26      	ldr	r2, [pc, #152]	; (800651c <xTaskPriorityInherit+0xe4>)
 8006484:	4413      	add	r3, r2
 8006486:	4299      	cmp	r1, r3
 8006488:	d12f      	bne.n	80064ea <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	3304      	adds	r3, #4
 800648e:	4618      	mov	r0, r3
 8006490:	f7fe fc20 	bl	8004cd4 <uxListRemove>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10a      	bne.n	80064b0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649e:	2201      	movs	r2, #1
 80064a0:	fa02 f303 	lsl.w	r3, r2, r3
 80064a4:	43da      	mvns	r2, r3
 80064a6:	4b1e      	ldr	r3, [pc, #120]	; (8006520 <xTaskPriorityInherit+0xe8>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4013      	ands	r3, r2
 80064ac:	4a1c      	ldr	r2, [pc, #112]	; (8006520 <xTaskPriorityInherit+0xe8>)
 80064ae:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064b0:	4b19      	ldr	r3, [pc, #100]	; (8006518 <xTaskPriorityInherit+0xe0>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064be:	2201      	movs	r2, #1
 80064c0:	409a      	lsls	r2, r3
 80064c2:	4b17      	ldr	r3, [pc, #92]	; (8006520 <xTaskPriorityInherit+0xe8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	4a15      	ldr	r2, [pc, #84]	; (8006520 <xTaskPriorityInherit+0xe8>)
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d0:	4613      	mov	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4a10      	ldr	r2, [pc, #64]	; (800651c <xTaskPriorityInherit+0xe4>)
 80064da:	441a      	add	r2, r3
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	3304      	adds	r3, #4
 80064e0:	4619      	mov	r1, r3
 80064e2:	4610      	mov	r0, r2
 80064e4:	f7fe fb99 	bl	8004c1a <vListInsertEnd>
 80064e8:	e004      	b.n	80064f4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064ea:	4b0b      	ldr	r3, [pc, #44]	; (8006518 <xTaskPriorityInherit+0xe0>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80064f4:	2301      	movs	r3, #1
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	e008      	b.n	800650c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064fe:	4b06      	ldr	r3, [pc, #24]	; (8006518 <xTaskPriorityInherit+0xe0>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006504:	429a      	cmp	r2, r3
 8006506:	d201      	bcs.n	800650c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006508:	2301      	movs	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800650c:	68fb      	ldr	r3, [r7, #12]
	}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	20000628 	.word	0x20000628
 800651c:	2000062c 	.word	0x2000062c
 8006520:	20000730 	.word	0x20000730

08006524 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d06e      	beq.n	8006618 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800653a:	4b3a      	ldr	r3, [pc, #232]	; (8006624 <xTaskPriorityDisinherit+0x100>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	429a      	cmp	r2, r3
 8006542:	d00a      	beq.n	800655a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	60fb      	str	r3, [r7, #12]
}
 8006556:	bf00      	nop
 8006558:	e7fe      	b.n	8006558 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	60bb      	str	r3, [r7, #8]
}
 8006574:	bf00      	nop
 8006576:	e7fe      	b.n	8006576 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800657c:	1e5a      	subs	r2, r3, #1
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800658a:	429a      	cmp	r2, r3
 800658c:	d044      	beq.n	8006618 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006592:	2b00      	cmp	r3, #0
 8006594:	d140      	bne.n	8006618 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	3304      	adds	r3, #4
 800659a:	4618      	mov	r0, r3
 800659c:	f7fe fb9a 	bl	8004cd4 <uxListRemove>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d115      	bne.n	80065d2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065aa:	491f      	ldr	r1, [pc, #124]	; (8006628 <xTaskPriorityDisinherit+0x104>)
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	440b      	add	r3, r1
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <xTaskPriorityDisinherit+0xae>
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	2201      	movs	r2, #1
 80065c2:	fa02 f303 	lsl.w	r3, r2, r3
 80065c6:	43da      	mvns	r2, r3
 80065c8:	4b18      	ldr	r3, [pc, #96]	; (800662c <xTaskPriorityDisinherit+0x108>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4013      	ands	r3, r2
 80065ce:	4a17      	ldr	r2, [pc, #92]	; (800662c <xTaskPriorityDisinherit+0x108>)
 80065d0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065de:	f1c3 0207 	rsb	r2, r3, #7
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ea:	2201      	movs	r2, #1
 80065ec:	409a      	lsls	r2, r3
 80065ee:	4b0f      	ldr	r3, [pc, #60]	; (800662c <xTaskPriorityDisinherit+0x108>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	4a0d      	ldr	r2, [pc, #52]	; (800662c <xTaskPriorityDisinherit+0x108>)
 80065f6:	6013      	str	r3, [r2, #0]
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	4a08      	ldr	r2, [pc, #32]	; (8006628 <xTaskPriorityDisinherit+0x104>)
 8006606:	441a      	add	r2, r3
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	3304      	adds	r3, #4
 800660c:	4619      	mov	r1, r3
 800660e:	4610      	mov	r0, r2
 8006610:	f7fe fb03 	bl	8004c1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006614:	2301      	movs	r3, #1
 8006616:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006618:	697b      	ldr	r3, [r7, #20]
	}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	20000628 	.word	0x20000628
 8006628:	2000062c 	.word	0x2000062c
 800662c:	20000730 	.word	0x20000730

08006630 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006630:	b580      	push	{r7, lr}
 8006632:	b088      	sub	sp, #32
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800663e:	2301      	movs	r3, #1
 8006640:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d077      	beq.n	8006738 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10a      	bne.n	8006666 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	60fb      	str	r3, [r7, #12]
}
 8006662:	bf00      	nop
 8006664:	e7fe      	b.n	8006664 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	429a      	cmp	r2, r3
 800666e:	d902      	bls.n	8006676 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	61fb      	str	r3, [r7, #28]
 8006674:	e002      	b.n	800667c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800667a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006680:	69fa      	ldr	r2, [r7, #28]
 8006682:	429a      	cmp	r2, r3
 8006684:	d058      	beq.n	8006738 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	429a      	cmp	r2, r3
 800668e:	d153      	bne.n	8006738 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006690:	4b2b      	ldr	r3, [pc, #172]	; (8006740 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69ba      	ldr	r2, [r7, #24]
 8006696:	429a      	cmp	r2, r3
 8006698:	d10a      	bne.n	80066b0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800669a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800669e:	f383 8811 	msr	BASEPRI, r3
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	f3bf 8f4f 	dsb	sy
 80066aa:	60bb      	str	r3, [r7, #8]
}
 80066ac:	bf00      	nop
 80066ae:	e7fe      	b.n	80066ae <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	69fa      	ldr	r2, [r7, #28]
 80066ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	db04      	blt.n	80066ce <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f1c3 0207 	rsb	r2, r3, #7
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	6959      	ldr	r1, [r3, #20]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	4613      	mov	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	4a19      	ldr	r2, [pc, #100]	; (8006744 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80066de:	4413      	add	r3, r2
 80066e0:	4299      	cmp	r1, r3
 80066e2:	d129      	bne.n	8006738 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	3304      	adds	r3, #4
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7fe faf3 	bl	8004cd4 <uxListRemove>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10a      	bne.n	800670a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f8:	2201      	movs	r2, #1
 80066fa:	fa02 f303 	lsl.w	r3, r2, r3
 80066fe:	43da      	mvns	r2, r3
 8006700:	4b11      	ldr	r3, [pc, #68]	; (8006748 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4013      	ands	r3, r2
 8006706:	4a10      	ldr	r2, [pc, #64]	; (8006748 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006708:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670e:	2201      	movs	r2, #1
 8006710:	409a      	lsls	r2, r3
 8006712:	4b0d      	ldr	r3, [pc, #52]	; (8006748 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4313      	orrs	r3, r2
 8006718:	4a0b      	ldr	r2, [pc, #44]	; (8006748 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800671a:	6013      	str	r3, [r2, #0]
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4a06      	ldr	r2, [pc, #24]	; (8006744 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800672a:	441a      	add	r2, r3
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	3304      	adds	r3, #4
 8006730:	4619      	mov	r1, r3
 8006732:	4610      	mov	r0, r2
 8006734:	f7fe fa71 	bl	8004c1a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006738:	bf00      	nop
 800673a:	3720      	adds	r7, #32
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	20000628 	.word	0x20000628
 8006744:	2000062c 	.word	0x2000062c
 8006748:	20000730 	.word	0x20000730

0800674c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006750:	4b07      	ldr	r3, [pc, #28]	; (8006770 <pvTaskIncrementMutexHeldCount+0x24>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d004      	beq.n	8006762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <pvTaskIncrementMutexHeldCount+0x24>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800675e:	3201      	adds	r2, #1
 8006760:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006762:	4b03      	ldr	r3, [pc, #12]	; (8006770 <pvTaskIncrementMutexHeldCount+0x24>)
 8006764:	681b      	ldr	r3, [r3, #0]
	}
 8006766:	4618      	mov	r0, r3
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	20000628 	.word	0x20000628

08006774 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800677e:	4b29      	ldr	r3, [pc, #164]	; (8006824 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006784:	4b28      	ldr	r3, [pc, #160]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3304      	adds	r3, #4
 800678a:	4618      	mov	r0, r3
 800678c:	f7fe faa2 	bl	8004cd4 <uxListRemove>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10b      	bne.n	80067ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006796:	4b24      	ldr	r3, [pc, #144]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679c:	2201      	movs	r2, #1
 800679e:	fa02 f303 	lsl.w	r3, r2, r3
 80067a2:	43da      	mvns	r2, r3
 80067a4:	4b21      	ldr	r3, [pc, #132]	; (800682c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4013      	ands	r3, r2
 80067aa:	4a20      	ldr	r2, [pc, #128]	; (800682c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b4:	d10a      	bne.n	80067cc <prvAddCurrentTaskToDelayedList+0x58>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d007      	beq.n	80067cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067bc:	4b1a      	ldr	r3, [pc, #104]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3304      	adds	r3, #4
 80067c2:	4619      	mov	r1, r3
 80067c4:	481a      	ldr	r0, [pc, #104]	; (8006830 <prvAddCurrentTaskToDelayedList+0xbc>)
 80067c6:	f7fe fa28 	bl	8004c1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067ca:	e026      	b.n	800681a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4413      	add	r3, r2
 80067d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067d4:	4b14      	ldr	r3, [pc, #80]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d209      	bcs.n	80067f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067e4:	4b13      	ldr	r3, [pc, #76]	; (8006834 <prvAddCurrentTaskToDelayedList+0xc0>)
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	4b0f      	ldr	r3, [pc, #60]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3304      	adds	r3, #4
 80067ee:	4619      	mov	r1, r3
 80067f0:	4610      	mov	r0, r2
 80067f2:	f7fe fa36 	bl	8004c62 <vListInsert>
}
 80067f6:	e010      	b.n	800681a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067f8:	4b0f      	ldr	r3, [pc, #60]	; (8006838 <prvAddCurrentTaskToDelayedList+0xc4>)
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	f7fe fa2c 	bl	8004c62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800680a:	4b0c      	ldr	r3, [pc, #48]	; (800683c <prvAddCurrentTaskToDelayedList+0xc8>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	d202      	bcs.n	800681a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006814:	4a09      	ldr	r2, [pc, #36]	; (800683c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	6013      	str	r3, [r2, #0]
}
 800681a:	bf00      	nop
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	2000072c 	.word	0x2000072c
 8006828:	20000628 	.word	0x20000628
 800682c:	20000730 	.word	0x20000730
 8006830:	20000714 	.word	0x20000714
 8006834:	200006e4 	.word	0x200006e4
 8006838:	200006e0 	.word	0x200006e0
 800683c:	20000748 	.word	0x20000748

08006840 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	3b04      	subs	r3, #4
 8006850:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006858:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	3b04      	subs	r3, #4
 800685e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f023 0201 	bic.w	r2, r3, #1
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3b04      	subs	r3, #4
 800686e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006870:	4a0c      	ldr	r2, [pc, #48]	; (80068a4 <pxPortInitialiseStack+0x64>)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	3b14      	subs	r3, #20
 800687a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3b04      	subs	r3, #4
 8006886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f06f 0202 	mvn.w	r2, #2
 800688e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	3b20      	subs	r3, #32
 8006894:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006896:	68fb      	ldr	r3, [r7, #12]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	080068a9 	.word	0x080068a9

080068a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068ae:	2300      	movs	r3, #0
 80068b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80068b2:	4b12      	ldr	r3, [pc, #72]	; (80068fc <prvTaskExitError+0x54>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ba:	d00a      	beq.n	80068d2 <prvTaskExitError+0x2a>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	60fb      	str	r3, [r7, #12]
}
 80068ce:	bf00      	nop
 80068d0:	e7fe      	b.n	80068d0 <prvTaskExitError+0x28>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	60bb      	str	r3, [r7, #8]
}
 80068e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80068e6:	bf00      	nop
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d0fc      	beq.n	80068e8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80068ee:	bf00      	nop
 80068f0:	bf00      	nop
 80068f2:	3714      	adds	r7, #20
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	20000010 	.word	0x20000010

08006900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006900:	4b07      	ldr	r3, [pc, #28]	; (8006920 <pxCurrentTCBConst2>)
 8006902:	6819      	ldr	r1, [r3, #0]
 8006904:	6808      	ldr	r0, [r1, #0]
 8006906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690a:	f380 8809 	msr	PSP, r0
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f04f 0000 	mov.w	r0, #0
 8006916:	f380 8811 	msr	BASEPRI, r0
 800691a:	4770      	bx	lr
 800691c:	f3af 8000 	nop.w

08006920 <pxCurrentTCBConst2>:
 8006920:	20000628 	.word	0x20000628
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006924:	bf00      	nop
 8006926:	bf00      	nop

08006928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006928:	4808      	ldr	r0, [pc, #32]	; (800694c <prvPortStartFirstTask+0x24>)
 800692a:	6800      	ldr	r0, [r0, #0]
 800692c:	6800      	ldr	r0, [r0, #0]
 800692e:	f380 8808 	msr	MSP, r0
 8006932:	f04f 0000 	mov.w	r0, #0
 8006936:	f380 8814 	msr	CONTROL, r0
 800693a:	b662      	cpsie	i
 800693c:	b661      	cpsie	f
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	df00      	svc	0
 8006948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800694a:	bf00      	nop
 800694c:	e000ed08 	.word	0xe000ed08

08006950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006956:	4b46      	ldr	r3, [pc, #280]	; (8006a70 <xPortStartScheduler+0x120>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a46      	ldr	r2, [pc, #280]	; (8006a74 <xPortStartScheduler+0x124>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d10a      	bne.n	8006976 <xPortStartScheduler+0x26>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	613b      	str	r3, [r7, #16]
}
 8006972:	bf00      	nop
 8006974:	e7fe      	b.n	8006974 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006976:	4b3e      	ldr	r3, [pc, #248]	; (8006a70 <xPortStartScheduler+0x120>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a3f      	ldr	r2, [pc, #252]	; (8006a78 <xPortStartScheduler+0x128>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d10a      	bne.n	8006996 <xPortStartScheduler+0x46>
	__asm volatile
 8006980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006984:	f383 8811 	msr	BASEPRI, r3
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	f3bf 8f4f 	dsb	sy
 8006990:	60fb      	str	r3, [r7, #12]
}
 8006992:	bf00      	nop
 8006994:	e7fe      	b.n	8006994 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006996:	4b39      	ldr	r3, [pc, #228]	; (8006a7c <xPortStartScheduler+0x12c>)
 8006998:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	22ff      	movs	r2, #255	; 0xff
 80069a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069b0:	78fb      	ldrb	r3, [r7, #3]
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80069b8:	b2da      	uxtb	r2, r3
 80069ba:	4b31      	ldr	r3, [pc, #196]	; (8006a80 <xPortStartScheduler+0x130>)
 80069bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069be:	4b31      	ldr	r3, [pc, #196]	; (8006a84 <xPortStartScheduler+0x134>)
 80069c0:	2207      	movs	r2, #7
 80069c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069c4:	e009      	b.n	80069da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80069c6:	4b2f      	ldr	r3, [pc, #188]	; (8006a84 <xPortStartScheduler+0x134>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	4a2d      	ldr	r2, [pc, #180]	; (8006a84 <xPortStartScheduler+0x134>)
 80069ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069d0:	78fb      	ldrb	r3, [r7, #3]
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069da:	78fb      	ldrb	r3, [r7, #3]
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e2:	2b80      	cmp	r3, #128	; 0x80
 80069e4:	d0ef      	beq.n	80069c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069e6:	4b27      	ldr	r3, [pc, #156]	; (8006a84 <xPortStartScheduler+0x134>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f1c3 0307 	rsb	r3, r3, #7
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	d00a      	beq.n	8006a08 <xPortStartScheduler+0xb8>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f6:	f383 8811 	msr	BASEPRI, r3
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	60bb      	str	r3, [r7, #8]
}
 8006a04:	bf00      	nop
 8006a06:	e7fe      	b.n	8006a06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a08:	4b1e      	ldr	r3, [pc, #120]	; (8006a84 <xPortStartScheduler+0x134>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	021b      	lsls	r3, r3, #8
 8006a0e:	4a1d      	ldr	r2, [pc, #116]	; (8006a84 <xPortStartScheduler+0x134>)
 8006a10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a12:	4b1c      	ldr	r3, [pc, #112]	; (8006a84 <xPortStartScheduler+0x134>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006a1a:	4a1a      	ldr	r2, [pc, #104]	; (8006a84 <xPortStartScheduler+0x134>)
 8006a1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	b2da      	uxtb	r2, r3
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a26:	4b18      	ldr	r3, [pc, #96]	; (8006a88 <xPortStartScheduler+0x138>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a17      	ldr	r2, [pc, #92]	; (8006a88 <xPortStartScheduler+0x138>)
 8006a2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a32:	4b15      	ldr	r3, [pc, #84]	; (8006a88 <xPortStartScheduler+0x138>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a14      	ldr	r2, [pc, #80]	; (8006a88 <xPortStartScheduler+0x138>)
 8006a38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006a3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a3e:	f000 f8dd 	bl	8006bfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a42:	4b12      	ldr	r3, [pc, #72]	; (8006a8c <xPortStartScheduler+0x13c>)
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a48:	f000 f8fc 	bl	8006c44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a4c:	4b10      	ldr	r3, [pc, #64]	; (8006a90 <xPortStartScheduler+0x140>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a0f      	ldr	r2, [pc, #60]	; (8006a90 <xPortStartScheduler+0x140>)
 8006a52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006a56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a58:	f7ff ff66 	bl	8006928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a5c:	f7ff fa88 	bl	8005f70 <vTaskSwitchContext>
	prvTaskExitError();
 8006a60:	f7ff ff22 	bl	80068a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	e000ed00 	.word	0xe000ed00
 8006a74:	410fc271 	.word	0x410fc271
 8006a78:	410fc270 	.word	0x410fc270
 8006a7c:	e000e400 	.word	0xe000e400
 8006a80:	20000754 	.word	0x20000754
 8006a84:	20000758 	.word	0x20000758
 8006a88:	e000ed20 	.word	0xe000ed20
 8006a8c:	20000010 	.word	0x20000010
 8006a90:	e000ef34 	.word	0xe000ef34

08006a94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	607b      	str	r3, [r7, #4]
}
 8006aac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006aae:	4b0f      	ldr	r3, [pc, #60]	; (8006aec <vPortEnterCritical+0x58>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	4a0d      	ldr	r2, [pc, #52]	; (8006aec <vPortEnterCritical+0x58>)
 8006ab6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	; (8006aec <vPortEnterCritical+0x58>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d10f      	bne.n	8006ae0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ac0:	4b0b      	ldr	r3, [pc, #44]	; (8006af0 <vPortEnterCritical+0x5c>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00a      	beq.n	8006ae0 <vPortEnterCritical+0x4c>
	__asm volatile
 8006aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ace:	f383 8811 	msr	BASEPRI, r3
 8006ad2:	f3bf 8f6f 	isb	sy
 8006ad6:	f3bf 8f4f 	dsb	sy
 8006ada:	603b      	str	r3, [r7, #0]
}
 8006adc:	bf00      	nop
 8006ade:	e7fe      	b.n	8006ade <vPortEnterCritical+0x4a>
	}
}
 8006ae0:	bf00      	nop
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr
 8006aec:	20000010 	.word	0x20000010
 8006af0:	e000ed04 	.word	0xe000ed04

08006af4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006afa:	4b12      	ldr	r3, [pc, #72]	; (8006b44 <vPortExitCritical+0x50>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d10a      	bne.n	8006b18 <vPortExitCritical+0x24>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	607b      	str	r3, [r7, #4]
}
 8006b14:	bf00      	nop
 8006b16:	e7fe      	b.n	8006b16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b18:	4b0a      	ldr	r3, [pc, #40]	; (8006b44 <vPortExitCritical+0x50>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	4a09      	ldr	r2, [pc, #36]	; (8006b44 <vPortExitCritical+0x50>)
 8006b20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b22:	4b08      	ldr	r3, [pc, #32]	; (8006b44 <vPortExitCritical+0x50>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d105      	bne.n	8006b36 <vPortExitCritical+0x42>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	f383 8811 	msr	BASEPRI, r3
}
 8006b34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20000010 	.word	0x20000010
	...

08006b50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b50:	f3ef 8009 	mrs	r0, PSP
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	4b15      	ldr	r3, [pc, #84]	; (8006bb0 <pxCurrentTCBConst>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	f01e 0f10 	tst.w	lr, #16
 8006b60:	bf08      	it	eq
 8006b62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b6a:	6010      	str	r0, [r2, #0]
 8006b6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006b74:	f380 8811 	msr	BASEPRI, r0
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f7ff f9f6 	bl	8005f70 <vTaskSwitchContext>
 8006b84:	f04f 0000 	mov.w	r0, #0
 8006b88:	f380 8811 	msr	BASEPRI, r0
 8006b8c:	bc09      	pop	{r0, r3}
 8006b8e:	6819      	ldr	r1, [r3, #0]
 8006b90:	6808      	ldr	r0, [r1, #0]
 8006b92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b96:	f01e 0f10 	tst.w	lr, #16
 8006b9a:	bf08      	it	eq
 8006b9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ba0:	f380 8809 	msr	PSP, r0
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	f3af 8000 	nop.w

08006bb0 <pxCurrentTCBConst>:
 8006bb0:	20000628 	.word	0x20000628
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006bb4:	bf00      	nop
 8006bb6:	bf00      	nop

08006bb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	607b      	str	r3, [r7, #4]
}
 8006bd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006bd2:	f7ff f915 	bl	8005e00 <xTaskIncrementTick>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d003      	beq.n	8006be4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bdc:	4b06      	ldr	r3, [pc, #24]	; (8006bf8 <SysTick_Handler+0x40>)
 8006bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	2300      	movs	r3, #0
 8006be6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f383 8811 	msr	BASEPRI, r3
}
 8006bee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006bf0:	bf00      	nop
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	e000ed04 	.word	0xe000ed04

08006bfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c00:	4b0b      	ldr	r3, [pc, #44]	; (8006c30 <vPortSetupTimerInterrupt+0x34>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c06:	4b0b      	ldr	r3, [pc, #44]	; (8006c34 <vPortSetupTimerInterrupt+0x38>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c0c:	4b0a      	ldr	r3, [pc, #40]	; (8006c38 <vPortSetupTimerInterrupt+0x3c>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a0a      	ldr	r2, [pc, #40]	; (8006c3c <vPortSetupTimerInterrupt+0x40>)
 8006c12:	fba2 2303 	umull	r2, r3, r2, r3
 8006c16:	099b      	lsrs	r3, r3, #6
 8006c18:	4a09      	ldr	r2, [pc, #36]	; (8006c40 <vPortSetupTimerInterrupt+0x44>)
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c1e:	4b04      	ldr	r3, [pc, #16]	; (8006c30 <vPortSetupTimerInterrupt+0x34>)
 8006c20:	2207      	movs	r2, #7
 8006c22:	601a      	str	r2, [r3, #0]
}
 8006c24:	bf00      	nop
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	e000e010 	.word	0xe000e010
 8006c34:	e000e018 	.word	0xe000e018
 8006c38:	20000004 	.word	0x20000004
 8006c3c:	10624dd3 	.word	0x10624dd3
 8006c40:	e000e014 	.word	0xe000e014

08006c44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006c54 <vPortEnableVFP+0x10>
 8006c48:	6801      	ldr	r1, [r0, #0]
 8006c4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006c4e:	6001      	str	r1, [r0, #0]
 8006c50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c52:	bf00      	nop
 8006c54:	e000ed88 	.word	0xe000ed88

08006c58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c5e:	f3ef 8305 	mrs	r3, IPSR
 8006c62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2b0f      	cmp	r3, #15
 8006c68:	d914      	bls.n	8006c94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c6a:	4a17      	ldr	r2, [pc, #92]	; (8006cc8 <vPortValidateInterruptPriority+0x70>)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	4413      	add	r3, r2
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c74:	4b15      	ldr	r3, [pc, #84]	; (8006ccc <vPortValidateInterruptPriority+0x74>)
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	7afa      	ldrb	r2, [r7, #11]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d20a      	bcs.n	8006c94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	607b      	str	r3, [r7, #4]
}
 8006c90:	bf00      	nop
 8006c92:	e7fe      	b.n	8006c92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006c94:	4b0e      	ldr	r3, [pc, #56]	; (8006cd0 <vPortValidateInterruptPriority+0x78>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006c9c:	4b0d      	ldr	r3, [pc, #52]	; (8006cd4 <vPortValidateInterruptPriority+0x7c>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d90a      	bls.n	8006cba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca8:	f383 8811 	msr	BASEPRI, r3
 8006cac:	f3bf 8f6f 	isb	sy
 8006cb0:	f3bf 8f4f 	dsb	sy
 8006cb4:	603b      	str	r3, [r7, #0]
}
 8006cb6:	bf00      	nop
 8006cb8:	e7fe      	b.n	8006cb8 <vPortValidateInterruptPriority+0x60>
	}
 8006cba:	bf00      	nop
 8006cbc:	3714      	adds	r7, #20
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	e000e3f0 	.word	0xe000e3f0
 8006ccc:	20000754 	.word	0x20000754
 8006cd0:	e000ed0c 	.word	0xe000ed0c
 8006cd4:	20000758 	.word	0x20000758

08006cd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08a      	sub	sp, #40	; 0x28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ce4:	f7fe ffe2 	bl	8005cac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ce8:	4b5b      	ldr	r3, [pc, #364]	; (8006e58 <pvPortMalloc+0x180>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d101      	bne.n	8006cf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006cf0:	f000 f920 	bl	8006f34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cf4:	4b59      	ldr	r3, [pc, #356]	; (8006e5c <pvPortMalloc+0x184>)
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f040 8093 	bne.w	8006e28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01d      	beq.n	8006d44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006d08:	2208      	movs	r2, #8
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d014      	beq.n	8006d44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f023 0307 	bic.w	r3, r3, #7
 8006d20:	3308      	adds	r3, #8
 8006d22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f003 0307 	and.w	r3, r3, #7
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00a      	beq.n	8006d44 <pvPortMalloc+0x6c>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	617b      	str	r3, [r7, #20]
}
 8006d40:	bf00      	nop
 8006d42:	e7fe      	b.n	8006d42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d06e      	beq.n	8006e28 <pvPortMalloc+0x150>
 8006d4a:	4b45      	ldr	r3, [pc, #276]	; (8006e60 <pvPortMalloc+0x188>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d869      	bhi.n	8006e28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d54:	4b43      	ldr	r3, [pc, #268]	; (8006e64 <pvPortMalloc+0x18c>)
 8006d56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d58:	4b42      	ldr	r3, [pc, #264]	; (8006e64 <pvPortMalloc+0x18c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d5e:	e004      	b.n	8006d6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d903      	bls.n	8006d7c <pvPortMalloc+0xa4>
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1f1      	bne.n	8006d60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d7c:	4b36      	ldr	r3, [pc, #216]	; (8006e58 <pvPortMalloc+0x180>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d050      	beq.n	8006e28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d86:	6a3b      	ldr	r3, [r7, #32]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2208      	movs	r2, #8
 8006d8c:	4413      	add	r3, r2
 8006d8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	6a3b      	ldr	r3, [r7, #32]
 8006d96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	685a      	ldr	r2, [r3, #4]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	1ad2      	subs	r2, r2, r3
 8006da0:	2308      	movs	r3, #8
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d91f      	bls.n	8006de8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4413      	add	r3, r2
 8006dae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	f003 0307 	and.w	r3, r3, #7
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <pvPortMalloc+0xf8>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	613b      	str	r3, [r7, #16]
}
 8006dcc:	bf00      	nop
 8006dce:	e7fe      	b.n	8006dce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	1ad2      	subs	r2, r2, r3
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006de2:	69b8      	ldr	r0, [r7, #24]
 8006de4:	f000 f908 	bl	8006ff8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006de8:	4b1d      	ldr	r3, [pc, #116]	; (8006e60 <pvPortMalloc+0x188>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	4a1b      	ldr	r2, [pc, #108]	; (8006e60 <pvPortMalloc+0x188>)
 8006df4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006df6:	4b1a      	ldr	r3, [pc, #104]	; (8006e60 <pvPortMalloc+0x188>)
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	4b1b      	ldr	r3, [pc, #108]	; (8006e68 <pvPortMalloc+0x190>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d203      	bcs.n	8006e0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e02:	4b17      	ldr	r3, [pc, #92]	; (8006e60 <pvPortMalloc+0x188>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a18      	ldr	r2, [pc, #96]	; (8006e68 <pvPortMalloc+0x190>)
 8006e08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	4b13      	ldr	r3, [pc, #76]	; (8006e5c <pvPortMalloc+0x184>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	431a      	orrs	r2, r3
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e1e:	4b13      	ldr	r3, [pc, #76]	; (8006e6c <pvPortMalloc+0x194>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	3301      	adds	r3, #1
 8006e24:	4a11      	ldr	r2, [pc, #68]	; (8006e6c <pvPortMalloc+0x194>)
 8006e26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e28:	f7fe ff4e 	bl	8005cc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f003 0307 	and.w	r3, r3, #7
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00a      	beq.n	8006e4c <pvPortMalloc+0x174>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	60fb      	str	r3, [r7, #12]
}
 8006e48:	bf00      	nop
 8006e4a:	e7fe      	b.n	8006e4a <pvPortMalloc+0x172>
	return pvReturn;
 8006e4c:	69fb      	ldr	r3, [r7, #28]
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3728      	adds	r7, #40	; 0x28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	20004364 	.word	0x20004364
 8006e5c:	20004378 	.word	0x20004378
 8006e60:	20004368 	.word	0x20004368
 8006e64:	2000435c 	.word	0x2000435c
 8006e68:	2000436c 	.word	0x2000436c
 8006e6c:	20004370 	.word	0x20004370

08006e70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d04d      	beq.n	8006f1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e82:	2308      	movs	r3, #8
 8006e84:	425b      	negs	r3, r3
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4413      	add	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	4b24      	ldr	r3, [pc, #144]	; (8006f28 <vPortFree+0xb8>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4013      	ands	r3, r2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d10a      	bne.n	8006eb4 <vPortFree+0x44>
	__asm volatile
 8006e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea2:	f383 8811 	msr	BASEPRI, r3
 8006ea6:	f3bf 8f6f 	isb	sy
 8006eaa:	f3bf 8f4f 	dsb	sy
 8006eae:	60fb      	str	r3, [r7, #12]
}
 8006eb0:	bf00      	nop
 8006eb2:	e7fe      	b.n	8006eb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <vPortFree+0x62>
	__asm volatile
 8006ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	60bb      	str	r3, [r7, #8]
}
 8006ece:	bf00      	nop
 8006ed0:	e7fe      	b.n	8006ed0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	4b14      	ldr	r3, [pc, #80]	; (8006f28 <vPortFree+0xb8>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4013      	ands	r3, r2
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d01e      	beq.n	8006f1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d11a      	bne.n	8006f1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	685a      	ldr	r2, [r3, #4]
 8006eec:	4b0e      	ldr	r3, [pc, #56]	; (8006f28 <vPortFree+0xb8>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	43db      	mvns	r3, r3
 8006ef2:	401a      	ands	r2, r3
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ef8:	f7fe fed8 	bl	8005cac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	4b0a      	ldr	r3, [pc, #40]	; (8006f2c <vPortFree+0xbc>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4413      	add	r3, r2
 8006f06:	4a09      	ldr	r2, [pc, #36]	; (8006f2c <vPortFree+0xbc>)
 8006f08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f0a:	6938      	ldr	r0, [r7, #16]
 8006f0c:	f000 f874 	bl	8006ff8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f10:	4b07      	ldr	r3, [pc, #28]	; (8006f30 <vPortFree+0xc0>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3301      	adds	r3, #1
 8006f16:	4a06      	ldr	r2, [pc, #24]	; (8006f30 <vPortFree+0xc0>)
 8006f18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f1a:	f7fe fed5 	bl	8005cc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f1e:	bf00      	nop
 8006f20:	3718      	adds	r7, #24
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	20004378 	.word	0x20004378
 8006f2c:	20004368 	.word	0x20004368
 8006f30:	20004374 	.word	0x20004374

08006f34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f34:	b480      	push	{r7}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006f3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f40:	4b27      	ldr	r3, [pc, #156]	; (8006fe0 <prvHeapInit+0xac>)
 8006f42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00c      	beq.n	8006f68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	3307      	adds	r3, #7
 8006f52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 0307 	bic.w	r3, r3, #7
 8006f5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	4a1f      	ldr	r2, [pc, #124]	; (8006fe0 <prvHeapInit+0xac>)
 8006f64:	4413      	add	r3, r2
 8006f66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f6c:	4a1d      	ldr	r2, [pc, #116]	; (8006fe4 <prvHeapInit+0xb0>)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f72:	4b1c      	ldr	r3, [pc, #112]	; (8006fe4 <prvHeapInit+0xb0>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f80:	2208      	movs	r2, #8
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	1a9b      	subs	r3, r3, r2
 8006f86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 0307 	bic.w	r3, r3, #7
 8006f8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	4a15      	ldr	r2, [pc, #84]	; (8006fe8 <prvHeapInit+0xb4>)
 8006f94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f96:	4b14      	ldr	r3, [pc, #80]	; (8006fe8 <prvHeapInit+0xb4>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f9e:	4b12      	ldr	r3, [pc, #72]	; (8006fe8 <prvHeapInit+0xb4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	1ad2      	subs	r2, r2, r3
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fb4:	4b0c      	ldr	r3, [pc, #48]	; (8006fe8 <prvHeapInit+0xb4>)
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	4a0a      	ldr	r2, [pc, #40]	; (8006fec <prvHeapInit+0xb8>)
 8006fc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	4a09      	ldr	r2, [pc, #36]	; (8006ff0 <prvHeapInit+0xbc>)
 8006fca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fcc:	4b09      	ldr	r3, [pc, #36]	; (8006ff4 <prvHeapInit+0xc0>)
 8006fce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006fd2:	601a      	str	r2, [r3, #0]
}
 8006fd4:	bf00      	nop
 8006fd6:	3714      	adds	r7, #20
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr
 8006fe0:	2000075c 	.word	0x2000075c
 8006fe4:	2000435c 	.word	0x2000435c
 8006fe8:	20004364 	.word	0x20004364
 8006fec:	2000436c 	.word	0x2000436c
 8006ff0:	20004368 	.word	0x20004368
 8006ff4:	20004378 	.word	0x20004378

08006ff8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007000:	4b28      	ldr	r3, [pc, #160]	; (80070a4 <prvInsertBlockIntoFreeList+0xac>)
 8007002:	60fb      	str	r3, [r7, #12]
 8007004:	e002      	b.n	800700c <prvInsertBlockIntoFreeList+0x14>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	429a      	cmp	r2, r3
 8007014:	d8f7      	bhi.n	8007006 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	4413      	add	r3, r2
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	429a      	cmp	r2, r3
 8007026:	d108      	bne.n	800703a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	685a      	ldr	r2, [r3, #4]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	441a      	add	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	68ba      	ldr	r2, [r7, #8]
 8007044:	441a      	add	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	429a      	cmp	r2, r3
 800704c:	d118      	bne.n	8007080 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	4b15      	ldr	r3, [pc, #84]	; (80070a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	429a      	cmp	r2, r3
 8007058:	d00d      	beq.n	8007076 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	441a      	add	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	601a      	str	r2, [r3, #0]
 8007074:	e008      	b.n	8007088 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007076:	4b0c      	ldr	r3, [pc, #48]	; (80070a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	601a      	str	r2, [r3, #0]
 800707e:	e003      	b.n	8007088 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	429a      	cmp	r2, r3
 800708e:	d002      	beq.n	8007096 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007096:	bf00      	nop
 8007098:	3714      	adds	r7, #20
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	2000435c 	.word	0x2000435c
 80070a8:	20004364 	.word	0x20004364

080070ac <__cvt>:
 80070ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070b0:	ec55 4b10 	vmov	r4, r5, d0
 80070b4:	2d00      	cmp	r5, #0
 80070b6:	460e      	mov	r6, r1
 80070b8:	4619      	mov	r1, r3
 80070ba:	462b      	mov	r3, r5
 80070bc:	bfbb      	ittet	lt
 80070be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070c2:	461d      	movlt	r5, r3
 80070c4:	2300      	movge	r3, #0
 80070c6:	232d      	movlt	r3, #45	; 0x2d
 80070c8:	700b      	strb	r3, [r1, #0]
 80070ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070d0:	4691      	mov	r9, r2
 80070d2:	f023 0820 	bic.w	r8, r3, #32
 80070d6:	bfbc      	itt	lt
 80070d8:	4622      	movlt	r2, r4
 80070da:	4614      	movlt	r4, r2
 80070dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070e0:	d005      	beq.n	80070ee <__cvt+0x42>
 80070e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80070e6:	d100      	bne.n	80070ea <__cvt+0x3e>
 80070e8:	3601      	adds	r6, #1
 80070ea:	2102      	movs	r1, #2
 80070ec:	e000      	b.n	80070f0 <__cvt+0x44>
 80070ee:	2103      	movs	r1, #3
 80070f0:	ab03      	add	r3, sp, #12
 80070f2:	9301      	str	r3, [sp, #4]
 80070f4:	ab02      	add	r3, sp, #8
 80070f6:	9300      	str	r3, [sp, #0]
 80070f8:	ec45 4b10 	vmov	d0, r4, r5
 80070fc:	4653      	mov	r3, sl
 80070fe:	4632      	mov	r2, r6
 8007100:	f001 fa92 	bl	8008628 <_dtoa_r>
 8007104:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007108:	4607      	mov	r7, r0
 800710a:	d102      	bne.n	8007112 <__cvt+0x66>
 800710c:	f019 0f01 	tst.w	r9, #1
 8007110:	d022      	beq.n	8007158 <__cvt+0xac>
 8007112:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007116:	eb07 0906 	add.w	r9, r7, r6
 800711a:	d110      	bne.n	800713e <__cvt+0x92>
 800711c:	783b      	ldrb	r3, [r7, #0]
 800711e:	2b30      	cmp	r3, #48	; 0x30
 8007120:	d10a      	bne.n	8007138 <__cvt+0x8c>
 8007122:	2200      	movs	r2, #0
 8007124:	2300      	movs	r3, #0
 8007126:	4620      	mov	r0, r4
 8007128:	4629      	mov	r1, r5
 800712a:	f7f9 fcd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800712e:	b918      	cbnz	r0, 8007138 <__cvt+0x8c>
 8007130:	f1c6 0601 	rsb	r6, r6, #1
 8007134:	f8ca 6000 	str.w	r6, [sl]
 8007138:	f8da 3000 	ldr.w	r3, [sl]
 800713c:	4499      	add	r9, r3
 800713e:	2200      	movs	r2, #0
 8007140:	2300      	movs	r3, #0
 8007142:	4620      	mov	r0, r4
 8007144:	4629      	mov	r1, r5
 8007146:	f7f9 fcc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800714a:	b108      	cbz	r0, 8007150 <__cvt+0xa4>
 800714c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007150:	2230      	movs	r2, #48	; 0x30
 8007152:	9b03      	ldr	r3, [sp, #12]
 8007154:	454b      	cmp	r3, r9
 8007156:	d307      	bcc.n	8007168 <__cvt+0xbc>
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800715c:	1bdb      	subs	r3, r3, r7
 800715e:	4638      	mov	r0, r7
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	b004      	add	sp, #16
 8007164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007168:	1c59      	adds	r1, r3, #1
 800716a:	9103      	str	r1, [sp, #12]
 800716c:	701a      	strb	r2, [r3, #0]
 800716e:	e7f0      	b.n	8007152 <__cvt+0xa6>

08007170 <__exponent>:
 8007170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007172:	4603      	mov	r3, r0
 8007174:	2900      	cmp	r1, #0
 8007176:	bfb8      	it	lt
 8007178:	4249      	neglt	r1, r1
 800717a:	f803 2b02 	strb.w	r2, [r3], #2
 800717e:	bfb4      	ite	lt
 8007180:	222d      	movlt	r2, #45	; 0x2d
 8007182:	222b      	movge	r2, #43	; 0x2b
 8007184:	2909      	cmp	r1, #9
 8007186:	7042      	strb	r2, [r0, #1]
 8007188:	dd2a      	ble.n	80071e0 <__exponent+0x70>
 800718a:	f10d 0207 	add.w	r2, sp, #7
 800718e:	4617      	mov	r7, r2
 8007190:	260a      	movs	r6, #10
 8007192:	4694      	mov	ip, r2
 8007194:	fb91 f5f6 	sdiv	r5, r1, r6
 8007198:	fb06 1415 	mls	r4, r6, r5, r1
 800719c:	3430      	adds	r4, #48	; 0x30
 800719e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80071a2:	460c      	mov	r4, r1
 80071a4:	2c63      	cmp	r4, #99	; 0x63
 80071a6:	f102 32ff 	add.w	r2, r2, #4294967295
 80071aa:	4629      	mov	r1, r5
 80071ac:	dcf1      	bgt.n	8007192 <__exponent+0x22>
 80071ae:	3130      	adds	r1, #48	; 0x30
 80071b0:	f1ac 0402 	sub.w	r4, ip, #2
 80071b4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80071b8:	1c41      	adds	r1, r0, #1
 80071ba:	4622      	mov	r2, r4
 80071bc:	42ba      	cmp	r2, r7
 80071be:	d30a      	bcc.n	80071d6 <__exponent+0x66>
 80071c0:	f10d 0209 	add.w	r2, sp, #9
 80071c4:	eba2 020c 	sub.w	r2, r2, ip
 80071c8:	42bc      	cmp	r4, r7
 80071ca:	bf88      	it	hi
 80071cc:	2200      	movhi	r2, #0
 80071ce:	4413      	add	r3, r2
 80071d0:	1a18      	subs	r0, r3, r0
 80071d2:	b003      	add	sp, #12
 80071d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071d6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80071da:	f801 5f01 	strb.w	r5, [r1, #1]!
 80071de:	e7ed      	b.n	80071bc <__exponent+0x4c>
 80071e0:	2330      	movs	r3, #48	; 0x30
 80071e2:	3130      	adds	r1, #48	; 0x30
 80071e4:	7083      	strb	r3, [r0, #2]
 80071e6:	70c1      	strb	r1, [r0, #3]
 80071e8:	1d03      	adds	r3, r0, #4
 80071ea:	e7f1      	b.n	80071d0 <__exponent+0x60>

080071ec <_printf_float>:
 80071ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f0:	ed2d 8b02 	vpush	{d8}
 80071f4:	b08d      	sub	sp, #52	; 0x34
 80071f6:	460c      	mov	r4, r1
 80071f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80071fc:	4616      	mov	r6, r2
 80071fe:	461f      	mov	r7, r3
 8007200:	4605      	mov	r5, r0
 8007202:	f001 f8a7 	bl	8008354 <_localeconv_r>
 8007206:	f8d0 a000 	ldr.w	sl, [r0]
 800720a:	4650      	mov	r0, sl
 800720c:	f7f9 f838 	bl	8000280 <strlen>
 8007210:	2300      	movs	r3, #0
 8007212:	930a      	str	r3, [sp, #40]	; 0x28
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	9305      	str	r3, [sp, #20]
 8007218:	f8d8 3000 	ldr.w	r3, [r8]
 800721c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007220:	3307      	adds	r3, #7
 8007222:	f023 0307 	bic.w	r3, r3, #7
 8007226:	f103 0208 	add.w	r2, r3, #8
 800722a:	f8c8 2000 	str.w	r2, [r8]
 800722e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007232:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007236:	9307      	str	r3, [sp, #28]
 8007238:	f8cd 8018 	str.w	r8, [sp, #24]
 800723c:	ee08 0a10 	vmov	s16, r0
 8007240:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007244:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007248:	4b9e      	ldr	r3, [pc, #632]	; (80074c4 <_printf_float+0x2d8>)
 800724a:	f04f 32ff 	mov.w	r2, #4294967295
 800724e:	f7f9 fc75 	bl	8000b3c <__aeabi_dcmpun>
 8007252:	bb88      	cbnz	r0, 80072b8 <_printf_float+0xcc>
 8007254:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007258:	4b9a      	ldr	r3, [pc, #616]	; (80074c4 <_printf_float+0x2d8>)
 800725a:	f04f 32ff 	mov.w	r2, #4294967295
 800725e:	f7f9 fc4f 	bl	8000b00 <__aeabi_dcmple>
 8007262:	bb48      	cbnz	r0, 80072b8 <_printf_float+0xcc>
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	4640      	mov	r0, r8
 800726a:	4649      	mov	r1, r9
 800726c:	f7f9 fc3e 	bl	8000aec <__aeabi_dcmplt>
 8007270:	b110      	cbz	r0, 8007278 <_printf_float+0x8c>
 8007272:	232d      	movs	r3, #45	; 0x2d
 8007274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007278:	4a93      	ldr	r2, [pc, #588]	; (80074c8 <_printf_float+0x2dc>)
 800727a:	4b94      	ldr	r3, [pc, #592]	; (80074cc <_printf_float+0x2e0>)
 800727c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007280:	bf94      	ite	ls
 8007282:	4690      	movls	r8, r2
 8007284:	4698      	movhi	r8, r3
 8007286:	2303      	movs	r3, #3
 8007288:	6123      	str	r3, [r4, #16]
 800728a:	9b05      	ldr	r3, [sp, #20]
 800728c:	f023 0304 	bic.w	r3, r3, #4
 8007290:	6023      	str	r3, [r4, #0]
 8007292:	f04f 0900 	mov.w	r9, #0
 8007296:	9700      	str	r7, [sp, #0]
 8007298:	4633      	mov	r3, r6
 800729a:	aa0b      	add	r2, sp, #44	; 0x2c
 800729c:	4621      	mov	r1, r4
 800729e:	4628      	mov	r0, r5
 80072a0:	f000 f9da 	bl	8007658 <_printf_common>
 80072a4:	3001      	adds	r0, #1
 80072a6:	f040 8090 	bne.w	80073ca <_printf_float+0x1de>
 80072aa:	f04f 30ff 	mov.w	r0, #4294967295
 80072ae:	b00d      	add	sp, #52	; 0x34
 80072b0:	ecbd 8b02 	vpop	{d8}
 80072b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b8:	4642      	mov	r2, r8
 80072ba:	464b      	mov	r3, r9
 80072bc:	4640      	mov	r0, r8
 80072be:	4649      	mov	r1, r9
 80072c0:	f7f9 fc3c 	bl	8000b3c <__aeabi_dcmpun>
 80072c4:	b140      	cbz	r0, 80072d8 <_printf_float+0xec>
 80072c6:	464b      	mov	r3, r9
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	bfbc      	itt	lt
 80072cc:	232d      	movlt	r3, #45	; 0x2d
 80072ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072d2:	4a7f      	ldr	r2, [pc, #508]	; (80074d0 <_printf_float+0x2e4>)
 80072d4:	4b7f      	ldr	r3, [pc, #508]	; (80074d4 <_printf_float+0x2e8>)
 80072d6:	e7d1      	b.n	800727c <_printf_float+0x90>
 80072d8:	6863      	ldr	r3, [r4, #4]
 80072da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80072de:	9206      	str	r2, [sp, #24]
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	d13f      	bne.n	8007364 <_printf_float+0x178>
 80072e4:	2306      	movs	r3, #6
 80072e6:	6063      	str	r3, [r4, #4]
 80072e8:	9b05      	ldr	r3, [sp, #20]
 80072ea:	6861      	ldr	r1, [r4, #4]
 80072ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80072f0:	2300      	movs	r3, #0
 80072f2:	9303      	str	r3, [sp, #12]
 80072f4:	ab0a      	add	r3, sp, #40	; 0x28
 80072f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80072fa:	ab09      	add	r3, sp, #36	; 0x24
 80072fc:	ec49 8b10 	vmov	d0, r8, r9
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	6022      	str	r2, [r4, #0]
 8007304:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007308:	4628      	mov	r0, r5
 800730a:	f7ff fecf 	bl	80070ac <__cvt>
 800730e:	9b06      	ldr	r3, [sp, #24]
 8007310:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007312:	2b47      	cmp	r3, #71	; 0x47
 8007314:	4680      	mov	r8, r0
 8007316:	d108      	bne.n	800732a <_printf_float+0x13e>
 8007318:	1cc8      	adds	r0, r1, #3
 800731a:	db02      	blt.n	8007322 <_printf_float+0x136>
 800731c:	6863      	ldr	r3, [r4, #4]
 800731e:	4299      	cmp	r1, r3
 8007320:	dd41      	ble.n	80073a6 <_printf_float+0x1ba>
 8007322:	f1ab 0302 	sub.w	r3, fp, #2
 8007326:	fa5f fb83 	uxtb.w	fp, r3
 800732a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800732e:	d820      	bhi.n	8007372 <_printf_float+0x186>
 8007330:	3901      	subs	r1, #1
 8007332:	465a      	mov	r2, fp
 8007334:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007338:	9109      	str	r1, [sp, #36]	; 0x24
 800733a:	f7ff ff19 	bl	8007170 <__exponent>
 800733e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007340:	1813      	adds	r3, r2, r0
 8007342:	2a01      	cmp	r2, #1
 8007344:	4681      	mov	r9, r0
 8007346:	6123      	str	r3, [r4, #16]
 8007348:	dc02      	bgt.n	8007350 <_printf_float+0x164>
 800734a:	6822      	ldr	r2, [r4, #0]
 800734c:	07d2      	lsls	r2, r2, #31
 800734e:	d501      	bpl.n	8007354 <_printf_float+0x168>
 8007350:	3301      	adds	r3, #1
 8007352:	6123      	str	r3, [r4, #16]
 8007354:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007358:	2b00      	cmp	r3, #0
 800735a:	d09c      	beq.n	8007296 <_printf_float+0xaa>
 800735c:	232d      	movs	r3, #45	; 0x2d
 800735e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007362:	e798      	b.n	8007296 <_printf_float+0xaa>
 8007364:	9a06      	ldr	r2, [sp, #24]
 8007366:	2a47      	cmp	r2, #71	; 0x47
 8007368:	d1be      	bne.n	80072e8 <_printf_float+0xfc>
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1bc      	bne.n	80072e8 <_printf_float+0xfc>
 800736e:	2301      	movs	r3, #1
 8007370:	e7b9      	b.n	80072e6 <_printf_float+0xfa>
 8007372:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007376:	d118      	bne.n	80073aa <_printf_float+0x1be>
 8007378:	2900      	cmp	r1, #0
 800737a:	6863      	ldr	r3, [r4, #4]
 800737c:	dd0b      	ble.n	8007396 <_printf_float+0x1aa>
 800737e:	6121      	str	r1, [r4, #16]
 8007380:	b913      	cbnz	r3, 8007388 <_printf_float+0x19c>
 8007382:	6822      	ldr	r2, [r4, #0]
 8007384:	07d0      	lsls	r0, r2, #31
 8007386:	d502      	bpl.n	800738e <_printf_float+0x1a2>
 8007388:	3301      	adds	r3, #1
 800738a:	440b      	add	r3, r1
 800738c:	6123      	str	r3, [r4, #16]
 800738e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007390:	f04f 0900 	mov.w	r9, #0
 8007394:	e7de      	b.n	8007354 <_printf_float+0x168>
 8007396:	b913      	cbnz	r3, 800739e <_printf_float+0x1b2>
 8007398:	6822      	ldr	r2, [r4, #0]
 800739a:	07d2      	lsls	r2, r2, #31
 800739c:	d501      	bpl.n	80073a2 <_printf_float+0x1b6>
 800739e:	3302      	adds	r3, #2
 80073a0:	e7f4      	b.n	800738c <_printf_float+0x1a0>
 80073a2:	2301      	movs	r3, #1
 80073a4:	e7f2      	b.n	800738c <_printf_float+0x1a0>
 80073a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80073aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ac:	4299      	cmp	r1, r3
 80073ae:	db05      	blt.n	80073bc <_printf_float+0x1d0>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	6121      	str	r1, [r4, #16]
 80073b4:	07d8      	lsls	r0, r3, #31
 80073b6:	d5ea      	bpl.n	800738e <_printf_float+0x1a2>
 80073b8:	1c4b      	adds	r3, r1, #1
 80073ba:	e7e7      	b.n	800738c <_printf_float+0x1a0>
 80073bc:	2900      	cmp	r1, #0
 80073be:	bfd4      	ite	le
 80073c0:	f1c1 0202 	rsble	r2, r1, #2
 80073c4:	2201      	movgt	r2, #1
 80073c6:	4413      	add	r3, r2
 80073c8:	e7e0      	b.n	800738c <_printf_float+0x1a0>
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	055a      	lsls	r2, r3, #21
 80073ce:	d407      	bmi.n	80073e0 <_printf_float+0x1f4>
 80073d0:	6923      	ldr	r3, [r4, #16]
 80073d2:	4642      	mov	r2, r8
 80073d4:	4631      	mov	r1, r6
 80073d6:	4628      	mov	r0, r5
 80073d8:	47b8      	blx	r7
 80073da:	3001      	adds	r0, #1
 80073dc:	d12c      	bne.n	8007438 <_printf_float+0x24c>
 80073de:	e764      	b.n	80072aa <_printf_float+0xbe>
 80073e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073e4:	f240 80e0 	bls.w	80075a8 <_printf_float+0x3bc>
 80073e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073ec:	2200      	movs	r2, #0
 80073ee:	2300      	movs	r3, #0
 80073f0:	f7f9 fb72 	bl	8000ad8 <__aeabi_dcmpeq>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d034      	beq.n	8007462 <_printf_float+0x276>
 80073f8:	4a37      	ldr	r2, [pc, #220]	; (80074d8 <_printf_float+0x2ec>)
 80073fa:	2301      	movs	r3, #1
 80073fc:	4631      	mov	r1, r6
 80073fe:	4628      	mov	r0, r5
 8007400:	47b8      	blx	r7
 8007402:	3001      	adds	r0, #1
 8007404:	f43f af51 	beq.w	80072aa <_printf_float+0xbe>
 8007408:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800740c:	429a      	cmp	r2, r3
 800740e:	db02      	blt.n	8007416 <_printf_float+0x22a>
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	07d8      	lsls	r0, r3, #31
 8007414:	d510      	bpl.n	8007438 <_printf_float+0x24c>
 8007416:	ee18 3a10 	vmov	r3, s16
 800741a:	4652      	mov	r2, sl
 800741c:	4631      	mov	r1, r6
 800741e:	4628      	mov	r0, r5
 8007420:	47b8      	blx	r7
 8007422:	3001      	adds	r0, #1
 8007424:	f43f af41 	beq.w	80072aa <_printf_float+0xbe>
 8007428:	f04f 0800 	mov.w	r8, #0
 800742c:	f104 091a 	add.w	r9, r4, #26
 8007430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007432:	3b01      	subs	r3, #1
 8007434:	4543      	cmp	r3, r8
 8007436:	dc09      	bgt.n	800744c <_printf_float+0x260>
 8007438:	6823      	ldr	r3, [r4, #0]
 800743a:	079b      	lsls	r3, r3, #30
 800743c:	f100 8107 	bmi.w	800764e <_printf_float+0x462>
 8007440:	68e0      	ldr	r0, [r4, #12]
 8007442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007444:	4298      	cmp	r0, r3
 8007446:	bfb8      	it	lt
 8007448:	4618      	movlt	r0, r3
 800744a:	e730      	b.n	80072ae <_printf_float+0xc2>
 800744c:	2301      	movs	r3, #1
 800744e:	464a      	mov	r2, r9
 8007450:	4631      	mov	r1, r6
 8007452:	4628      	mov	r0, r5
 8007454:	47b8      	blx	r7
 8007456:	3001      	adds	r0, #1
 8007458:	f43f af27 	beq.w	80072aa <_printf_float+0xbe>
 800745c:	f108 0801 	add.w	r8, r8, #1
 8007460:	e7e6      	b.n	8007430 <_printf_float+0x244>
 8007462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007464:	2b00      	cmp	r3, #0
 8007466:	dc39      	bgt.n	80074dc <_printf_float+0x2f0>
 8007468:	4a1b      	ldr	r2, [pc, #108]	; (80074d8 <_printf_float+0x2ec>)
 800746a:	2301      	movs	r3, #1
 800746c:	4631      	mov	r1, r6
 800746e:	4628      	mov	r0, r5
 8007470:	47b8      	blx	r7
 8007472:	3001      	adds	r0, #1
 8007474:	f43f af19 	beq.w	80072aa <_printf_float+0xbe>
 8007478:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800747c:	4313      	orrs	r3, r2
 800747e:	d102      	bne.n	8007486 <_printf_float+0x29a>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	07d9      	lsls	r1, r3, #31
 8007484:	d5d8      	bpl.n	8007438 <_printf_float+0x24c>
 8007486:	ee18 3a10 	vmov	r3, s16
 800748a:	4652      	mov	r2, sl
 800748c:	4631      	mov	r1, r6
 800748e:	4628      	mov	r0, r5
 8007490:	47b8      	blx	r7
 8007492:	3001      	adds	r0, #1
 8007494:	f43f af09 	beq.w	80072aa <_printf_float+0xbe>
 8007498:	f04f 0900 	mov.w	r9, #0
 800749c:	f104 0a1a 	add.w	sl, r4, #26
 80074a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a2:	425b      	negs	r3, r3
 80074a4:	454b      	cmp	r3, r9
 80074a6:	dc01      	bgt.n	80074ac <_printf_float+0x2c0>
 80074a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074aa:	e792      	b.n	80073d2 <_printf_float+0x1e6>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4652      	mov	r2, sl
 80074b0:	4631      	mov	r1, r6
 80074b2:	4628      	mov	r0, r5
 80074b4:	47b8      	blx	r7
 80074b6:	3001      	adds	r0, #1
 80074b8:	f43f aef7 	beq.w	80072aa <_printf_float+0xbe>
 80074bc:	f109 0901 	add.w	r9, r9, #1
 80074c0:	e7ee      	b.n	80074a0 <_printf_float+0x2b4>
 80074c2:	bf00      	nop
 80074c4:	7fefffff 	.word	0x7fefffff
 80074c8:	0800bc98 	.word	0x0800bc98
 80074cc:	0800bc9c 	.word	0x0800bc9c
 80074d0:	0800bca0 	.word	0x0800bca0
 80074d4:	0800bca4 	.word	0x0800bca4
 80074d8:	0800bca8 	.word	0x0800bca8
 80074dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074e0:	429a      	cmp	r2, r3
 80074e2:	bfa8      	it	ge
 80074e4:	461a      	movge	r2, r3
 80074e6:	2a00      	cmp	r2, #0
 80074e8:	4691      	mov	r9, r2
 80074ea:	dc37      	bgt.n	800755c <_printf_float+0x370>
 80074ec:	f04f 0b00 	mov.w	fp, #0
 80074f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074f4:	f104 021a 	add.w	r2, r4, #26
 80074f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074fa:	9305      	str	r3, [sp, #20]
 80074fc:	eba3 0309 	sub.w	r3, r3, r9
 8007500:	455b      	cmp	r3, fp
 8007502:	dc33      	bgt.n	800756c <_printf_float+0x380>
 8007504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007508:	429a      	cmp	r2, r3
 800750a:	db3b      	blt.n	8007584 <_printf_float+0x398>
 800750c:	6823      	ldr	r3, [r4, #0]
 800750e:	07da      	lsls	r2, r3, #31
 8007510:	d438      	bmi.n	8007584 <_printf_float+0x398>
 8007512:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007516:	eba2 0903 	sub.w	r9, r2, r3
 800751a:	9b05      	ldr	r3, [sp, #20]
 800751c:	1ad2      	subs	r2, r2, r3
 800751e:	4591      	cmp	r9, r2
 8007520:	bfa8      	it	ge
 8007522:	4691      	movge	r9, r2
 8007524:	f1b9 0f00 	cmp.w	r9, #0
 8007528:	dc35      	bgt.n	8007596 <_printf_float+0x3aa>
 800752a:	f04f 0800 	mov.w	r8, #0
 800752e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007532:	f104 0a1a 	add.w	sl, r4, #26
 8007536:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800753a:	1a9b      	subs	r3, r3, r2
 800753c:	eba3 0309 	sub.w	r3, r3, r9
 8007540:	4543      	cmp	r3, r8
 8007542:	f77f af79 	ble.w	8007438 <_printf_float+0x24c>
 8007546:	2301      	movs	r3, #1
 8007548:	4652      	mov	r2, sl
 800754a:	4631      	mov	r1, r6
 800754c:	4628      	mov	r0, r5
 800754e:	47b8      	blx	r7
 8007550:	3001      	adds	r0, #1
 8007552:	f43f aeaa 	beq.w	80072aa <_printf_float+0xbe>
 8007556:	f108 0801 	add.w	r8, r8, #1
 800755a:	e7ec      	b.n	8007536 <_printf_float+0x34a>
 800755c:	4613      	mov	r3, r2
 800755e:	4631      	mov	r1, r6
 8007560:	4642      	mov	r2, r8
 8007562:	4628      	mov	r0, r5
 8007564:	47b8      	blx	r7
 8007566:	3001      	adds	r0, #1
 8007568:	d1c0      	bne.n	80074ec <_printf_float+0x300>
 800756a:	e69e      	b.n	80072aa <_printf_float+0xbe>
 800756c:	2301      	movs	r3, #1
 800756e:	4631      	mov	r1, r6
 8007570:	4628      	mov	r0, r5
 8007572:	9205      	str	r2, [sp, #20]
 8007574:	47b8      	blx	r7
 8007576:	3001      	adds	r0, #1
 8007578:	f43f ae97 	beq.w	80072aa <_printf_float+0xbe>
 800757c:	9a05      	ldr	r2, [sp, #20]
 800757e:	f10b 0b01 	add.w	fp, fp, #1
 8007582:	e7b9      	b.n	80074f8 <_printf_float+0x30c>
 8007584:	ee18 3a10 	vmov	r3, s16
 8007588:	4652      	mov	r2, sl
 800758a:	4631      	mov	r1, r6
 800758c:	4628      	mov	r0, r5
 800758e:	47b8      	blx	r7
 8007590:	3001      	adds	r0, #1
 8007592:	d1be      	bne.n	8007512 <_printf_float+0x326>
 8007594:	e689      	b.n	80072aa <_printf_float+0xbe>
 8007596:	9a05      	ldr	r2, [sp, #20]
 8007598:	464b      	mov	r3, r9
 800759a:	4442      	add	r2, r8
 800759c:	4631      	mov	r1, r6
 800759e:	4628      	mov	r0, r5
 80075a0:	47b8      	blx	r7
 80075a2:	3001      	adds	r0, #1
 80075a4:	d1c1      	bne.n	800752a <_printf_float+0x33e>
 80075a6:	e680      	b.n	80072aa <_printf_float+0xbe>
 80075a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075aa:	2a01      	cmp	r2, #1
 80075ac:	dc01      	bgt.n	80075b2 <_printf_float+0x3c6>
 80075ae:	07db      	lsls	r3, r3, #31
 80075b0:	d53a      	bpl.n	8007628 <_printf_float+0x43c>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4642      	mov	r2, r8
 80075b6:	4631      	mov	r1, r6
 80075b8:	4628      	mov	r0, r5
 80075ba:	47b8      	blx	r7
 80075bc:	3001      	adds	r0, #1
 80075be:	f43f ae74 	beq.w	80072aa <_printf_float+0xbe>
 80075c2:	ee18 3a10 	vmov	r3, s16
 80075c6:	4652      	mov	r2, sl
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	f43f ae6b 	beq.w	80072aa <_printf_float+0xbe>
 80075d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80075d8:	2200      	movs	r2, #0
 80075da:	2300      	movs	r3, #0
 80075dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80075e0:	f7f9 fa7a 	bl	8000ad8 <__aeabi_dcmpeq>
 80075e4:	b9d8      	cbnz	r0, 800761e <_printf_float+0x432>
 80075e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80075ea:	f108 0201 	add.w	r2, r8, #1
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	47b8      	blx	r7
 80075f4:	3001      	adds	r0, #1
 80075f6:	d10e      	bne.n	8007616 <_printf_float+0x42a>
 80075f8:	e657      	b.n	80072aa <_printf_float+0xbe>
 80075fa:	2301      	movs	r3, #1
 80075fc:	4652      	mov	r2, sl
 80075fe:	4631      	mov	r1, r6
 8007600:	4628      	mov	r0, r5
 8007602:	47b8      	blx	r7
 8007604:	3001      	adds	r0, #1
 8007606:	f43f ae50 	beq.w	80072aa <_printf_float+0xbe>
 800760a:	f108 0801 	add.w	r8, r8, #1
 800760e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007610:	3b01      	subs	r3, #1
 8007612:	4543      	cmp	r3, r8
 8007614:	dcf1      	bgt.n	80075fa <_printf_float+0x40e>
 8007616:	464b      	mov	r3, r9
 8007618:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800761c:	e6da      	b.n	80073d4 <_printf_float+0x1e8>
 800761e:	f04f 0800 	mov.w	r8, #0
 8007622:	f104 0a1a 	add.w	sl, r4, #26
 8007626:	e7f2      	b.n	800760e <_printf_float+0x422>
 8007628:	2301      	movs	r3, #1
 800762a:	4642      	mov	r2, r8
 800762c:	e7df      	b.n	80075ee <_printf_float+0x402>
 800762e:	2301      	movs	r3, #1
 8007630:	464a      	mov	r2, r9
 8007632:	4631      	mov	r1, r6
 8007634:	4628      	mov	r0, r5
 8007636:	47b8      	blx	r7
 8007638:	3001      	adds	r0, #1
 800763a:	f43f ae36 	beq.w	80072aa <_printf_float+0xbe>
 800763e:	f108 0801 	add.w	r8, r8, #1
 8007642:	68e3      	ldr	r3, [r4, #12]
 8007644:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007646:	1a5b      	subs	r3, r3, r1
 8007648:	4543      	cmp	r3, r8
 800764a:	dcf0      	bgt.n	800762e <_printf_float+0x442>
 800764c:	e6f8      	b.n	8007440 <_printf_float+0x254>
 800764e:	f04f 0800 	mov.w	r8, #0
 8007652:	f104 0919 	add.w	r9, r4, #25
 8007656:	e7f4      	b.n	8007642 <_printf_float+0x456>

08007658 <_printf_common>:
 8007658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800765c:	4616      	mov	r6, r2
 800765e:	4699      	mov	r9, r3
 8007660:	688a      	ldr	r2, [r1, #8]
 8007662:	690b      	ldr	r3, [r1, #16]
 8007664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007668:	4293      	cmp	r3, r2
 800766a:	bfb8      	it	lt
 800766c:	4613      	movlt	r3, r2
 800766e:	6033      	str	r3, [r6, #0]
 8007670:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007674:	4607      	mov	r7, r0
 8007676:	460c      	mov	r4, r1
 8007678:	b10a      	cbz	r2, 800767e <_printf_common+0x26>
 800767a:	3301      	adds	r3, #1
 800767c:	6033      	str	r3, [r6, #0]
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	0699      	lsls	r1, r3, #26
 8007682:	bf42      	ittt	mi
 8007684:	6833      	ldrmi	r3, [r6, #0]
 8007686:	3302      	addmi	r3, #2
 8007688:	6033      	strmi	r3, [r6, #0]
 800768a:	6825      	ldr	r5, [r4, #0]
 800768c:	f015 0506 	ands.w	r5, r5, #6
 8007690:	d106      	bne.n	80076a0 <_printf_common+0x48>
 8007692:	f104 0a19 	add.w	sl, r4, #25
 8007696:	68e3      	ldr	r3, [r4, #12]
 8007698:	6832      	ldr	r2, [r6, #0]
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	42ab      	cmp	r3, r5
 800769e:	dc26      	bgt.n	80076ee <_printf_common+0x96>
 80076a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076a4:	1e13      	subs	r3, r2, #0
 80076a6:	6822      	ldr	r2, [r4, #0]
 80076a8:	bf18      	it	ne
 80076aa:	2301      	movne	r3, #1
 80076ac:	0692      	lsls	r2, r2, #26
 80076ae:	d42b      	bmi.n	8007708 <_printf_common+0xb0>
 80076b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076b4:	4649      	mov	r1, r9
 80076b6:	4638      	mov	r0, r7
 80076b8:	47c0      	blx	r8
 80076ba:	3001      	adds	r0, #1
 80076bc:	d01e      	beq.n	80076fc <_printf_common+0xa4>
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	6922      	ldr	r2, [r4, #16]
 80076c2:	f003 0306 	and.w	r3, r3, #6
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	bf02      	ittt	eq
 80076ca:	68e5      	ldreq	r5, [r4, #12]
 80076cc:	6833      	ldreq	r3, [r6, #0]
 80076ce:	1aed      	subeq	r5, r5, r3
 80076d0:	68a3      	ldr	r3, [r4, #8]
 80076d2:	bf0c      	ite	eq
 80076d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076d8:	2500      	movne	r5, #0
 80076da:	4293      	cmp	r3, r2
 80076dc:	bfc4      	itt	gt
 80076de:	1a9b      	subgt	r3, r3, r2
 80076e0:	18ed      	addgt	r5, r5, r3
 80076e2:	2600      	movs	r6, #0
 80076e4:	341a      	adds	r4, #26
 80076e6:	42b5      	cmp	r5, r6
 80076e8:	d11a      	bne.n	8007720 <_printf_common+0xc8>
 80076ea:	2000      	movs	r0, #0
 80076ec:	e008      	b.n	8007700 <_printf_common+0xa8>
 80076ee:	2301      	movs	r3, #1
 80076f0:	4652      	mov	r2, sl
 80076f2:	4649      	mov	r1, r9
 80076f4:	4638      	mov	r0, r7
 80076f6:	47c0      	blx	r8
 80076f8:	3001      	adds	r0, #1
 80076fa:	d103      	bne.n	8007704 <_printf_common+0xac>
 80076fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007704:	3501      	adds	r5, #1
 8007706:	e7c6      	b.n	8007696 <_printf_common+0x3e>
 8007708:	18e1      	adds	r1, r4, r3
 800770a:	1c5a      	adds	r2, r3, #1
 800770c:	2030      	movs	r0, #48	; 0x30
 800770e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007712:	4422      	add	r2, r4
 8007714:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800771c:	3302      	adds	r3, #2
 800771e:	e7c7      	b.n	80076b0 <_printf_common+0x58>
 8007720:	2301      	movs	r3, #1
 8007722:	4622      	mov	r2, r4
 8007724:	4649      	mov	r1, r9
 8007726:	4638      	mov	r0, r7
 8007728:	47c0      	blx	r8
 800772a:	3001      	adds	r0, #1
 800772c:	d0e6      	beq.n	80076fc <_printf_common+0xa4>
 800772e:	3601      	adds	r6, #1
 8007730:	e7d9      	b.n	80076e6 <_printf_common+0x8e>
	...

08007734 <_printf_i>:
 8007734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007738:	7e0f      	ldrb	r7, [r1, #24]
 800773a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800773c:	2f78      	cmp	r7, #120	; 0x78
 800773e:	4691      	mov	r9, r2
 8007740:	4680      	mov	r8, r0
 8007742:	460c      	mov	r4, r1
 8007744:	469a      	mov	sl, r3
 8007746:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800774a:	d807      	bhi.n	800775c <_printf_i+0x28>
 800774c:	2f62      	cmp	r7, #98	; 0x62
 800774e:	d80a      	bhi.n	8007766 <_printf_i+0x32>
 8007750:	2f00      	cmp	r7, #0
 8007752:	f000 80d4 	beq.w	80078fe <_printf_i+0x1ca>
 8007756:	2f58      	cmp	r7, #88	; 0x58
 8007758:	f000 80c0 	beq.w	80078dc <_printf_i+0x1a8>
 800775c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007760:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007764:	e03a      	b.n	80077dc <_printf_i+0xa8>
 8007766:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800776a:	2b15      	cmp	r3, #21
 800776c:	d8f6      	bhi.n	800775c <_printf_i+0x28>
 800776e:	a101      	add	r1, pc, #4	; (adr r1, 8007774 <_printf_i+0x40>)
 8007770:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007774:	080077cd 	.word	0x080077cd
 8007778:	080077e1 	.word	0x080077e1
 800777c:	0800775d 	.word	0x0800775d
 8007780:	0800775d 	.word	0x0800775d
 8007784:	0800775d 	.word	0x0800775d
 8007788:	0800775d 	.word	0x0800775d
 800778c:	080077e1 	.word	0x080077e1
 8007790:	0800775d 	.word	0x0800775d
 8007794:	0800775d 	.word	0x0800775d
 8007798:	0800775d 	.word	0x0800775d
 800779c:	0800775d 	.word	0x0800775d
 80077a0:	080078e5 	.word	0x080078e5
 80077a4:	0800780d 	.word	0x0800780d
 80077a8:	0800789f 	.word	0x0800789f
 80077ac:	0800775d 	.word	0x0800775d
 80077b0:	0800775d 	.word	0x0800775d
 80077b4:	08007907 	.word	0x08007907
 80077b8:	0800775d 	.word	0x0800775d
 80077bc:	0800780d 	.word	0x0800780d
 80077c0:	0800775d 	.word	0x0800775d
 80077c4:	0800775d 	.word	0x0800775d
 80077c8:	080078a7 	.word	0x080078a7
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	1d1a      	adds	r2, r3, #4
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	602a      	str	r2, [r5, #0]
 80077d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077dc:	2301      	movs	r3, #1
 80077de:	e09f      	b.n	8007920 <_printf_i+0x1ec>
 80077e0:	6820      	ldr	r0, [r4, #0]
 80077e2:	682b      	ldr	r3, [r5, #0]
 80077e4:	0607      	lsls	r7, r0, #24
 80077e6:	f103 0104 	add.w	r1, r3, #4
 80077ea:	6029      	str	r1, [r5, #0]
 80077ec:	d501      	bpl.n	80077f2 <_printf_i+0xbe>
 80077ee:	681e      	ldr	r6, [r3, #0]
 80077f0:	e003      	b.n	80077fa <_printf_i+0xc6>
 80077f2:	0646      	lsls	r6, r0, #25
 80077f4:	d5fb      	bpl.n	80077ee <_printf_i+0xba>
 80077f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80077fa:	2e00      	cmp	r6, #0
 80077fc:	da03      	bge.n	8007806 <_printf_i+0xd2>
 80077fe:	232d      	movs	r3, #45	; 0x2d
 8007800:	4276      	negs	r6, r6
 8007802:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007806:	485a      	ldr	r0, [pc, #360]	; (8007970 <_printf_i+0x23c>)
 8007808:	230a      	movs	r3, #10
 800780a:	e012      	b.n	8007832 <_printf_i+0xfe>
 800780c:	682b      	ldr	r3, [r5, #0]
 800780e:	6820      	ldr	r0, [r4, #0]
 8007810:	1d19      	adds	r1, r3, #4
 8007812:	6029      	str	r1, [r5, #0]
 8007814:	0605      	lsls	r5, r0, #24
 8007816:	d501      	bpl.n	800781c <_printf_i+0xe8>
 8007818:	681e      	ldr	r6, [r3, #0]
 800781a:	e002      	b.n	8007822 <_printf_i+0xee>
 800781c:	0641      	lsls	r1, r0, #25
 800781e:	d5fb      	bpl.n	8007818 <_printf_i+0xe4>
 8007820:	881e      	ldrh	r6, [r3, #0]
 8007822:	4853      	ldr	r0, [pc, #332]	; (8007970 <_printf_i+0x23c>)
 8007824:	2f6f      	cmp	r7, #111	; 0x6f
 8007826:	bf0c      	ite	eq
 8007828:	2308      	moveq	r3, #8
 800782a:	230a      	movne	r3, #10
 800782c:	2100      	movs	r1, #0
 800782e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007832:	6865      	ldr	r5, [r4, #4]
 8007834:	60a5      	str	r5, [r4, #8]
 8007836:	2d00      	cmp	r5, #0
 8007838:	bfa2      	ittt	ge
 800783a:	6821      	ldrge	r1, [r4, #0]
 800783c:	f021 0104 	bicge.w	r1, r1, #4
 8007840:	6021      	strge	r1, [r4, #0]
 8007842:	b90e      	cbnz	r6, 8007848 <_printf_i+0x114>
 8007844:	2d00      	cmp	r5, #0
 8007846:	d04b      	beq.n	80078e0 <_printf_i+0x1ac>
 8007848:	4615      	mov	r5, r2
 800784a:	fbb6 f1f3 	udiv	r1, r6, r3
 800784e:	fb03 6711 	mls	r7, r3, r1, r6
 8007852:	5dc7      	ldrb	r7, [r0, r7]
 8007854:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007858:	4637      	mov	r7, r6
 800785a:	42bb      	cmp	r3, r7
 800785c:	460e      	mov	r6, r1
 800785e:	d9f4      	bls.n	800784a <_printf_i+0x116>
 8007860:	2b08      	cmp	r3, #8
 8007862:	d10b      	bne.n	800787c <_printf_i+0x148>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	07de      	lsls	r6, r3, #31
 8007868:	d508      	bpl.n	800787c <_printf_i+0x148>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	6861      	ldr	r1, [r4, #4]
 800786e:	4299      	cmp	r1, r3
 8007870:	bfde      	ittt	le
 8007872:	2330      	movle	r3, #48	; 0x30
 8007874:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007878:	f105 35ff 	addle.w	r5, r5, #4294967295
 800787c:	1b52      	subs	r2, r2, r5
 800787e:	6122      	str	r2, [r4, #16]
 8007880:	f8cd a000 	str.w	sl, [sp]
 8007884:	464b      	mov	r3, r9
 8007886:	aa03      	add	r2, sp, #12
 8007888:	4621      	mov	r1, r4
 800788a:	4640      	mov	r0, r8
 800788c:	f7ff fee4 	bl	8007658 <_printf_common>
 8007890:	3001      	adds	r0, #1
 8007892:	d14a      	bne.n	800792a <_printf_i+0x1f6>
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	b004      	add	sp, #16
 800789a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	f043 0320 	orr.w	r3, r3, #32
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	4833      	ldr	r0, [pc, #204]	; (8007974 <_printf_i+0x240>)
 80078a8:	2778      	movs	r7, #120	; 0x78
 80078aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	6829      	ldr	r1, [r5, #0]
 80078b2:	061f      	lsls	r7, r3, #24
 80078b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80078b8:	d402      	bmi.n	80078c0 <_printf_i+0x18c>
 80078ba:	065f      	lsls	r7, r3, #25
 80078bc:	bf48      	it	mi
 80078be:	b2b6      	uxthmi	r6, r6
 80078c0:	07df      	lsls	r7, r3, #31
 80078c2:	bf48      	it	mi
 80078c4:	f043 0320 	orrmi.w	r3, r3, #32
 80078c8:	6029      	str	r1, [r5, #0]
 80078ca:	bf48      	it	mi
 80078cc:	6023      	strmi	r3, [r4, #0]
 80078ce:	b91e      	cbnz	r6, 80078d8 <_printf_i+0x1a4>
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	f023 0320 	bic.w	r3, r3, #32
 80078d6:	6023      	str	r3, [r4, #0]
 80078d8:	2310      	movs	r3, #16
 80078da:	e7a7      	b.n	800782c <_printf_i+0xf8>
 80078dc:	4824      	ldr	r0, [pc, #144]	; (8007970 <_printf_i+0x23c>)
 80078de:	e7e4      	b.n	80078aa <_printf_i+0x176>
 80078e0:	4615      	mov	r5, r2
 80078e2:	e7bd      	b.n	8007860 <_printf_i+0x12c>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	6826      	ldr	r6, [r4, #0]
 80078e8:	6961      	ldr	r1, [r4, #20]
 80078ea:	1d18      	adds	r0, r3, #4
 80078ec:	6028      	str	r0, [r5, #0]
 80078ee:	0635      	lsls	r5, r6, #24
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	d501      	bpl.n	80078f8 <_printf_i+0x1c4>
 80078f4:	6019      	str	r1, [r3, #0]
 80078f6:	e002      	b.n	80078fe <_printf_i+0x1ca>
 80078f8:	0670      	lsls	r0, r6, #25
 80078fa:	d5fb      	bpl.n	80078f4 <_printf_i+0x1c0>
 80078fc:	8019      	strh	r1, [r3, #0]
 80078fe:	2300      	movs	r3, #0
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	4615      	mov	r5, r2
 8007904:	e7bc      	b.n	8007880 <_printf_i+0x14c>
 8007906:	682b      	ldr	r3, [r5, #0]
 8007908:	1d1a      	adds	r2, r3, #4
 800790a:	602a      	str	r2, [r5, #0]
 800790c:	681d      	ldr	r5, [r3, #0]
 800790e:	6862      	ldr	r2, [r4, #4]
 8007910:	2100      	movs	r1, #0
 8007912:	4628      	mov	r0, r5
 8007914:	f7f8 fc64 	bl	80001e0 <memchr>
 8007918:	b108      	cbz	r0, 800791e <_printf_i+0x1ea>
 800791a:	1b40      	subs	r0, r0, r5
 800791c:	6060      	str	r0, [r4, #4]
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	6123      	str	r3, [r4, #16]
 8007922:	2300      	movs	r3, #0
 8007924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007928:	e7aa      	b.n	8007880 <_printf_i+0x14c>
 800792a:	6923      	ldr	r3, [r4, #16]
 800792c:	462a      	mov	r2, r5
 800792e:	4649      	mov	r1, r9
 8007930:	4640      	mov	r0, r8
 8007932:	47d0      	blx	sl
 8007934:	3001      	adds	r0, #1
 8007936:	d0ad      	beq.n	8007894 <_printf_i+0x160>
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	079b      	lsls	r3, r3, #30
 800793c:	d413      	bmi.n	8007966 <_printf_i+0x232>
 800793e:	68e0      	ldr	r0, [r4, #12]
 8007940:	9b03      	ldr	r3, [sp, #12]
 8007942:	4298      	cmp	r0, r3
 8007944:	bfb8      	it	lt
 8007946:	4618      	movlt	r0, r3
 8007948:	e7a6      	b.n	8007898 <_printf_i+0x164>
 800794a:	2301      	movs	r3, #1
 800794c:	4632      	mov	r2, r6
 800794e:	4649      	mov	r1, r9
 8007950:	4640      	mov	r0, r8
 8007952:	47d0      	blx	sl
 8007954:	3001      	adds	r0, #1
 8007956:	d09d      	beq.n	8007894 <_printf_i+0x160>
 8007958:	3501      	adds	r5, #1
 800795a:	68e3      	ldr	r3, [r4, #12]
 800795c:	9903      	ldr	r1, [sp, #12]
 800795e:	1a5b      	subs	r3, r3, r1
 8007960:	42ab      	cmp	r3, r5
 8007962:	dcf2      	bgt.n	800794a <_printf_i+0x216>
 8007964:	e7eb      	b.n	800793e <_printf_i+0x20a>
 8007966:	2500      	movs	r5, #0
 8007968:	f104 0619 	add.w	r6, r4, #25
 800796c:	e7f5      	b.n	800795a <_printf_i+0x226>
 800796e:	bf00      	nop
 8007970:	0800bcaa 	.word	0x0800bcaa
 8007974:	0800bcbb 	.word	0x0800bcbb

08007978 <_scanf_float>:
 8007978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800797c:	b087      	sub	sp, #28
 800797e:	4617      	mov	r7, r2
 8007980:	9303      	str	r3, [sp, #12]
 8007982:	688b      	ldr	r3, [r1, #8]
 8007984:	1e5a      	subs	r2, r3, #1
 8007986:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800798a:	bf83      	ittte	hi
 800798c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007990:	195b      	addhi	r3, r3, r5
 8007992:	9302      	strhi	r3, [sp, #8]
 8007994:	2300      	movls	r3, #0
 8007996:	bf86      	itte	hi
 8007998:	f240 135d 	movwhi	r3, #349	; 0x15d
 800799c:	608b      	strhi	r3, [r1, #8]
 800799e:	9302      	strls	r3, [sp, #8]
 80079a0:	680b      	ldr	r3, [r1, #0]
 80079a2:	468b      	mov	fp, r1
 80079a4:	2500      	movs	r5, #0
 80079a6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80079aa:	f84b 3b1c 	str.w	r3, [fp], #28
 80079ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80079b2:	4680      	mov	r8, r0
 80079b4:	460c      	mov	r4, r1
 80079b6:	465e      	mov	r6, fp
 80079b8:	46aa      	mov	sl, r5
 80079ba:	46a9      	mov	r9, r5
 80079bc:	9501      	str	r5, [sp, #4]
 80079be:	68a2      	ldr	r2, [r4, #8]
 80079c0:	b152      	cbz	r2, 80079d8 <_scanf_float+0x60>
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	2b4e      	cmp	r3, #78	; 0x4e
 80079c8:	d864      	bhi.n	8007a94 <_scanf_float+0x11c>
 80079ca:	2b40      	cmp	r3, #64	; 0x40
 80079cc:	d83c      	bhi.n	8007a48 <_scanf_float+0xd0>
 80079ce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80079d2:	b2c8      	uxtb	r0, r1
 80079d4:	280e      	cmp	r0, #14
 80079d6:	d93a      	bls.n	8007a4e <_scanf_float+0xd6>
 80079d8:	f1b9 0f00 	cmp.w	r9, #0
 80079dc:	d003      	beq.n	80079e6 <_scanf_float+0x6e>
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079e4:	6023      	str	r3, [r4, #0]
 80079e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ea:	f1ba 0f01 	cmp.w	sl, #1
 80079ee:	f200 8113 	bhi.w	8007c18 <_scanf_float+0x2a0>
 80079f2:	455e      	cmp	r6, fp
 80079f4:	f200 8105 	bhi.w	8007c02 <_scanf_float+0x28a>
 80079f8:	2501      	movs	r5, #1
 80079fa:	4628      	mov	r0, r5
 80079fc:	b007      	add	sp, #28
 80079fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a02:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007a06:	2a0d      	cmp	r2, #13
 8007a08:	d8e6      	bhi.n	80079d8 <_scanf_float+0x60>
 8007a0a:	a101      	add	r1, pc, #4	; (adr r1, 8007a10 <_scanf_float+0x98>)
 8007a0c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a10:	08007b4f 	.word	0x08007b4f
 8007a14:	080079d9 	.word	0x080079d9
 8007a18:	080079d9 	.word	0x080079d9
 8007a1c:	080079d9 	.word	0x080079d9
 8007a20:	08007baf 	.word	0x08007baf
 8007a24:	08007b87 	.word	0x08007b87
 8007a28:	080079d9 	.word	0x080079d9
 8007a2c:	080079d9 	.word	0x080079d9
 8007a30:	08007b5d 	.word	0x08007b5d
 8007a34:	080079d9 	.word	0x080079d9
 8007a38:	080079d9 	.word	0x080079d9
 8007a3c:	080079d9 	.word	0x080079d9
 8007a40:	080079d9 	.word	0x080079d9
 8007a44:	08007b15 	.word	0x08007b15
 8007a48:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007a4c:	e7db      	b.n	8007a06 <_scanf_float+0x8e>
 8007a4e:	290e      	cmp	r1, #14
 8007a50:	d8c2      	bhi.n	80079d8 <_scanf_float+0x60>
 8007a52:	a001      	add	r0, pc, #4	; (adr r0, 8007a58 <_scanf_float+0xe0>)
 8007a54:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007a58:	08007b07 	.word	0x08007b07
 8007a5c:	080079d9 	.word	0x080079d9
 8007a60:	08007b07 	.word	0x08007b07
 8007a64:	08007b9b 	.word	0x08007b9b
 8007a68:	080079d9 	.word	0x080079d9
 8007a6c:	08007ab5 	.word	0x08007ab5
 8007a70:	08007af1 	.word	0x08007af1
 8007a74:	08007af1 	.word	0x08007af1
 8007a78:	08007af1 	.word	0x08007af1
 8007a7c:	08007af1 	.word	0x08007af1
 8007a80:	08007af1 	.word	0x08007af1
 8007a84:	08007af1 	.word	0x08007af1
 8007a88:	08007af1 	.word	0x08007af1
 8007a8c:	08007af1 	.word	0x08007af1
 8007a90:	08007af1 	.word	0x08007af1
 8007a94:	2b6e      	cmp	r3, #110	; 0x6e
 8007a96:	d809      	bhi.n	8007aac <_scanf_float+0x134>
 8007a98:	2b60      	cmp	r3, #96	; 0x60
 8007a9a:	d8b2      	bhi.n	8007a02 <_scanf_float+0x8a>
 8007a9c:	2b54      	cmp	r3, #84	; 0x54
 8007a9e:	d077      	beq.n	8007b90 <_scanf_float+0x218>
 8007aa0:	2b59      	cmp	r3, #89	; 0x59
 8007aa2:	d199      	bne.n	80079d8 <_scanf_float+0x60>
 8007aa4:	2d07      	cmp	r5, #7
 8007aa6:	d197      	bne.n	80079d8 <_scanf_float+0x60>
 8007aa8:	2508      	movs	r5, #8
 8007aaa:	e029      	b.n	8007b00 <_scanf_float+0x188>
 8007aac:	2b74      	cmp	r3, #116	; 0x74
 8007aae:	d06f      	beq.n	8007b90 <_scanf_float+0x218>
 8007ab0:	2b79      	cmp	r3, #121	; 0x79
 8007ab2:	e7f6      	b.n	8007aa2 <_scanf_float+0x12a>
 8007ab4:	6821      	ldr	r1, [r4, #0]
 8007ab6:	05c8      	lsls	r0, r1, #23
 8007ab8:	d51a      	bpl.n	8007af0 <_scanf_float+0x178>
 8007aba:	9b02      	ldr	r3, [sp, #8]
 8007abc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007ac0:	6021      	str	r1, [r4, #0]
 8007ac2:	f109 0901 	add.w	r9, r9, #1
 8007ac6:	b11b      	cbz	r3, 8007ad0 <_scanf_float+0x158>
 8007ac8:	3b01      	subs	r3, #1
 8007aca:	3201      	adds	r2, #1
 8007acc:	9302      	str	r3, [sp, #8]
 8007ace:	60a2      	str	r2, [r4, #8]
 8007ad0:	68a3      	ldr	r3, [r4, #8]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	60a3      	str	r3, [r4, #8]
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	6123      	str	r3, [r4, #16]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	3b01      	subs	r3, #1
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	607b      	str	r3, [r7, #4]
 8007ae4:	f340 8084 	ble.w	8007bf0 <_scanf_float+0x278>
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	3301      	adds	r3, #1
 8007aec:	603b      	str	r3, [r7, #0]
 8007aee:	e766      	b.n	80079be <_scanf_float+0x46>
 8007af0:	eb1a 0f05 	cmn.w	sl, r5
 8007af4:	f47f af70 	bne.w	80079d8 <_scanf_float+0x60>
 8007af8:	6822      	ldr	r2, [r4, #0]
 8007afa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007afe:	6022      	str	r2, [r4, #0]
 8007b00:	f806 3b01 	strb.w	r3, [r6], #1
 8007b04:	e7e4      	b.n	8007ad0 <_scanf_float+0x158>
 8007b06:	6822      	ldr	r2, [r4, #0]
 8007b08:	0610      	lsls	r0, r2, #24
 8007b0a:	f57f af65 	bpl.w	80079d8 <_scanf_float+0x60>
 8007b0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b12:	e7f4      	b.n	8007afe <_scanf_float+0x186>
 8007b14:	f1ba 0f00 	cmp.w	sl, #0
 8007b18:	d10e      	bne.n	8007b38 <_scanf_float+0x1c0>
 8007b1a:	f1b9 0f00 	cmp.w	r9, #0
 8007b1e:	d10e      	bne.n	8007b3e <_scanf_float+0x1c6>
 8007b20:	6822      	ldr	r2, [r4, #0]
 8007b22:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b26:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b2a:	d108      	bne.n	8007b3e <_scanf_float+0x1c6>
 8007b2c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b30:	6022      	str	r2, [r4, #0]
 8007b32:	f04f 0a01 	mov.w	sl, #1
 8007b36:	e7e3      	b.n	8007b00 <_scanf_float+0x188>
 8007b38:	f1ba 0f02 	cmp.w	sl, #2
 8007b3c:	d055      	beq.n	8007bea <_scanf_float+0x272>
 8007b3e:	2d01      	cmp	r5, #1
 8007b40:	d002      	beq.n	8007b48 <_scanf_float+0x1d0>
 8007b42:	2d04      	cmp	r5, #4
 8007b44:	f47f af48 	bne.w	80079d8 <_scanf_float+0x60>
 8007b48:	3501      	adds	r5, #1
 8007b4a:	b2ed      	uxtb	r5, r5
 8007b4c:	e7d8      	b.n	8007b00 <_scanf_float+0x188>
 8007b4e:	f1ba 0f01 	cmp.w	sl, #1
 8007b52:	f47f af41 	bne.w	80079d8 <_scanf_float+0x60>
 8007b56:	f04f 0a02 	mov.w	sl, #2
 8007b5a:	e7d1      	b.n	8007b00 <_scanf_float+0x188>
 8007b5c:	b97d      	cbnz	r5, 8007b7e <_scanf_float+0x206>
 8007b5e:	f1b9 0f00 	cmp.w	r9, #0
 8007b62:	f47f af3c 	bne.w	80079de <_scanf_float+0x66>
 8007b66:	6822      	ldr	r2, [r4, #0]
 8007b68:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b6c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b70:	f47f af39 	bne.w	80079e6 <_scanf_float+0x6e>
 8007b74:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b78:	6022      	str	r2, [r4, #0]
 8007b7a:	2501      	movs	r5, #1
 8007b7c:	e7c0      	b.n	8007b00 <_scanf_float+0x188>
 8007b7e:	2d03      	cmp	r5, #3
 8007b80:	d0e2      	beq.n	8007b48 <_scanf_float+0x1d0>
 8007b82:	2d05      	cmp	r5, #5
 8007b84:	e7de      	b.n	8007b44 <_scanf_float+0x1cc>
 8007b86:	2d02      	cmp	r5, #2
 8007b88:	f47f af26 	bne.w	80079d8 <_scanf_float+0x60>
 8007b8c:	2503      	movs	r5, #3
 8007b8e:	e7b7      	b.n	8007b00 <_scanf_float+0x188>
 8007b90:	2d06      	cmp	r5, #6
 8007b92:	f47f af21 	bne.w	80079d8 <_scanf_float+0x60>
 8007b96:	2507      	movs	r5, #7
 8007b98:	e7b2      	b.n	8007b00 <_scanf_float+0x188>
 8007b9a:	6822      	ldr	r2, [r4, #0]
 8007b9c:	0591      	lsls	r1, r2, #22
 8007b9e:	f57f af1b 	bpl.w	80079d8 <_scanf_float+0x60>
 8007ba2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007ba6:	6022      	str	r2, [r4, #0]
 8007ba8:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bac:	e7a8      	b.n	8007b00 <_scanf_float+0x188>
 8007bae:	6822      	ldr	r2, [r4, #0]
 8007bb0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007bb4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007bb8:	d006      	beq.n	8007bc8 <_scanf_float+0x250>
 8007bba:	0550      	lsls	r0, r2, #21
 8007bbc:	f57f af0c 	bpl.w	80079d8 <_scanf_float+0x60>
 8007bc0:	f1b9 0f00 	cmp.w	r9, #0
 8007bc4:	f43f af0f 	beq.w	80079e6 <_scanf_float+0x6e>
 8007bc8:	0591      	lsls	r1, r2, #22
 8007bca:	bf58      	it	pl
 8007bcc:	9901      	ldrpl	r1, [sp, #4]
 8007bce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007bd2:	bf58      	it	pl
 8007bd4:	eba9 0101 	subpl.w	r1, r9, r1
 8007bd8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007bdc:	bf58      	it	pl
 8007bde:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007be2:	6022      	str	r2, [r4, #0]
 8007be4:	f04f 0900 	mov.w	r9, #0
 8007be8:	e78a      	b.n	8007b00 <_scanf_float+0x188>
 8007bea:	f04f 0a03 	mov.w	sl, #3
 8007bee:	e787      	b.n	8007b00 <_scanf_float+0x188>
 8007bf0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	4798      	blx	r3
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	f43f aedf 	beq.w	80079be <_scanf_float+0x46>
 8007c00:	e6ea      	b.n	80079d8 <_scanf_float+0x60>
 8007c02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c0a:	463a      	mov	r2, r7
 8007c0c:	4640      	mov	r0, r8
 8007c0e:	4798      	blx	r3
 8007c10:	6923      	ldr	r3, [r4, #16]
 8007c12:	3b01      	subs	r3, #1
 8007c14:	6123      	str	r3, [r4, #16]
 8007c16:	e6ec      	b.n	80079f2 <_scanf_float+0x7a>
 8007c18:	1e6b      	subs	r3, r5, #1
 8007c1a:	2b06      	cmp	r3, #6
 8007c1c:	d825      	bhi.n	8007c6a <_scanf_float+0x2f2>
 8007c1e:	2d02      	cmp	r5, #2
 8007c20:	d836      	bhi.n	8007c90 <_scanf_float+0x318>
 8007c22:	455e      	cmp	r6, fp
 8007c24:	f67f aee8 	bls.w	80079f8 <_scanf_float+0x80>
 8007c28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c2c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c30:	463a      	mov	r2, r7
 8007c32:	4640      	mov	r0, r8
 8007c34:	4798      	blx	r3
 8007c36:	6923      	ldr	r3, [r4, #16]
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	6123      	str	r3, [r4, #16]
 8007c3c:	e7f1      	b.n	8007c22 <_scanf_float+0x2aa>
 8007c3e:	9802      	ldr	r0, [sp, #8]
 8007c40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c44:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007c48:	9002      	str	r0, [sp, #8]
 8007c4a:	463a      	mov	r2, r7
 8007c4c:	4640      	mov	r0, r8
 8007c4e:	4798      	blx	r3
 8007c50:	6923      	ldr	r3, [r4, #16]
 8007c52:	3b01      	subs	r3, #1
 8007c54:	6123      	str	r3, [r4, #16]
 8007c56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c5a:	fa5f fa8a 	uxtb.w	sl, sl
 8007c5e:	f1ba 0f02 	cmp.w	sl, #2
 8007c62:	d1ec      	bne.n	8007c3e <_scanf_float+0x2c6>
 8007c64:	3d03      	subs	r5, #3
 8007c66:	b2ed      	uxtb	r5, r5
 8007c68:	1b76      	subs	r6, r6, r5
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	05da      	lsls	r2, r3, #23
 8007c6e:	d52f      	bpl.n	8007cd0 <_scanf_float+0x358>
 8007c70:	055b      	lsls	r3, r3, #21
 8007c72:	d510      	bpl.n	8007c96 <_scanf_float+0x31e>
 8007c74:	455e      	cmp	r6, fp
 8007c76:	f67f aebf 	bls.w	80079f8 <_scanf_float+0x80>
 8007c7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c82:	463a      	mov	r2, r7
 8007c84:	4640      	mov	r0, r8
 8007c86:	4798      	blx	r3
 8007c88:	6923      	ldr	r3, [r4, #16]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	6123      	str	r3, [r4, #16]
 8007c8e:	e7f1      	b.n	8007c74 <_scanf_float+0x2fc>
 8007c90:	46aa      	mov	sl, r5
 8007c92:	9602      	str	r6, [sp, #8]
 8007c94:	e7df      	b.n	8007c56 <_scanf_float+0x2de>
 8007c96:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c9a:	6923      	ldr	r3, [r4, #16]
 8007c9c:	2965      	cmp	r1, #101	; 0x65
 8007c9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ca2:	f106 35ff 	add.w	r5, r6, #4294967295
 8007ca6:	6123      	str	r3, [r4, #16]
 8007ca8:	d00c      	beq.n	8007cc4 <_scanf_float+0x34c>
 8007caa:	2945      	cmp	r1, #69	; 0x45
 8007cac:	d00a      	beq.n	8007cc4 <_scanf_float+0x34c>
 8007cae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cb2:	463a      	mov	r2, r7
 8007cb4:	4640      	mov	r0, r8
 8007cb6:	4798      	blx	r3
 8007cb8:	6923      	ldr	r3, [r4, #16]
 8007cba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	1eb5      	subs	r5, r6, #2
 8007cc2:	6123      	str	r3, [r4, #16]
 8007cc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cc8:	463a      	mov	r2, r7
 8007cca:	4640      	mov	r0, r8
 8007ccc:	4798      	blx	r3
 8007cce:	462e      	mov	r6, r5
 8007cd0:	6825      	ldr	r5, [r4, #0]
 8007cd2:	f015 0510 	ands.w	r5, r5, #16
 8007cd6:	d158      	bne.n	8007d8a <_scanf_float+0x412>
 8007cd8:	7035      	strb	r5, [r6, #0]
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007ce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ce4:	d11c      	bne.n	8007d20 <_scanf_float+0x3a8>
 8007ce6:	9b01      	ldr	r3, [sp, #4]
 8007ce8:	454b      	cmp	r3, r9
 8007cea:	eba3 0209 	sub.w	r2, r3, r9
 8007cee:	d124      	bne.n	8007d3a <_scanf_float+0x3c2>
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	4659      	mov	r1, fp
 8007cf4:	4640      	mov	r0, r8
 8007cf6:	f002 fe43 	bl	800a980 <_strtod_r>
 8007cfa:	9b03      	ldr	r3, [sp, #12]
 8007cfc:	6821      	ldr	r1, [r4, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f011 0f02 	tst.w	r1, #2
 8007d04:	ec57 6b10 	vmov	r6, r7, d0
 8007d08:	f103 0204 	add.w	r2, r3, #4
 8007d0c:	d020      	beq.n	8007d50 <_scanf_float+0x3d8>
 8007d0e:	9903      	ldr	r1, [sp, #12]
 8007d10:	600a      	str	r2, [r1, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	e9c3 6700 	strd	r6, r7, [r3]
 8007d18:	68e3      	ldr	r3, [r4, #12]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	60e3      	str	r3, [r4, #12]
 8007d1e:	e66c      	b.n	80079fa <_scanf_float+0x82>
 8007d20:	9b04      	ldr	r3, [sp, #16]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0e4      	beq.n	8007cf0 <_scanf_float+0x378>
 8007d26:	9905      	ldr	r1, [sp, #20]
 8007d28:	230a      	movs	r3, #10
 8007d2a:	462a      	mov	r2, r5
 8007d2c:	3101      	adds	r1, #1
 8007d2e:	4640      	mov	r0, r8
 8007d30:	f002 feae 	bl	800aa90 <_strtol_r>
 8007d34:	9b04      	ldr	r3, [sp, #16]
 8007d36:	9e05      	ldr	r6, [sp, #20]
 8007d38:	1ac2      	subs	r2, r0, r3
 8007d3a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007d3e:	429e      	cmp	r6, r3
 8007d40:	bf28      	it	cs
 8007d42:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007d46:	4912      	ldr	r1, [pc, #72]	; (8007d90 <_scanf_float+0x418>)
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f000 fa03 	bl	8008154 <siprintf>
 8007d4e:	e7cf      	b.n	8007cf0 <_scanf_float+0x378>
 8007d50:	f011 0f04 	tst.w	r1, #4
 8007d54:	9903      	ldr	r1, [sp, #12]
 8007d56:	600a      	str	r2, [r1, #0]
 8007d58:	d1db      	bne.n	8007d12 <_scanf_float+0x39a>
 8007d5a:	f8d3 8000 	ldr.w	r8, [r3]
 8007d5e:	ee10 2a10 	vmov	r2, s0
 8007d62:	ee10 0a10 	vmov	r0, s0
 8007d66:	463b      	mov	r3, r7
 8007d68:	4639      	mov	r1, r7
 8007d6a:	f7f8 fee7 	bl	8000b3c <__aeabi_dcmpun>
 8007d6e:	b128      	cbz	r0, 8007d7c <_scanf_float+0x404>
 8007d70:	4808      	ldr	r0, [pc, #32]	; (8007d94 <_scanf_float+0x41c>)
 8007d72:	f000 fbcb 	bl	800850c <nanf>
 8007d76:	ed88 0a00 	vstr	s0, [r8]
 8007d7a:	e7cd      	b.n	8007d18 <_scanf_float+0x3a0>
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	4639      	mov	r1, r7
 8007d80:	f7f8 ff3a 	bl	8000bf8 <__aeabi_d2f>
 8007d84:	f8c8 0000 	str.w	r0, [r8]
 8007d88:	e7c6      	b.n	8007d18 <_scanf_float+0x3a0>
 8007d8a:	2500      	movs	r5, #0
 8007d8c:	e635      	b.n	80079fa <_scanf_float+0x82>
 8007d8e:	bf00      	nop
 8007d90:	0800bccc 	.word	0x0800bccc
 8007d94:	0800c05d 	.word	0x0800c05d

08007d98 <std>:
 8007d98:	2300      	movs	r3, #0
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8007da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007da6:	6083      	str	r3, [r0, #8]
 8007da8:	8181      	strh	r1, [r0, #12]
 8007daa:	6643      	str	r3, [r0, #100]	; 0x64
 8007dac:	81c2      	strh	r2, [r0, #14]
 8007dae:	6183      	str	r3, [r0, #24]
 8007db0:	4619      	mov	r1, r3
 8007db2:	2208      	movs	r2, #8
 8007db4:	305c      	adds	r0, #92	; 0x5c
 8007db6:	f000 fac5 	bl	8008344 <memset>
 8007dba:	4b0d      	ldr	r3, [pc, #52]	; (8007df0 <std+0x58>)
 8007dbc:	6263      	str	r3, [r4, #36]	; 0x24
 8007dbe:	4b0d      	ldr	r3, [pc, #52]	; (8007df4 <std+0x5c>)
 8007dc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dc2:	4b0d      	ldr	r3, [pc, #52]	; (8007df8 <std+0x60>)
 8007dc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dc6:	4b0d      	ldr	r3, [pc, #52]	; (8007dfc <std+0x64>)
 8007dc8:	6323      	str	r3, [r4, #48]	; 0x30
 8007dca:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <std+0x68>)
 8007dcc:	6224      	str	r4, [r4, #32]
 8007dce:	429c      	cmp	r4, r3
 8007dd0:	d006      	beq.n	8007de0 <std+0x48>
 8007dd2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007dd6:	4294      	cmp	r4, r2
 8007dd8:	d002      	beq.n	8007de0 <std+0x48>
 8007dda:	33d0      	adds	r3, #208	; 0xd0
 8007ddc:	429c      	cmp	r4, r3
 8007dde:	d105      	bne.n	8007dec <std+0x54>
 8007de0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007de8:	f000 bb7e 	b.w	80084e8 <__retarget_lock_init_recursive>
 8007dec:	bd10      	pop	{r4, pc}
 8007dee:	bf00      	nop
 8007df0:	08008195 	.word	0x08008195
 8007df4:	080081b7 	.word	0x080081b7
 8007df8:	080081ef 	.word	0x080081ef
 8007dfc:	08008213 	.word	0x08008213
 8007e00:	2000437c 	.word	0x2000437c

08007e04 <stdio_exit_handler>:
 8007e04:	4a02      	ldr	r2, [pc, #8]	; (8007e10 <stdio_exit_handler+0xc>)
 8007e06:	4903      	ldr	r1, [pc, #12]	; (8007e14 <stdio_exit_handler+0x10>)
 8007e08:	4803      	ldr	r0, [pc, #12]	; (8007e18 <stdio_exit_handler+0x14>)
 8007e0a:	f000 b869 	b.w	8007ee0 <_fwalk_sglue>
 8007e0e:	bf00      	nop
 8007e10:	20000014 	.word	0x20000014
 8007e14:	0800b0d9 	.word	0x0800b0d9
 8007e18:	20000020 	.word	0x20000020

08007e1c <cleanup_stdio>:
 8007e1c:	6841      	ldr	r1, [r0, #4]
 8007e1e:	4b0c      	ldr	r3, [pc, #48]	; (8007e50 <cleanup_stdio+0x34>)
 8007e20:	4299      	cmp	r1, r3
 8007e22:	b510      	push	{r4, lr}
 8007e24:	4604      	mov	r4, r0
 8007e26:	d001      	beq.n	8007e2c <cleanup_stdio+0x10>
 8007e28:	f003 f956 	bl	800b0d8 <_fflush_r>
 8007e2c:	68a1      	ldr	r1, [r4, #8]
 8007e2e:	4b09      	ldr	r3, [pc, #36]	; (8007e54 <cleanup_stdio+0x38>)
 8007e30:	4299      	cmp	r1, r3
 8007e32:	d002      	beq.n	8007e3a <cleanup_stdio+0x1e>
 8007e34:	4620      	mov	r0, r4
 8007e36:	f003 f94f 	bl	800b0d8 <_fflush_r>
 8007e3a:	68e1      	ldr	r1, [r4, #12]
 8007e3c:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <cleanup_stdio+0x3c>)
 8007e3e:	4299      	cmp	r1, r3
 8007e40:	d004      	beq.n	8007e4c <cleanup_stdio+0x30>
 8007e42:	4620      	mov	r0, r4
 8007e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e48:	f003 b946 	b.w	800b0d8 <_fflush_r>
 8007e4c:	bd10      	pop	{r4, pc}
 8007e4e:	bf00      	nop
 8007e50:	2000437c 	.word	0x2000437c
 8007e54:	200043e4 	.word	0x200043e4
 8007e58:	2000444c 	.word	0x2000444c

08007e5c <global_stdio_init.part.0>:
 8007e5c:	b510      	push	{r4, lr}
 8007e5e:	4b0b      	ldr	r3, [pc, #44]	; (8007e8c <global_stdio_init.part.0+0x30>)
 8007e60:	4c0b      	ldr	r4, [pc, #44]	; (8007e90 <global_stdio_init.part.0+0x34>)
 8007e62:	4a0c      	ldr	r2, [pc, #48]	; (8007e94 <global_stdio_init.part.0+0x38>)
 8007e64:	601a      	str	r2, [r3, #0]
 8007e66:	4620      	mov	r0, r4
 8007e68:	2200      	movs	r2, #0
 8007e6a:	2104      	movs	r1, #4
 8007e6c:	f7ff ff94 	bl	8007d98 <std>
 8007e70:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007e74:	2201      	movs	r2, #1
 8007e76:	2109      	movs	r1, #9
 8007e78:	f7ff ff8e 	bl	8007d98 <std>
 8007e7c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007e80:	2202      	movs	r2, #2
 8007e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e86:	2112      	movs	r1, #18
 8007e88:	f7ff bf86 	b.w	8007d98 <std>
 8007e8c:	200044b4 	.word	0x200044b4
 8007e90:	2000437c 	.word	0x2000437c
 8007e94:	08007e05 	.word	0x08007e05

08007e98 <__sfp_lock_acquire>:
 8007e98:	4801      	ldr	r0, [pc, #4]	; (8007ea0 <__sfp_lock_acquire+0x8>)
 8007e9a:	f000 bb26 	b.w	80084ea <__retarget_lock_acquire_recursive>
 8007e9e:	bf00      	nop
 8007ea0:	200044bd 	.word	0x200044bd

08007ea4 <__sfp_lock_release>:
 8007ea4:	4801      	ldr	r0, [pc, #4]	; (8007eac <__sfp_lock_release+0x8>)
 8007ea6:	f000 bb21 	b.w	80084ec <__retarget_lock_release_recursive>
 8007eaa:	bf00      	nop
 8007eac:	200044bd 	.word	0x200044bd

08007eb0 <__sinit>:
 8007eb0:	b510      	push	{r4, lr}
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	f7ff fff0 	bl	8007e98 <__sfp_lock_acquire>
 8007eb8:	6a23      	ldr	r3, [r4, #32]
 8007eba:	b11b      	cbz	r3, 8007ec4 <__sinit+0x14>
 8007ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec0:	f7ff bff0 	b.w	8007ea4 <__sfp_lock_release>
 8007ec4:	4b04      	ldr	r3, [pc, #16]	; (8007ed8 <__sinit+0x28>)
 8007ec6:	6223      	str	r3, [r4, #32]
 8007ec8:	4b04      	ldr	r3, [pc, #16]	; (8007edc <__sinit+0x2c>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1f5      	bne.n	8007ebc <__sinit+0xc>
 8007ed0:	f7ff ffc4 	bl	8007e5c <global_stdio_init.part.0>
 8007ed4:	e7f2      	b.n	8007ebc <__sinit+0xc>
 8007ed6:	bf00      	nop
 8007ed8:	08007e1d 	.word	0x08007e1d
 8007edc:	200044b4 	.word	0x200044b4

08007ee0 <_fwalk_sglue>:
 8007ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ee4:	4607      	mov	r7, r0
 8007ee6:	4688      	mov	r8, r1
 8007ee8:	4614      	mov	r4, r2
 8007eea:	2600      	movs	r6, #0
 8007eec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ef0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ef4:	d505      	bpl.n	8007f02 <_fwalk_sglue+0x22>
 8007ef6:	6824      	ldr	r4, [r4, #0]
 8007ef8:	2c00      	cmp	r4, #0
 8007efa:	d1f7      	bne.n	8007eec <_fwalk_sglue+0xc>
 8007efc:	4630      	mov	r0, r6
 8007efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f02:	89ab      	ldrh	r3, [r5, #12]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d907      	bls.n	8007f18 <_fwalk_sglue+0x38>
 8007f08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	d003      	beq.n	8007f18 <_fwalk_sglue+0x38>
 8007f10:	4629      	mov	r1, r5
 8007f12:	4638      	mov	r0, r7
 8007f14:	47c0      	blx	r8
 8007f16:	4306      	orrs	r6, r0
 8007f18:	3568      	adds	r5, #104	; 0x68
 8007f1a:	e7e9      	b.n	8007ef0 <_fwalk_sglue+0x10>

08007f1c <iprintf>:
 8007f1c:	b40f      	push	{r0, r1, r2, r3}
 8007f1e:	b507      	push	{r0, r1, r2, lr}
 8007f20:	4906      	ldr	r1, [pc, #24]	; (8007f3c <iprintf+0x20>)
 8007f22:	ab04      	add	r3, sp, #16
 8007f24:	6808      	ldr	r0, [r1, #0]
 8007f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f2a:	6881      	ldr	r1, [r0, #8]
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	f002 ff33 	bl	800ad98 <_vfiprintf_r>
 8007f32:	b003      	add	sp, #12
 8007f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f38:	b004      	add	sp, #16
 8007f3a:	4770      	bx	lr
 8007f3c:	2000006c 	.word	0x2000006c

08007f40 <_puts_r>:
 8007f40:	6a03      	ldr	r3, [r0, #32]
 8007f42:	b570      	push	{r4, r5, r6, lr}
 8007f44:	6884      	ldr	r4, [r0, #8]
 8007f46:	4605      	mov	r5, r0
 8007f48:	460e      	mov	r6, r1
 8007f4a:	b90b      	cbnz	r3, 8007f50 <_puts_r+0x10>
 8007f4c:	f7ff ffb0 	bl	8007eb0 <__sinit>
 8007f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f52:	07db      	lsls	r3, r3, #31
 8007f54:	d405      	bmi.n	8007f62 <_puts_r+0x22>
 8007f56:	89a3      	ldrh	r3, [r4, #12]
 8007f58:	0598      	lsls	r0, r3, #22
 8007f5a:	d402      	bmi.n	8007f62 <_puts_r+0x22>
 8007f5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f5e:	f000 fac4 	bl	80084ea <__retarget_lock_acquire_recursive>
 8007f62:	89a3      	ldrh	r3, [r4, #12]
 8007f64:	0719      	lsls	r1, r3, #28
 8007f66:	d513      	bpl.n	8007f90 <_puts_r+0x50>
 8007f68:	6923      	ldr	r3, [r4, #16]
 8007f6a:	b18b      	cbz	r3, 8007f90 <_puts_r+0x50>
 8007f6c:	3e01      	subs	r6, #1
 8007f6e:	68a3      	ldr	r3, [r4, #8]
 8007f70:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f74:	3b01      	subs	r3, #1
 8007f76:	60a3      	str	r3, [r4, #8]
 8007f78:	b9e9      	cbnz	r1, 8007fb6 <_puts_r+0x76>
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	da2e      	bge.n	8007fdc <_puts_r+0x9c>
 8007f7e:	4622      	mov	r2, r4
 8007f80:	210a      	movs	r1, #10
 8007f82:	4628      	mov	r0, r5
 8007f84:	f000 f949 	bl	800821a <__swbuf_r>
 8007f88:	3001      	adds	r0, #1
 8007f8a:	d007      	beq.n	8007f9c <_puts_r+0x5c>
 8007f8c:	250a      	movs	r5, #10
 8007f8e:	e007      	b.n	8007fa0 <_puts_r+0x60>
 8007f90:	4621      	mov	r1, r4
 8007f92:	4628      	mov	r0, r5
 8007f94:	f000 f97e 	bl	8008294 <__swsetup_r>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d0e7      	beq.n	8007f6c <_puts_r+0x2c>
 8007f9c:	f04f 35ff 	mov.w	r5, #4294967295
 8007fa0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fa2:	07da      	lsls	r2, r3, #31
 8007fa4:	d405      	bmi.n	8007fb2 <_puts_r+0x72>
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	059b      	lsls	r3, r3, #22
 8007faa:	d402      	bmi.n	8007fb2 <_puts_r+0x72>
 8007fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fae:	f000 fa9d 	bl	80084ec <__retarget_lock_release_recursive>
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	bd70      	pop	{r4, r5, r6, pc}
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	da04      	bge.n	8007fc4 <_puts_r+0x84>
 8007fba:	69a2      	ldr	r2, [r4, #24]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	dc06      	bgt.n	8007fce <_puts_r+0x8e>
 8007fc0:	290a      	cmp	r1, #10
 8007fc2:	d004      	beq.n	8007fce <_puts_r+0x8e>
 8007fc4:	6823      	ldr	r3, [r4, #0]
 8007fc6:	1c5a      	adds	r2, r3, #1
 8007fc8:	6022      	str	r2, [r4, #0]
 8007fca:	7019      	strb	r1, [r3, #0]
 8007fcc:	e7cf      	b.n	8007f6e <_puts_r+0x2e>
 8007fce:	4622      	mov	r2, r4
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	f000 f922 	bl	800821a <__swbuf_r>
 8007fd6:	3001      	adds	r0, #1
 8007fd8:	d1c9      	bne.n	8007f6e <_puts_r+0x2e>
 8007fda:	e7df      	b.n	8007f9c <_puts_r+0x5c>
 8007fdc:	6823      	ldr	r3, [r4, #0]
 8007fde:	250a      	movs	r5, #10
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	6022      	str	r2, [r4, #0]
 8007fe4:	701d      	strb	r5, [r3, #0]
 8007fe6:	e7db      	b.n	8007fa0 <_puts_r+0x60>

08007fe8 <puts>:
 8007fe8:	4b02      	ldr	r3, [pc, #8]	; (8007ff4 <puts+0xc>)
 8007fea:	4601      	mov	r1, r0
 8007fec:	6818      	ldr	r0, [r3, #0]
 8007fee:	f7ff bfa7 	b.w	8007f40 <_puts_r>
 8007ff2:	bf00      	nop
 8007ff4:	2000006c 	.word	0x2000006c

08007ff8 <setvbuf>:
 8007ff8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ffc:	461d      	mov	r5, r3
 8007ffe:	4b54      	ldr	r3, [pc, #336]	; (8008150 <setvbuf+0x158>)
 8008000:	681f      	ldr	r7, [r3, #0]
 8008002:	4604      	mov	r4, r0
 8008004:	460e      	mov	r6, r1
 8008006:	4690      	mov	r8, r2
 8008008:	b127      	cbz	r7, 8008014 <setvbuf+0x1c>
 800800a:	6a3b      	ldr	r3, [r7, #32]
 800800c:	b913      	cbnz	r3, 8008014 <setvbuf+0x1c>
 800800e:	4638      	mov	r0, r7
 8008010:	f7ff ff4e 	bl	8007eb0 <__sinit>
 8008014:	f1b8 0f02 	cmp.w	r8, #2
 8008018:	d006      	beq.n	8008028 <setvbuf+0x30>
 800801a:	f1b8 0f01 	cmp.w	r8, #1
 800801e:	f200 8094 	bhi.w	800814a <setvbuf+0x152>
 8008022:	2d00      	cmp	r5, #0
 8008024:	f2c0 8091 	blt.w	800814a <setvbuf+0x152>
 8008028:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800802a:	07da      	lsls	r2, r3, #31
 800802c:	d405      	bmi.n	800803a <setvbuf+0x42>
 800802e:	89a3      	ldrh	r3, [r4, #12]
 8008030:	059b      	lsls	r3, r3, #22
 8008032:	d402      	bmi.n	800803a <setvbuf+0x42>
 8008034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008036:	f000 fa58 	bl	80084ea <__retarget_lock_acquire_recursive>
 800803a:	4621      	mov	r1, r4
 800803c:	4638      	mov	r0, r7
 800803e:	f003 f84b 	bl	800b0d8 <_fflush_r>
 8008042:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008044:	b141      	cbz	r1, 8008058 <setvbuf+0x60>
 8008046:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800804a:	4299      	cmp	r1, r3
 800804c:	d002      	beq.n	8008054 <setvbuf+0x5c>
 800804e:	4638      	mov	r0, r7
 8008050:	f001 f8dc 	bl	800920c <_free_r>
 8008054:	2300      	movs	r3, #0
 8008056:	6363      	str	r3, [r4, #52]	; 0x34
 8008058:	2300      	movs	r3, #0
 800805a:	61a3      	str	r3, [r4, #24]
 800805c:	6063      	str	r3, [r4, #4]
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	0618      	lsls	r0, r3, #24
 8008062:	d503      	bpl.n	800806c <setvbuf+0x74>
 8008064:	6921      	ldr	r1, [r4, #16]
 8008066:	4638      	mov	r0, r7
 8008068:	f001 f8d0 	bl	800920c <_free_r>
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008072:	f023 0303 	bic.w	r3, r3, #3
 8008076:	f1b8 0f02 	cmp.w	r8, #2
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	d05f      	beq.n	800813e <setvbuf+0x146>
 800807e:	ab01      	add	r3, sp, #4
 8008080:	466a      	mov	r2, sp
 8008082:	4621      	mov	r1, r4
 8008084:	4638      	mov	r0, r7
 8008086:	f003 f84f 	bl	800b128 <__swhatbuf_r>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	4318      	orrs	r0, r3
 800808e:	81a0      	strh	r0, [r4, #12]
 8008090:	bb2d      	cbnz	r5, 80080de <setvbuf+0xe6>
 8008092:	9d00      	ldr	r5, [sp, #0]
 8008094:	4628      	mov	r0, r5
 8008096:	f001 f905 	bl	80092a4 <malloc>
 800809a:	4606      	mov	r6, r0
 800809c:	2800      	cmp	r0, #0
 800809e:	d150      	bne.n	8008142 <setvbuf+0x14a>
 80080a0:	f8dd 9000 	ldr.w	r9, [sp]
 80080a4:	45a9      	cmp	r9, r5
 80080a6:	d13e      	bne.n	8008126 <setvbuf+0x12e>
 80080a8:	f04f 35ff 	mov.w	r5, #4294967295
 80080ac:	2200      	movs	r2, #0
 80080ae:	60a2      	str	r2, [r4, #8]
 80080b0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80080b4:	6022      	str	r2, [r4, #0]
 80080b6:	6122      	str	r2, [r4, #16]
 80080b8:	2201      	movs	r2, #1
 80080ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080be:	6162      	str	r2, [r4, #20]
 80080c0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80080c2:	f043 0302 	orr.w	r3, r3, #2
 80080c6:	07d1      	lsls	r1, r2, #31
 80080c8:	81a3      	strh	r3, [r4, #12]
 80080ca:	d404      	bmi.n	80080d6 <setvbuf+0xde>
 80080cc:	059b      	lsls	r3, r3, #22
 80080ce:	d402      	bmi.n	80080d6 <setvbuf+0xde>
 80080d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080d2:	f000 fa0b 	bl	80084ec <__retarget_lock_release_recursive>
 80080d6:	4628      	mov	r0, r5
 80080d8:	b003      	add	sp, #12
 80080da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080de:	2e00      	cmp	r6, #0
 80080e0:	d0d8      	beq.n	8008094 <setvbuf+0x9c>
 80080e2:	6a3b      	ldr	r3, [r7, #32]
 80080e4:	b913      	cbnz	r3, 80080ec <setvbuf+0xf4>
 80080e6:	4638      	mov	r0, r7
 80080e8:	f7ff fee2 	bl	8007eb0 <__sinit>
 80080ec:	f1b8 0f01 	cmp.w	r8, #1
 80080f0:	bf08      	it	eq
 80080f2:	89a3      	ldrheq	r3, [r4, #12]
 80080f4:	6026      	str	r6, [r4, #0]
 80080f6:	bf04      	itt	eq
 80080f8:	f043 0301 	orreq.w	r3, r3, #1
 80080fc:	81a3      	strheq	r3, [r4, #12]
 80080fe:	89a3      	ldrh	r3, [r4, #12]
 8008100:	f013 0208 	ands.w	r2, r3, #8
 8008104:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008108:	d01d      	beq.n	8008146 <setvbuf+0x14e>
 800810a:	07da      	lsls	r2, r3, #31
 800810c:	bf41      	itttt	mi
 800810e:	2200      	movmi	r2, #0
 8008110:	426d      	negmi	r5, r5
 8008112:	60a2      	strmi	r2, [r4, #8]
 8008114:	61a5      	strmi	r5, [r4, #24]
 8008116:	bf58      	it	pl
 8008118:	60a5      	strpl	r5, [r4, #8]
 800811a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800811c:	f015 0501 	ands.w	r5, r5, #1
 8008120:	d0d4      	beq.n	80080cc <setvbuf+0xd4>
 8008122:	2500      	movs	r5, #0
 8008124:	e7d7      	b.n	80080d6 <setvbuf+0xde>
 8008126:	4648      	mov	r0, r9
 8008128:	f001 f8bc 	bl	80092a4 <malloc>
 800812c:	4606      	mov	r6, r0
 800812e:	2800      	cmp	r0, #0
 8008130:	d0ba      	beq.n	80080a8 <setvbuf+0xb0>
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008138:	81a3      	strh	r3, [r4, #12]
 800813a:	464d      	mov	r5, r9
 800813c:	e7d1      	b.n	80080e2 <setvbuf+0xea>
 800813e:	2500      	movs	r5, #0
 8008140:	e7b4      	b.n	80080ac <setvbuf+0xb4>
 8008142:	46a9      	mov	r9, r5
 8008144:	e7f5      	b.n	8008132 <setvbuf+0x13a>
 8008146:	60a2      	str	r2, [r4, #8]
 8008148:	e7e7      	b.n	800811a <setvbuf+0x122>
 800814a:	f04f 35ff 	mov.w	r5, #4294967295
 800814e:	e7c2      	b.n	80080d6 <setvbuf+0xde>
 8008150:	2000006c 	.word	0x2000006c

08008154 <siprintf>:
 8008154:	b40e      	push	{r1, r2, r3}
 8008156:	b500      	push	{lr}
 8008158:	b09c      	sub	sp, #112	; 0x70
 800815a:	ab1d      	add	r3, sp, #116	; 0x74
 800815c:	9002      	str	r0, [sp, #8]
 800815e:	9006      	str	r0, [sp, #24]
 8008160:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008164:	4809      	ldr	r0, [pc, #36]	; (800818c <siprintf+0x38>)
 8008166:	9107      	str	r1, [sp, #28]
 8008168:	9104      	str	r1, [sp, #16]
 800816a:	4909      	ldr	r1, [pc, #36]	; (8008190 <siprintf+0x3c>)
 800816c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008170:	9105      	str	r1, [sp, #20]
 8008172:	6800      	ldr	r0, [r0, #0]
 8008174:	9301      	str	r3, [sp, #4]
 8008176:	a902      	add	r1, sp, #8
 8008178:	f002 fce6 	bl	800ab48 <_svfiprintf_r>
 800817c:	9b02      	ldr	r3, [sp, #8]
 800817e:	2200      	movs	r2, #0
 8008180:	701a      	strb	r2, [r3, #0]
 8008182:	b01c      	add	sp, #112	; 0x70
 8008184:	f85d eb04 	ldr.w	lr, [sp], #4
 8008188:	b003      	add	sp, #12
 800818a:	4770      	bx	lr
 800818c:	2000006c 	.word	0x2000006c
 8008190:	ffff0208 	.word	0xffff0208

08008194 <__sread>:
 8008194:	b510      	push	{r4, lr}
 8008196:	460c      	mov	r4, r1
 8008198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819c:	f000 f956 	bl	800844c <_read_r>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	bfab      	itete	ge
 80081a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081a6:	89a3      	ldrhlt	r3, [r4, #12]
 80081a8:	181b      	addge	r3, r3, r0
 80081aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80081ae:	bfac      	ite	ge
 80081b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80081b2:	81a3      	strhlt	r3, [r4, #12]
 80081b4:	bd10      	pop	{r4, pc}

080081b6 <__swrite>:
 80081b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ba:	461f      	mov	r7, r3
 80081bc:	898b      	ldrh	r3, [r1, #12]
 80081be:	05db      	lsls	r3, r3, #23
 80081c0:	4605      	mov	r5, r0
 80081c2:	460c      	mov	r4, r1
 80081c4:	4616      	mov	r6, r2
 80081c6:	d505      	bpl.n	80081d4 <__swrite+0x1e>
 80081c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081cc:	2302      	movs	r3, #2
 80081ce:	2200      	movs	r2, #0
 80081d0:	f000 f92a 	bl	8008428 <_lseek_r>
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081de:	81a3      	strh	r3, [r4, #12]
 80081e0:	4632      	mov	r2, r6
 80081e2:	463b      	mov	r3, r7
 80081e4:	4628      	mov	r0, r5
 80081e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081ea:	f000 b941 	b.w	8008470 <_write_r>

080081ee <__sseek>:
 80081ee:	b510      	push	{r4, lr}
 80081f0:	460c      	mov	r4, r1
 80081f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081f6:	f000 f917 	bl	8008428 <_lseek_r>
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	89a3      	ldrh	r3, [r4, #12]
 80081fe:	bf15      	itete	ne
 8008200:	6560      	strne	r0, [r4, #84]	; 0x54
 8008202:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008206:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800820a:	81a3      	strheq	r3, [r4, #12]
 800820c:	bf18      	it	ne
 800820e:	81a3      	strhne	r3, [r4, #12]
 8008210:	bd10      	pop	{r4, pc}

08008212 <__sclose>:
 8008212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008216:	f000 b8a1 	b.w	800835c <_close_r>

0800821a <__swbuf_r>:
 800821a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821c:	460e      	mov	r6, r1
 800821e:	4614      	mov	r4, r2
 8008220:	4605      	mov	r5, r0
 8008222:	b118      	cbz	r0, 800822c <__swbuf_r+0x12>
 8008224:	6a03      	ldr	r3, [r0, #32]
 8008226:	b90b      	cbnz	r3, 800822c <__swbuf_r+0x12>
 8008228:	f7ff fe42 	bl	8007eb0 <__sinit>
 800822c:	69a3      	ldr	r3, [r4, #24]
 800822e:	60a3      	str	r3, [r4, #8]
 8008230:	89a3      	ldrh	r3, [r4, #12]
 8008232:	071a      	lsls	r2, r3, #28
 8008234:	d525      	bpl.n	8008282 <__swbuf_r+0x68>
 8008236:	6923      	ldr	r3, [r4, #16]
 8008238:	b31b      	cbz	r3, 8008282 <__swbuf_r+0x68>
 800823a:	6823      	ldr	r3, [r4, #0]
 800823c:	6922      	ldr	r2, [r4, #16]
 800823e:	1a98      	subs	r0, r3, r2
 8008240:	6963      	ldr	r3, [r4, #20]
 8008242:	b2f6      	uxtb	r6, r6
 8008244:	4283      	cmp	r3, r0
 8008246:	4637      	mov	r7, r6
 8008248:	dc04      	bgt.n	8008254 <__swbuf_r+0x3a>
 800824a:	4621      	mov	r1, r4
 800824c:	4628      	mov	r0, r5
 800824e:	f002 ff43 	bl	800b0d8 <_fflush_r>
 8008252:	b9e0      	cbnz	r0, 800828e <__swbuf_r+0x74>
 8008254:	68a3      	ldr	r3, [r4, #8]
 8008256:	3b01      	subs	r3, #1
 8008258:	60a3      	str	r3, [r4, #8]
 800825a:	6823      	ldr	r3, [r4, #0]
 800825c:	1c5a      	adds	r2, r3, #1
 800825e:	6022      	str	r2, [r4, #0]
 8008260:	701e      	strb	r6, [r3, #0]
 8008262:	6962      	ldr	r2, [r4, #20]
 8008264:	1c43      	adds	r3, r0, #1
 8008266:	429a      	cmp	r2, r3
 8008268:	d004      	beq.n	8008274 <__swbuf_r+0x5a>
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	07db      	lsls	r3, r3, #31
 800826e:	d506      	bpl.n	800827e <__swbuf_r+0x64>
 8008270:	2e0a      	cmp	r6, #10
 8008272:	d104      	bne.n	800827e <__swbuf_r+0x64>
 8008274:	4621      	mov	r1, r4
 8008276:	4628      	mov	r0, r5
 8008278:	f002 ff2e 	bl	800b0d8 <_fflush_r>
 800827c:	b938      	cbnz	r0, 800828e <__swbuf_r+0x74>
 800827e:	4638      	mov	r0, r7
 8008280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008282:	4621      	mov	r1, r4
 8008284:	4628      	mov	r0, r5
 8008286:	f000 f805 	bl	8008294 <__swsetup_r>
 800828a:	2800      	cmp	r0, #0
 800828c:	d0d5      	beq.n	800823a <__swbuf_r+0x20>
 800828e:	f04f 37ff 	mov.w	r7, #4294967295
 8008292:	e7f4      	b.n	800827e <__swbuf_r+0x64>

08008294 <__swsetup_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4b2a      	ldr	r3, [pc, #168]	; (8008340 <__swsetup_r+0xac>)
 8008298:	4605      	mov	r5, r0
 800829a:	6818      	ldr	r0, [r3, #0]
 800829c:	460c      	mov	r4, r1
 800829e:	b118      	cbz	r0, 80082a8 <__swsetup_r+0x14>
 80082a0:	6a03      	ldr	r3, [r0, #32]
 80082a2:	b90b      	cbnz	r3, 80082a8 <__swsetup_r+0x14>
 80082a4:	f7ff fe04 	bl	8007eb0 <__sinit>
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082ae:	0718      	lsls	r0, r3, #28
 80082b0:	d422      	bmi.n	80082f8 <__swsetup_r+0x64>
 80082b2:	06d9      	lsls	r1, r3, #27
 80082b4:	d407      	bmi.n	80082c6 <__swsetup_r+0x32>
 80082b6:	2309      	movs	r3, #9
 80082b8:	602b      	str	r3, [r5, #0]
 80082ba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295
 80082c4:	e034      	b.n	8008330 <__swsetup_r+0x9c>
 80082c6:	0758      	lsls	r0, r3, #29
 80082c8:	d512      	bpl.n	80082f0 <__swsetup_r+0x5c>
 80082ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082cc:	b141      	cbz	r1, 80082e0 <__swsetup_r+0x4c>
 80082ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082d2:	4299      	cmp	r1, r3
 80082d4:	d002      	beq.n	80082dc <__swsetup_r+0x48>
 80082d6:	4628      	mov	r0, r5
 80082d8:	f000 ff98 	bl	800920c <_free_r>
 80082dc:	2300      	movs	r3, #0
 80082de:	6363      	str	r3, [r4, #52]	; 0x34
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	2300      	movs	r3, #0
 80082ea:	6063      	str	r3, [r4, #4]
 80082ec:	6923      	ldr	r3, [r4, #16]
 80082ee:	6023      	str	r3, [r4, #0]
 80082f0:	89a3      	ldrh	r3, [r4, #12]
 80082f2:	f043 0308 	orr.w	r3, r3, #8
 80082f6:	81a3      	strh	r3, [r4, #12]
 80082f8:	6923      	ldr	r3, [r4, #16]
 80082fa:	b94b      	cbnz	r3, 8008310 <__swsetup_r+0x7c>
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008302:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008306:	d003      	beq.n	8008310 <__swsetup_r+0x7c>
 8008308:	4621      	mov	r1, r4
 800830a:	4628      	mov	r0, r5
 800830c:	f002 ff32 	bl	800b174 <__smakebuf_r>
 8008310:	89a0      	ldrh	r0, [r4, #12]
 8008312:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008316:	f010 0301 	ands.w	r3, r0, #1
 800831a:	d00a      	beq.n	8008332 <__swsetup_r+0x9e>
 800831c:	2300      	movs	r3, #0
 800831e:	60a3      	str	r3, [r4, #8]
 8008320:	6963      	ldr	r3, [r4, #20]
 8008322:	425b      	negs	r3, r3
 8008324:	61a3      	str	r3, [r4, #24]
 8008326:	6923      	ldr	r3, [r4, #16]
 8008328:	b943      	cbnz	r3, 800833c <__swsetup_r+0xa8>
 800832a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800832e:	d1c4      	bne.n	80082ba <__swsetup_r+0x26>
 8008330:	bd38      	pop	{r3, r4, r5, pc}
 8008332:	0781      	lsls	r1, r0, #30
 8008334:	bf58      	it	pl
 8008336:	6963      	ldrpl	r3, [r4, #20]
 8008338:	60a3      	str	r3, [r4, #8]
 800833a:	e7f4      	b.n	8008326 <__swsetup_r+0x92>
 800833c:	2000      	movs	r0, #0
 800833e:	e7f7      	b.n	8008330 <__swsetup_r+0x9c>
 8008340:	2000006c 	.word	0x2000006c

08008344 <memset>:
 8008344:	4402      	add	r2, r0
 8008346:	4603      	mov	r3, r0
 8008348:	4293      	cmp	r3, r2
 800834a:	d100      	bne.n	800834e <memset+0xa>
 800834c:	4770      	bx	lr
 800834e:	f803 1b01 	strb.w	r1, [r3], #1
 8008352:	e7f9      	b.n	8008348 <memset+0x4>

08008354 <_localeconv_r>:
 8008354:	4800      	ldr	r0, [pc, #0]	; (8008358 <_localeconv_r+0x4>)
 8008356:	4770      	bx	lr
 8008358:	20000160 	.word	0x20000160

0800835c <_close_r>:
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	4d06      	ldr	r5, [pc, #24]	; (8008378 <_close_r+0x1c>)
 8008360:	2300      	movs	r3, #0
 8008362:	4604      	mov	r4, r0
 8008364:	4608      	mov	r0, r1
 8008366:	602b      	str	r3, [r5, #0]
 8008368:	f7f9 fd79 	bl	8001e5e <_close>
 800836c:	1c43      	adds	r3, r0, #1
 800836e:	d102      	bne.n	8008376 <_close_r+0x1a>
 8008370:	682b      	ldr	r3, [r5, #0]
 8008372:	b103      	cbz	r3, 8008376 <_close_r+0x1a>
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	bd38      	pop	{r3, r4, r5, pc}
 8008378:	200044b8 	.word	0x200044b8

0800837c <_reclaim_reent>:
 800837c:	4b29      	ldr	r3, [pc, #164]	; (8008424 <_reclaim_reent+0xa8>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4283      	cmp	r3, r0
 8008382:	b570      	push	{r4, r5, r6, lr}
 8008384:	4604      	mov	r4, r0
 8008386:	d04b      	beq.n	8008420 <_reclaim_reent+0xa4>
 8008388:	69c3      	ldr	r3, [r0, #28]
 800838a:	b143      	cbz	r3, 800839e <_reclaim_reent+0x22>
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d144      	bne.n	800841c <_reclaim_reent+0xa0>
 8008392:	69e3      	ldr	r3, [r4, #28]
 8008394:	6819      	ldr	r1, [r3, #0]
 8008396:	b111      	cbz	r1, 800839e <_reclaim_reent+0x22>
 8008398:	4620      	mov	r0, r4
 800839a:	f000 ff37 	bl	800920c <_free_r>
 800839e:	6961      	ldr	r1, [r4, #20]
 80083a0:	b111      	cbz	r1, 80083a8 <_reclaim_reent+0x2c>
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 ff32 	bl	800920c <_free_r>
 80083a8:	69e1      	ldr	r1, [r4, #28]
 80083aa:	b111      	cbz	r1, 80083b2 <_reclaim_reent+0x36>
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 ff2d 	bl	800920c <_free_r>
 80083b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80083b4:	b111      	cbz	r1, 80083bc <_reclaim_reent+0x40>
 80083b6:	4620      	mov	r0, r4
 80083b8:	f000 ff28 	bl	800920c <_free_r>
 80083bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083be:	b111      	cbz	r1, 80083c6 <_reclaim_reent+0x4a>
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 ff23 	bl	800920c <_free_r>
 80083c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80083c8:	b111      	cbz	r1, 80083d0 <_reclaim_reent+0x54>
 80083ca:	4620      	mov	r0, r4
 80083cc:	f000 ff1e 	bl	800920c <_free_r>
 80083d0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80083d2:	b111      	cbz	r1, 80083da <_reclaim_reent+0x5e>
 80083d4:	4620      	mov	r0, r4
 80083d6:	f000 ff19 	bl	800920c <_free_r>
 80083da:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80083dc:	b111      	cbz	r1, 80083e4 <_reclaim_reent+0x68>
 80083de:	4620      	mov	r0, r4
 80083e0:	f000 ff14 	bl	800920c <_free_r>
 80083e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80083e6:	b111      	cbz	r1, 80083ee <_reclaim_reent+0x72>
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 ff0f 	bl	800920c <_free_r>
 80083ee:	6a23      	ldr	r3, [r4, #32]
 80083f0:	b1b3      	cbz	r3, 8008420 <_reclaim_reent+0xa4>
 80083f2:	4620      	mov	r0, r4
 80083f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80083f8:	4718      	bx	r3
 80083fa:	5949      	ldr	r1, [r1, r5]
 80083fc:	b941      	cbnz	r1, 8008410 <_reclaim_reent+0x94>
 80083fe:	3504      	adds	r5, #4
 8008400:	69e3      	ldr	r3, [r4, #28]
 8008402:	2d80      	cmp	r5, #128	; 0x80
 8008404:	68d9      	ldr	r1, [r3, #12]
 8008406:	d1f8      	bne.n	80083fa <_reclaim_reent+0x7e>
 8008408:	4620      	mov	r0, r4
 800840a:	f000 feff 	bl	800920c <_free_r>
 800840e:	e7c0      	b.n	8008392 <_reclaim_reent+0x16>
 8008410:	680e      	ldr	r6, [r1, #0]
 8008412:	4620      	mov	r0, r4
 8008414:	f000 fefa 	bl	800920c <_free_r>
 8008418:	4631      	mov	r1, r6
 800841a:	e7ef      	b.n	80083fc <_reclaim_reent+0x80>
 800841c:	2500      	movs	r5, #0
 800841e:	e7ef      	b.n	8008400 <_reclaim_reent+0x84>
 8008420:	bd70      	pop	{r4, r5, r6, pc}
 8008422:	bf00      	nop
 8008424:	2000006c 	.word	0x2000006c

08008428 <_lseek_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	4d07      	ldr	r5, [pc, #28]	; (8008448 <_lseek_r+0x20>)
 800842c:	4604      	mov	r4, r0
 800842e:	4608      	mov	r0, r1
 8008430:	4611      	mov	r1, r2
 8008432:	2200      	movs	r2, #0
 8008434:	602a      	str	r2, [r5, #0]
 8008436:	461a      	mov	r2, r3
 8008438:	f7f9 fd38 	bl	8001eac <_lseek>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	d102      	bne.n	8008446 <_lseek_r+0x1e>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	b103      	cbz	r3, 8008446 <_lseek_r+0x1e>
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	bd38      	pop	{r3, r4, r5, pc}
 8008448:	200044b8 	.word	0x200044b8

0800844c <_read_r>:
 800844c:	b538      	push	{r3, r4, r5, lr}
 800844e:	4d07      	ldr	r5, [pc, #28]	; (800846c <_read_r+0x20>)
 8008450:	4604      	mov	r4, r0
 8008452:	4608      	mov	r0, r1
 8008454:	4611      	mov	r1, r2
 8008456:	2200      	movs	r2, #0
 8008458:	602a      	str	r2, [r5, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	f7f9 fcc6 	bl	8001dec <_read>
 8008460:	1c43      	adds	r3, r0, #1
 8008462:	d102      	bne.n	800846a <_read_r+0x1e>
 8008464:	682b      	ldr	r3, [r5, #0]
 8008466:	b103      	cbz	r3, 800846a <_read_r+0x1e>
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	bd38      	pop	{r3, r4, r5, pc}
 800846c:	200044b8 	.word	0x200044b8

08008470 <_write_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	4d07      	ldr	r5, [pc, #28]	; (8008490 <_write_r+0x20>)
 8008474:	4604      	mov	r4, r0
 8008476:	4608      	mov	r0, r1
 8008478:	4611      	mov	r1, r2
 800847a:	2200      	movs	r2, #0
 800847c:	602a      	str	r2, [r5, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	f7f9 fcd1 	bl	8001e26 <_write>
 8008484:	1c43      	adds	r3, r0, #1
 8008486:	d102      	bne.n	800848e <_write_r+0x1e>
 8008488:	682b      	ldr	r3, [r5, #0]
 800848a:	b103      	cbz	r3, 800848e <_write_r+0x1e>
 800848c:	6023      	str	r3, [r4, #0]
 800848e:	bd38      	pop	{r3, r4, r5, pc}
 8008490:	200044b8 	.word	0x200044b8

08008494 <__errno>:
 8008494:	4b01      	ldr	r3, [pc, #4]	; (800849c <__errno+0x8>)
 8008496:	6818      	ldr	r0, [r3, #0]
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	2000006c 	.word	0x2000006c

080084a0 <__libc_init_array>:
 80084a0:	b570      	push	{r4, r5, r6, lr}
 80084a2:	4d0d      	ldr	r5, [pc, #52]	; (80084d8 <__libc_init_array+0x38>)
 80084a4:	4c0d      	ldr	r4, [pc, #52]	; (80084dc <__libc_init_array+0x3c>)
 80084a6:	1b64      	subs	r4, r4, r5
 80084a8:	10a4      	asrs	r4, r4, #2
 80084aa:	2600      	movs	r6, #0
 80084ac:	42a6      	cmp	r6, r4
 80084ae:	d109      	bne.n	80084c4 <__libc_init_array+0x24>
 80084b0:	4d0b      	ldr	r5, [pc, #44]	; (80084e0 <__libc_init_array+0x40>)
 80084b2:	4c0c      	ldr	r4, [pc, #48]	; (80084e4 <__libc_init_array+0x44>)
 80084b4:	f003 fb40 	bl	800bb38 <_init>
 80084b8:	1b64      	subs	r4, r4, r5
 80084ba:	10a4      	asrs	r4, r4, #2
 80084bc:	2600      	movs	r6, #0
 80084be:	42a6      	cmp	r6, r4
 80084c0:	d105      	bne.n	80084ce <__libc_init_array+0x2e>
 80084c2:	bd70      	pop	{r4, r5, r6, pc}
 80084c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80084c8:	4798      	blx	r3
 80084ca:	3601      	adds	r6, #1
 80084cc:	e7ee      	b.n	80084ac <__libc_init_array+0xc>
 80084ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80084d2:	4798      	blx	r3
 80084d4:	3601      	adds	r6, #1
 80084d6:	e7f2      	b.n	80084be <__libc_init_array+0x1e>
 80084d8:	0800c0c8 	.word	0x0800c0c8
 80084dc:	0800c0c8 	.word	0x0800c0c8
 80084e0:	0800c0c8 	.word	0x0800c0c8
 80084e4:	0800c0cc 	.word	0x0800c0cc

080084e8 <__retarget_lock_init_recursive>:
 80084e8:	4770      	bx	lr

080084ea <__retarget_lock_acquire_recursive>:
 80084ea:	4770      	bx	lr

080084ec <__retarget_lock_release_recursive>:
 80084ec:	4770      	bx	lr

080084ee <memcpy>:
 80084ee:	440a      	add	r2, r1
 80084f0:	4291      	cmp	r1, r2
 80084f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80084f6:	d100      	bne.n	80084fa <memcpy+0xc>
 80084f8:	4770      	bx	lr
 80084fa:	b510      	push	{r4, lr}
 80084fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008500:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008504:	4291      	cmp	r1, r2
 8008506:	d1f9      	bne.n	80084fc <memcpy+0xe>
 8008508:	bd10      	pop	{r4, pc}
	...

0800850c <nanf>:
 800850c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008514 <nanf+0x8>
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	7fc00000 	.word	0x7fc00000

08008518 <quorem>:
 8008518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800851c:	6903      	ldr	r3, [r0, #16]
 800851e:	690c      	ldr	r4, [r1, #16]
 8008520:	42a3      	cmp	r3, r4
 8008522:	4607      	mov	r7, r0
 8008524:	db7e      	blt.n	8008624 <quorem+0x10c>
 8008526:	3c01      	subs	r4, #1
 8008528:	f101 0814 	add.w	r8, r1, #20
 800852c:	f100 0514 	add.w	r5, r0, #20
 8008530:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008534:	9301      	str	r3, [sp, #4]
 8008536:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800853a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800853e:	3301      	adds	r3, #1
 8008540:	429a      	cmp	r2, r3
 8008542:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008546:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800854a:	fbb2 f6f3 	udiv	r6, r2, r3
 800854e:	d331      	bcc.n	80085b4 <quorem+0x9c>
 8008550:	f04f 0e00 	mov.w	lr, #0
 8008554:	4640      	mov	r0, r8
 8008556:	46ac      	mov	ip, r5
 8008558:	46f2      	mov	sl, lr
 800855a:	f850 2b04 	ldr.w	r2, [r0], #4
 800855e:	b293      	uxth	r3, r2
 8008560:	fb06 e303 	mla	r3, r6, r3, lr
 8008564:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008568:	0c1a      	lsrs	r2, r3, #16
 800856a:	b29b      	uxth	r3, r3
 800856c:	ebaa 0303 	sub.w	r3, sl, r3
 8008570:	f8dc a000 	ldr.w	sl, [ip]
 8008574:	fa13 f38a 	uxtah	r3, r3, sl
 8008578:	fb06 220e 	mla	r2, r6, lr, r2
 800857c:	9300      	str	r3, [sp, #0]
 800857e:	9b00      	ldr	r3, [sp, #0]
 8008580:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008584:	b292      	uxth	r2, r2
 8008586:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800858a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800858e:	f8bd 3000 	ldrh.w	r3, [sp]
 8008592:	4581      	cmp	r9, r0
 8008594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008598:	f84c 3b04 	str.w	r3, [ip], #4
 800859c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80085a0:	d2db      	bcs.n	800855a <quorem+0x42>
 80085a2:	f855 300b 	ldr.w	r3, [r5, fp]
 80085a6:	b92b      	cbnz	r3, 80085b4 <quorem+0x9c>
 80085a8:	9b01      	ldr	r3, [sp, #4]
 80085aa:	3b04      	subs	r3, #4
 80085ac:	429d      	cmp	r5, r3
 80085ae:	461a      	mov	r2, r3
 80085b0:	d32c      	bcc.n	800860c <quorem+0xf4>
 80085b2:	613c      	str	r4, [r7, #16]
 80085b4:	4638      	mov	r0, r7
 80085b6:	f001 f9ef 	bl	8009998 <__mcmp>
 80085ba:	2800      	cmp	r0, #0
 80085bc:	db22      	blt.n	8008604 <quorem+0xec>
 80085be:	3601      	adds	r6, #1
 80085c0:	4629      	mov	r1, r5
 80085c2:	2000      	movs	r0, #0
 80085c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80085c8:	f8d1 c000 	ldr.w	ip, [r1]
 80085cc:	b293      	uxth	r3, r2
 80085ce:	1ac3      	subs	r3, r0, r3
 80085d0:	0c12      	lsrs	r2, r2, #16
 80085d2:	fa13 f38c 	uxtah	r3, r3, ip
 80085d6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80085da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085de:	b29b      	uxth	r3, r3
 80085e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085e4:	45c1      	cmp	r9, r8
 80085e6:	f841 3b04 	str.w	r3, [r1], #4
 80085ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80085ee:	d2e9      	bcs.n	80085c4 <quorem+0xac>
 80085f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085f8:	b922      	cbnz	r2, 8008604 <quorem+0xec>
 80085fa:	3b04      	subs	r3, #4
 80085fc:	429d      	cmp	r5, r3
 80085fe:	461a      	mov	r2, r3
 8008600:	d30a      	bcc.n	8008618 <quorem+0x100>
 8008602:	613c      	str	r4, [r7, #16]
 8008604:	4630      	mov	r0, r6
 8008606:	b003      	add	sp, #12
 8008608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860c:	6812      	ldr	r2, [r2, #0]
 800860e:	3b04      	subs	r3, #4
 8008610:	2a00      	cmp	r2, #0
 8008612:	d1ce      	bne.n	80085b2 <quorem+0x9a>
 8008614:	3c01      	subs	r4, #1
 8008616:	e7c9      	b.n	80085ac <quorem+0x94>
 8008618:	6812      	ldr	r2, [r2, #0]
 800861a:	3b04      	subs	r3, #4
 800861c:	2a00      	cmp	r2, #0
 800861e:	d1f0      	bne.n	8008602 <quorem+0xea>
 8008620:	3c01      	subs	r4, #1
 8008622:	e7eb      	b.n	80085fc <quorem+0xe4>
 8008624:	2000      	movs	r0, #0
 8008626:	e7ee      	b.n	8008606 <quorem+0xee>

08008628 <_dtoa_r>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	ed2d 8b04 	vpush	{d8-d9}
 8008630:	69c5      	ldr	r5, [r0, #28]
 8008632:	b093      	sub	sp, #76	; 0x4c
 8008634:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008638:	ec57 6b10 	vmov	r6, r7, d0
 800863c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008640:	9107      	str	r1, [sp, #28]
 8008642:	4604      	mov	r4, r0
 8008644:	920a      	str	r2, [sp, #40]	; 0x28
 8008646:	930d      	str	r3, [sp, #52]	; 0x34
 8008648:	b975      	cbnz	r5, 8008668 <_dtoa_r+0x40>
 800864a:	2010      	movs	r0, #16
 800864c:	f000 fe2a 	bl	80092a4 <malloc>
 8008650:	4602      	mov	r2, r0
 8008652:	61e0      	str	r0, [r4, #28]
 8008654:	b920      	cbnz	r0, 8008660 <_dtoa_r+0x38>
 8008656:	4bae      	ldr	r3, [pc, #696]	; (8008910 <_dtoa_r+0x2e8>)
 8008658:	21ef      	movs	r1, #239	; 0xef
 800865a:	48ae      	ldr	r0, [pc, #696]	; (8008914 <_dtoa_r+0x2ec>)
 800865c:	f002 fe2c 	bl	800b2b8 <__assert_func>
 8008660:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008664:	6005      	str	r5, [r0, #0]
 8008666:	60c5      	str	r5, [r0, #12]
 8008668:	69e3      	ldr	r3, [r4, #28]
 800866a:	6819      	ldr	r1, [r3, #0]
 800866c:	b151      	cbz	r1, 8008684 <_dtoa_r+0x5c>
 800866e:	685a      	ldr	r2, [r3, #4]
 8008670:	604a      	str	r2, [r1, #4]
 8008672:	2301      	movs	r3, #1
 8008674:	4093      	lsls	r3, r2
 8008676:	608b      	str	r3, [r1, #8]
 8008678:	4620      	mov	r0, r4
 800867a:	f000 ff07 	bl	800948c <_Bfree>
 800867e:	69e3      	ldr	r3, [r4, #28]
 8008680:	2200      	movs	r2, #0
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	1e3b      	subs	r3, r7, #0
 8008686:	bfbb      	ittet	lt
 8008688:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800868c:	9303      	strlt	r3, [sp, #12]
 800868e:	2300      	movge	r3, #0
 8008690:	2201      	movlt	r2, #1
 8008692:	bfac      	ite	ge
 8008694:	f8c8 3000 	strge.w	r3, [r8]
 8008698:	f8c8 2000 	strlt.w	r2, [r8]
 800869c:	4b9e      	ldr	r3, [pc, #632]	; (8008918 <_dtoa_r+0x2f0>)
 800869e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80086a2:	ea33 0308 	bics.w	r3, r3, r8
 80086a6:	d11b      	bne.n	80086e0 <_dtoa_r+0xb8>
 80086a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80086ae:	6013      	str	r3, [r2, #0]
 80086b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80086b4:	4333      	orrs	r3, r6
 80086b6:	f000 8593 	beq.w	80091e0 <_dtoa_r+0xbb8>
 80086ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086bc:	b963      	cbnz	r3, 80086d8 <_dtoa_r+0xb0>
 80086be:	4b97      	ldr	r3, [pc, #604]	; (800891c <_dtoa_r+0x2f4>)
 80086c0:	e027      	b.n	8008712 <_dtoa_r+0xea>
 80086c2:	4b97      	ldr	r3, [pc, #604]	; (8008920 <_dtoa_r+0x2f8>)
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	3308      	adds	r3, #8
 80086c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086ca:	6013      	str	r3, [r2, #0]
 80086cc:	9800      	ldr	r0, [sp, #0]
 80086ce:	b013      	add	sp, #76	; 0x4c
 80086d0:	ecbd 8b04 	vpop	{d8-d9}
 80086d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d8:	4b90      	ldr	r3, [pc, #576]	; (800891c <_dtoa_r+0x2f4>)
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	3303      	adds	r3, #3
 80086de:	e7f3      	b.n	80086c8 <_dtoa_r+0xa0>
 80086e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086e4:	2200      	movs	r2, #0
 80086e6:	ec51 0b17 	vmov	r0, r1, d7
 80086ea:	eeb0 8a47 	vmov.f32	s16, s14
 80086ee:	eef0 8a67 	vmov.f32	s17, s15
 80086f2:	2300      	movs	r3, #0
 80086f4:	f7f8 f9f0 	bl	8000ad8 <__aeabi_dcmpeq>
 80086f8:	4681      	mov	r9, r0
 80086fa:	b160      	cbz	r0, 8008716 <_dtoa_r+0xee>
 80086fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086fe:	2301      	movs	r3, #1
 8008700:	6013      	str	r3, [r2, #0]
 8008702:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 8568 	beq.w	80091da <_dtoa_r+0xbb2>
 800870a:	4b86      	ldr	r3, [pc, #536]	; (8008924 <_dtoa_r+0x2fc>)
 800870c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800870e:	6013      	str	r3, [r2, #0]
 8008710:	3b01      	subs	r3, #1
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	e7da      	b.n	80086cc <_dtoa_r+0xa4>
 8008716:	aa10      	add	r2, sp, #64	; 0x40
 8008718:	a911      	add	r1, sp, #68	; 0x44
 800871a:	4620      	mov	r0, r4
 800871c:	eeb0 0a48 	vmov.f32	s0, s16
 8008720:	eef0 0a68 	vmov.f32	s1, s17
 8008724:	f001 fa4e 	bl	8009bc4 <__d2b>
 8008728:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800872c:	4682      	mov	sl, r0
 800872e:	2d00      	cmp	r5, #0
 8008730:	d07f      	beq.n	8008832 <_dtoa_r+0x20a>
 8008732:	ee18 3a90 	vmov	r3, s17
 8008736:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800873a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800873e:	ec51 0b18 	vmov	r0, r1, d8
 8008742:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008746:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800874a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800874e:	4619      	mov	r1, r3
 8008750:	2200      	movs	r2, #0
 8008752:	4b75      	ldr	r3, [pc, #468]	; (8008928 <_dtoa_r+0x300>)
 8008754:	f7f7 fda0 	bl	8000298 <__aeabi_dsub>
 8008758:	a367      	add	r3, pc, #412	; (adr r3, 80088f8 <_dtoa_r+0x2d0>)
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	f7f7 ff53 	bl	8000608 <__aeabi_dmul>
 8008762:	a367      	add	r3, pc, #412	; (adr r3, 8008900 <_dtoa_r+0x2d8>)
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	f7f7 fd98 	bl	800029c <__adddf3>
 800876c:	4606      	mov	r6, r0
 800876e:	4628      	mov	r0, r5
 8008770:	460f      	mov	r7, r1
 8008772:	f7f7 fedf 	bl	8000534 <__aeabi_i2d>
 8008776:	a364      	add	r3, pc, #400	; (adr r3, 8008908 <_dtoa_r+0x2e0>)
 8008778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877c:	f7f7 ff44 	bl	8000608 <__aeabi_dmul>
 8008780:	4602      	mov	r2, r0
 8008782:	460b      	mov	r3, r1
 8008784:	4630      	mov	r0, r6
 8008786:	4639      	mov	r1, r7
 8008788:	f7f7 fd88 	bl	800029c <__adddf3>
 800878c:	4606      	mov	r6, r0
 800878e:	460f      	mov	r7, r1
 8008790:	f7f8 f9ea 	bl	8000b68 <__aeabi_d2iz>
 8008794:	2200      	movs	r2, #0
 8008796:	4683      	mov	fp, r0
 8008798:	2300      	movs	r3, #0
 800879a:	4630      	mov	r0, r6
 800879c:	4639      	mov	r1, r7
 800879e:	f7f8 f9a5 	bl	8000aec <__aeabi_dcmplt>
 80087a2:	b148      	cbz	r0, 80087b8 <_dtoa_r+0x190>
 80087a4:	4658      	mov	r0, fp
 80087a6:	f7f7 fec5 	bl	8000534 <__aeabi_i2d>
 80087aa:	4632      	mov	r2, r6
 80087ac:	463b      	mov	r3, r7
 80087ae:	f7f8 f993 	bl	8000ad8 <__aeabi_dcmpeq>
 80087b2:	b908      	cbnz	r0, 80087b8 <_dtoa_r+0x190>
 80087b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087b8:	f1bb 0f16 	cmp.w	fp, #22
 80087bc:	d857      	bhi.n	800886e <_dtoa_r+0x246>
 80087be:	4b5b      	ldr	r3, [pc, #364]	; (800892c <_dtoa_r+0x304>)
 80087c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c8:	ec51 0b18 	vmov	r0, r1, d8
 80087cc:	f7f8 f98e 	bl	8000aec <__aeabi_dcmplt>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d04e      	beq.n	8008872 <_dtoa_r+0x24a>
 80087d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087d8:	2300      	movs	r3, #0
 80087da:	930c      	str	r3, [sp, #48]	; 0x30
 80087dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087de:	1b5b      	subs	r3, r3, r5
 80087e0:	1e5a      	subs	r2, r3, #1
 80087e2:	bf45      	ittet	mi
 80087e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80087e8:	9305      	strmi	r3, [sp, #20]
 80087ea:	2300      	movpl	r3, #0
 80087ec:	2300      	movmi	r3, #0
 80087ee:	9206      	str	r2, [sp, #24]
 80087f0:	bf54      	ite	pl
 80087f2:	9305      	strpl	r3, [sp, #20]
 80087f4:	9306      	strmi	r3, [sp, #24]
 80087f6:	f1bb 0f00 	cmp.w	fp, #0
 80087fa:	db3c      	blt.n	8008876 <_dtoa_r+0x24e>
 80087fc:	9b06      	ldr	r3, [sp, #24]
 80087fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008802:	445b      	add	r3, fp
 8008804:	9306      	str	r3, [sp, #24]
 8008806:	2300      	movs	r3, #0
 8008808:	9308      	str	r3, [sp, #32]
 800880a:	9b07      	ldr	r3, [sp, #28]
 800880c:	2b09      	cmp	r3, #9
 800880e:	d868      	bhi.n	80088e2 <_dtoa_r+0x2ba>
 8008810:	2b05      	cmp	r3, #5
 8008812:	bfc4      	itt	gt
 8008814:	3b04      	subgt	r3, #4
 8008816:	9307      	strgt	r3, [sp, #28]
 8008818:	9b07      	ldr	r3, [sp, #28]
 800881a:	f1a3 0302 	sub.w	r3, r3, #2
 800881e:	bfcc      	ite	gt
 8008820:	2500      	movgt	r5, #0
 8008822:	2501      	movle	r5, #1
 8008824:	2b03      	cmp	r3, #3
 8008826:	f200 8085 	bhi.w	8008934 <_dtoa_r+0x30c>
 800882a:	e8df f003 	tbb	[pc, r3]
 800882e:	3b2e      	.short	0x3b2e
 8008830:	5839      	.short	0x5839
 8008832:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008836:	441d      	add	r5, r3
 8008838:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800883c:	2b20      	cmp	r3, #32
 800883e:	bfc1      	itttt	gt
 8008840:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008844:	fa08 f803 	lslgt.w	r8, r8, r3
 8008848:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800884c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008850:	bfd6      	itet	le
 8008852:	f1c3 0320 	rsble	r3, r3, #32
 8008856:	ea48 0003 	orrgt.w	r0, r8, r3
 800885a:	fa06 f003 	lslle.w	r0, r6, r3
 800885e:	f7f7 fe59 	bl	8000514 <__aeabi_ui2d>
 8008862:	2201      	movs	r2, #1
 8008864:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008868:	3d01      	subs	r5, #1
 800886a:	920e      	str	r2, [sp, #56]	; 0x38
 800886c:	e76f      	b.n	800874e <_dtoa_r+0x126>
 800886e:	2301      	movs	r3, #1
 8008870:	e7b3      	b.n	80087da <_dtoa_r+0x1b2>
 8008872:	900c      	str	r0, [sp, #48]	; 0x30
 8008874:	e7b2      	b.n	80087dc <_dtoa_r+0x1b4>
 8008876:	9b05      	ldr	r3, [sp, #20]
 8008878:	eba3 030b 	sub.w	r3, r3, fp
 800887c:	9305      	str	r3, [sp, #20]
 800887e:	f1cb 0300 	rsb	r3, fp, #0
 8008882:	9308      	str	r3, [sp, #32]
 8008884:	2300      	movs	r3, #0
 8008886:	930b      	str	r3, [sp, #44]	; 0x2c
 8008888:	e7bf      	b.n	800880a <_dtoa_r+0x1e2>
 800888a:	2300      	movs	r3, #0
 800888c:	9309      	str	r3, [sp, #36]	; 0x24
 800888e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008890:	2b00      	cmp	r3, #0
 8008892:	dc52      	bgt.n	800893a <_dtoa_r+0x312>
 8008894:	2301      	movs	r3, #1
 8008896:	9301      	str	r3, [sp, #4]
 8008898:	9304      	str	r3, [sp, #16]
 800889a:	461a      	mov	r2, r3
 800889c:	920a      	str	r2, [sp, #40]	; 0x28
 800889e:	e00b      	b.n	80088b8 <_dtoa_r+0x290>
 80088a0:	2301      	movs	r3, #1
 80088a2:	e7f3      	b.n	800888c <_dtoa_r+0x264>
 80088a4:	2300      	movs	r3, #0
 80088a6:	9309      	str	r3, [sp, #36]	; 0x24
 80088a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088aa:	445b      	add	r3, fp
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	3301      	adds	r3, #1
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	9304      	str	r3, [sp, #16]
 80088b4:	bfb8      	it	lt
 80088b6:	2301      	movlt	r3, #1
 80088b8:	69e0      	ldr	r0, [r4, #28]
 80088ba:	2100      	movs	r1, #0
 80088bc:	2204      	movs	r2, #4
 80088be:	f102 0614 	add.w	r6, r2, #20
 80088c2:	429e      	cmp	r6, r3
 80088c4:	d93d      	bls.n	8008942 <_dtoa_r+0x31a>
 80088c6:	6041      	str	r1, [r0, #4]
 80088c8:	4620      	mov	r0, r4
 80088ca:	f000 fd9f 	bl	800940c <_Balloc>
 80088ce:	9000      	str	r0, [sp, #0]
 80088d0:	2800      	cmp	r0, #0
 80088d2:	d139      	bne.n	8008948 <_dtoa_r+0x320>
 80088d4:	4b16      	ldr	r3, [pc, #88]	; (8008930 <_dtoa_r+0x308>)
 80088d6:	4602      	mov	r2, r0
 80088d8:	f240 11af 	movw	r1, #431	; 0x1af
 80088dc:	e6bd      	b.n	800865a <_dtoa_r+0x32>
 80088de:	2301      	movs	r3, #1
 80088e0:	e7e1      	b.n	80088a6 <_dtoa_r+0x27e>
 80088e2:	2501      	movs	r5, #1
 80088e4:	2300      	movs	r3, #0
 80088e6:	9307      	str	r3, [sp, #28]
 80088e8:	9509      	str	r5, [sp, #36]	; 0x24
 80088ea:	f04f 33ff 	mov.w	r3, #4294967295
 80088ee:	9301      	str	r3, [sp, #4]
 80088f0:	9304      	str	r3, [sp, #16]
 80088f2:	2200      	movs	r2, #0
 80088f4:	2312      	movs	r3, #18
 80088f6:	e7d1      	b.n	800889c <_dtoa_r+0x274>
 80088f8:	636f4361 	.word	0x636f4361
 80088fc:	3fd287a7 	.word	0x3fd287a7
 8008900:	8b60c8b3 	.word	0x8b60c8b3
 8008904:	3fc68a28 	.word	0x3fc68a28
 8008908:	509f79fb 	.word	0x509f79fb
 800890c:	3fd34413 	.word	0x3fd34413
 8008910:	0800bcde 	.word	0x0800bcde
 8008914:	0800bcf5 	.word	0x0800bcf5
 8008918:	7ff00000 	.word	0x7ff00000
 800891c:	0800bcda 	.word	0x0800bcda
 8008920:	0800bcd1 	.word	0x0800bcd1
 8008924:	0800bca9 	.word	0x0800bca9
 8008928:	3ff80000 	.word	0x3ff80000
 800892c:	0800bde0 	.word	0x0800bde0
 8008930:	0800bd4d 	.word	0x0800bd4d
 8008934:	2301      	movs	r3, #1
 8008936:	9309      	str	r3, [sp, #36]	; 0x24
 8008938:	e7d7      	b.n	80088ea <_dtoa_r+0x2c2>
 800893a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800893c:	9301      	str	r3, [sp, #4]
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	e7ba      	b.n	80088b8 <_dtoa_r+0x290>
 8008942:	3101      	adds	r1, #1
 8008944:	0052      	lsls	r2, r2, #1
 8008946:	e7ba      	b.n	80088be <_dtoa_r+0x296>
 8008948:	69e3      	ldr	r3, [r4, #28]
 800894a:	9a00      	ldr	r2, [sp, #0]
 800894c:	601a      	str	r2, [r3, #0]
 800894e:	9b04      	ldr	r3, [sp, #16]
 8008950:	2b0e      	cmp	r3, #14
 8008952:	f200 80a8 	bhi.w	8008aa6 <_dtoa_r+0x47e>
 8008956:	2d00      	cmp	r5, #0
 8008958:	f000 80a5 	beq.w	8008aa6 <_dtoa_r+0x47e>
 800895c:	f1bb 0f00 	cmp.w	fp, #0
 8008960:	dd38      	ble.n	80089d4 <_dtoa_r+0x3ac>
 8008962:	4bc0      	ldr	r3, [pc, #768]	; (8008c64 <_dtoa_r+0x63c>)
 8008964:	f00b 020f 	and.w	r2, fp, #15
 8008968:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800896c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008970:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008974:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008978:	d019      	beq.n	80089ae <_dtoa_r+0x386>
 800897a:	4bbb      	ldr	r3, [pc, #748]	; (8008c68 <_dtoa_r+0x640>)
 800897c:	ec51 0b18 	vmov	r0, r1, d8
 8008980:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008984:	f7f7 ff6a 	bl	800085c <__aeabi_ddiv>
 8008988:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800898c:	f008 080f 	and.w	r8, r8, #15
 8008990:	2503      	movs	r5, #3
 8008992:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008c68 <_dtoa_r+0x640>
 8008996:	f1b8 0f00 	cmp.w	r8, #0
 800899a:	d10a      	bne.n	80089b2 <_dtoa_r+0x38a>
 800899c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089a0:	4632      	mov	r2, r6
 80089a2:	463b      	mov	r3, r7
 80089a4:	f7f7 ff5a 	bl	800085c <__aeabi_ddiv>
 80089a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089ac:	e02b      	b.n	8008a06 <_dtoa_r+0x3de>
 80089ae:	2502      	movs	r5, #2
 80089b0:	e7ef      	b.n	8008992 <_dtoa_r+0x36a>
 80089b2:	f018 0f01 	tst.w	r8, #1
 80089b6:	d008      	beq.n	80089ca <_dtoa_r+0x3a2>
 80089b8:	4630      	mov	r0, r6
 80089ba:	4639      	mov	r1, r7
 80089bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80089c0:	f7f7 fe22 	bl	8000608 <__aeabi_dmul>
 80089c4:	3501      	adds	r5, #1
 80089c6:	4606      	mov	r6, r0
 80089c8:	460f      	mov	r7, r1
 80089ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80089ce:	f109 0908 	add.w	r9, r9, #8
 80089d2:	e7e0      	b.n	8008996 <_dtoa_r+0x36e>
 80089d4:	f000 809f 	beq.w	8008b16 <_dtoa_r+0x4ee>
 80089d8:	f1cb 0600 	rsb	r6, fp, #0
 80089dc:	4ba1      	ldr	r3, [pc, #644]	; (8008c64 <_dtoa_r+0x63c>)
 80089de:	4fa2      	ldr	r7, [pc, #648]	; (8008c68 <_dtoa_r+0x640>)
 80089e0:	f006 020f 	and.w	r2, r6, #15
 80089e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ec:	ec51 0b18 	vmov	r0, r1, d8
 80089f0:	f7f7 fe0a 	bl	8000608 <__aeabi_dmul>
 80089f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089f8:	1136      	asrs	r6, r6, #4
 80089fa:	2300      	movs	r3, #0
 80089fc:	2502      	movs	r5, #2
 80089fe:	2e00      	cmp	r6, #0
 8008a00:	d17e      	bne.n	8008b00 <_dtoa_r+0x4d8>
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1d0      	bne.n	80089a8 <_dtoa_r+0x380>
 8008a06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a08:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f000 8084 	beq.w	8008b1a <_dtoa_r+0x4f2>
 8008a12:	4b96      	ldr	r3, [pc, #600]	; (8008c6c <_dtoa_r+0x644>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	4640      	mov	r0, r8
 8008a18:	4649      	mov	r1, r9
 8008a1a:	f7f8 f867 	bl	8000aec <__aeabi_dcmplt>
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d07b      	beq.n	8008b1a <_dtoa_r+0x4f2>
 8008a22:	9b04      	ldr	r3, [sp, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d078      	beq.n	8008b1a <_dtoa_r+0x4f2>
 8008a28:	9b01      	ldr	r3, [sp, #4]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	dd39      	ble.n	8008aa2 <_dtoa_r+0x47a>
 8008a2e:	4b90      	ldr	r3, [pc, #576]	; (8008c70 <_dtoa_r+0x648>)
 8008a30:	2200      	movs	r2, #0
 8008a32:	4640      	mov	r0, r8
 8008a34:	4649      	mov	r1, r9
 8008a36:	f7f7 fde7 	bl	8000608 <__aeabi_dmul>
 8008a3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a3e:	9e01      	ldr	r6, [sp, #4]
 8008a40:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008a44:	3501      	adds	r5, #1
 8008a46:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	f7f7 fd72 	bl	8000534 <__aeabi_i2d>
 8008a50:	4642      	mov	r2, r8
 8008a52:	464b      	mov	r3, r9
 8008a54:	f7f7 fdd8 	bl	8000608 <__aeabi_dmul>
 8008a58:	4b86      	ldr	r3, [pc, #536]	; (8008c74 <_dtoa_r+0x64c>)
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f7f7 fc1e 	bl	800029c <__adddf3>
 8008a60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a68:	9303      	str	r3, [sp, #12]
 8008a6a:	2e00      	cmp	r6, #0
 8008a6c:	d158      	bne.n	8008b20 <_dtoa_r+0x4f8>
 8008a6e:	4b82      	ldr	r3, [pc, #520]	; (8008c78 <_dtoa_r+0x650>)
 8008a70:	2200      	movs	r2, #0
 8008a72:	4640      	mov	r0, r8
 8008a74:	4649      	mov	r1, r9
 8008a76:	f7f7 fc0f 	bl	8000298 <__aeabi_dsub>
 8008a7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a7e:	4680      	mov	r8, r0
 8008a80:	4689      	mov	r9, r1
 8008a82:	f7f8 f851 	bl	8000b28 <__aeabi_dcmpgt>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f040 8296 	bne.w	8008fb8 <_dtoa_r+0x990>
 8008a8c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008a90:	4640      	mov	r0, r8
 8008a92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a96:	4649      	mov	r1, r9
 8008a98:	f7f8 f828 	bl	8000aec <__aeabi_dcmplt>
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	f040 8289 	bne.w	8008fb4 <_dtoa_r+0x98c>
 8008aa2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008aa6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f2c0 814e 	blt.w	8008d4a <_dtoa_r+0x722>
 8008aae:	f1bb 0f0e 	cmp.w	fp, #14
 8008ab2:	f300 814a 	bgt.w	8008d4a <_dtoa_r+0x722>
 8008ab6:	4b6b      	ldr	r3, [pc, #428]	; (8008c64 <_dtoa_r+0x63c>)
 8008ab8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008abc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	f280 80dc 	bge.w	8008c80 <_dtoa_r+0x658>
 8008ac8:	9b04      	ldr	r3, [sp, #16]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f300 80d8 	bgt.w	8008c80 <_dtoa_r+0x658>
 8008ad0:	f040 826f 	bne.w	8008fb2 <_dtoa_r+0x98a>
 8008ad4:	4b68      	ldr	r3, [pc, #416]	; (8008c78 <_dtoa_r+0x650>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	4640      	mov	r0, r8
 8008ada:	4649      	mov	r1, r9
 8008adc:	f7f7 fd94 	bl	8000608 <__aeabi_dmul>
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	f7f8 f816 	bl	8000b14 <__aeabi_dcmpge>
 8008ae8:	9e04      	ldr	r6, [sp, #16]
 8008aea:	4637      	mov	r7, r6
 8008aec:	2800      	cmp	r0, #0
 8008aee:	f040 8245 	bne.w	8008f7c <_dtoa_r+0x954>
 8008af2:	9d00      	ldr	r5, [sp, #0]
 8008af4:	2331      	movs	r3, #49	; 0x31
 8008af6:	f805 3b01 	strb.w	r3, [r5], #1
 8008afa:	f10b 0b01 	add.w	fp, fp, #1
 8008afe:	e241      	b.n	8008f84 <_dtoa_r+0x95c>
 8008b00:	07f2      	lsls	r2, r6, #31
 8008b02:	d505      	bpl.n	8008b10 <_dtoa_r+0x4e8>
 8008b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b08:	f7f7 fd7e 	bl	8000608 <__aeabi_dmul>
 8008b0c:	3501      	adds	r5, #1
 8008b0e:	2301      	movs	r3, #1
 8008b10:	1076      	asrs	r6, r6, #1
 8008b12:	3708      	adds	r7, #8
 8008b14:	e773      	b.n	80089fe <_dtoa_r+0x3d6>
 8008b16:	2502      	movs	r5, #2
 8008b18:	e775      	b.n	8008a06 <_dtoa_r+0x3de>
 8008b1a:	9e04      	ldr	r6, [sp, #16]
 8008b1c:	465f      	mov	r7, fp
 8008b1e:	e792      	b.n	8008a46 <_dtoa_r+0x41e>
 8008b20:	9900      	ldr	r1, [sp, #0]
 8008b22:	4b50      	ldr	r3, [pc, #320]	; (8008c64 <_dtoa_r+0x63c>)
 8008b24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b28:	4431      	add	r1, r6
 8008b2a:	9102      	str	r1, [sp, #8]
 8008b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b2e:	eeb0 9a47 	vmov.f32	s18, s14
 8008b32:	eef0 9a67 	vmov.f32	s19, s15
 8008b36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008b3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b3e:	2900      	cmp	r1, #0
 8008b40:	d044      	beq.n	8008bcc <_dtoa_r+0x5a4>
 8008b42:	494e      	ldr	r1, [pc, #312]	; (8008c7c <_dtoa_r+0x654>)
 8008b44:	2000      	movs	r0, #0
 8008b46:	f7f7 fe89 	bl	800085c <__aeabi_ddiv>
 8008b4a:	ec53 2b19 	vmov	r2, r3, d9
 8008b4e:	f7f7 fba3 	bl	8000298 <__aeabi_dsub>
 8008b52:	9d00      	ldr	r5, [sp, #0]
 8008b54:	ec41 0b19 	vmov	d9, r0, r1
 8008b58:	4649      	mov	r1, r9
 8008b5a:	4640      	mov	r0, r8
 8008b5c:	f7f8 f804 	bl	8000b68 <__aeabi_d2iz>
 8008b60:	4606      	mov	r6, r0
 8008b62:	f7f7 fce7 	bl	8000534 <__aeabi_i2d>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	f7f7 fb93 	bl	8000298 <__aeabi_dsub>
 8008b72:	3630      	adds	r6, #48	; 0x30
 8008b74:	f805 6b01 	strb.w	r6, [r5], #1
 8008b78:	ec53 2b19 	vmov	r2, r3, d9
 8008b7c:	4680      	mov	r8, r0
 8008b7e:	4689      	mov	r9, r1
 8008b80:	f7f7 ffb4 	bl	8000aec <__aeabi_dcmplt>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d164      	bne.n	8008c52 <_dtoa_r+0x62a>
 8008b88:	4642      	mov	r2, r8
 8008b8a:	464b      	mov	r3, r9
 8008b8c:	4937      	ldr	r1, [pc, #220]	; (8008c6c <_dtoa_r+0x644>)
 8008b8e:	2000      	movs	r0, #0
 8008b90:	f7f7 fb82 	bl	8000298 <__aeabi_dsub>
 8008b94:	ec53 2b19 	vmov	r2, r3, d9
 8008b98:	f7f7 ffa8 	bl	8000aec <__aeabi_dcmplt>
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	f040 80b6 	bne.w	8008d0e <_dtoa_r+0x6e6>
 8008ba2:	9b02      	ldr	r3, [sp, #8]
 8008ba4:	429d      	cmp	r5, r3
 8008ba6:	f43f af7c 	beq.w	8008aa2 <_dtoa_r+0x47a>
 8008baa:	4b31      	ldr	r3, [pc, #196]	; (8008c70 <_dtoa_r+0x648>)
 8008bac:	ec51 0b19 	vmov	r0, r1, d9
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f7f7 fd29 	bl	8000608 <__aeabi_dmul>
 8008bb6:	4b2e      	ldr	r3, [pc, #184]	; (8008c70 <_dtoa_r+0x648>)
 8008bb8:	ec41 0b19 	vmov	d9, r0, r1
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	4649      	mov	r1, r9
 8008bc2:	f7f7 fd21 	bl	8000608 <__aeabi_dmul>
 8008bc6:	4680      	mov	r8, r0
 8008bc8:	4689      	mov	r9, r1
 8008bca:	e7c5      	b.n	8008b58 <_dtoa_r+0x530>
 8008bcc:	ec51 0b17 	vmov	r0, r1, d7
 8008bd0:	f7f7 fd1a 	bl	8000608 <__aeabi_dmul>
 8008bd4:	9b02      	ldr	r3, [sp, #8]
 8008bd6:	9d00      	ldr	r5, [sp, #0]
 8008bd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bda:	ec41 0b19 	vmov	d9, r0, r1
 8008bde:	4649      	mov	r1, r9
 8008be0:	4640      	mov	r0, r8
 8008be2:	f7f7 ffc1 	bl	8000b68 <__aeabi_d2iz>
 8008be6:	4606      	mov	r6, r0
 8008be8:	f7f7 fca4 	bl	8000534 <__aeabi_i2d>
 8008bec:	3630      	adds	r6, #48	; 0x30
 8008bee:	4602      	mov	r2, r0
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	4649      	mov	r1, r9
 8008bf6:	f7f7 fb4f 	bl	8000298 <__aeabi_dsub>
 8008bfa:	f805 6b01 	strb.w	r6, [r5], #1
 8008bfe:	9b02      	ldr	r3, [sp, #8]
 8008c00:	429d      	cmp	r5, r3
 8008c02:	4680      	mov	r8, r0
 8008c04:	4689      	mov	r9, r1
 8008c06:	f04f 0200 	mov.w	r2, #0
 8008c0a:	d124      	bne.n	8008c56 <_dtoa_r+0x62e>
 8008c0c:	4b1b      	ldr	r3, [pc, #108]	; (8008c7c <_dtoa_r+0x654>)
 8008c0e:	ec51 0b19 	vmov	r0, r1, d9
 8008c12:	f7f7 fb43 	bl	800029c <__adddf3>
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4640      	mov	r0, r8
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	f7f7 ff83 	bl	8000b28 <__aeabi_dcmpgt>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	d173      	bne.n	8008d0e <_dtoa_r+0x6e6>
 8008c26:	ec53 2b19 	vmov	r2, r3, d9
 8008c2a:	4914      	ldr	r1, [pc, #80]	; (8008c7c <_dtoa_r+0x654>)
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	f7f7 fb33 	bl	8000298 <__aeabi_dsub>
 8008c32:	4602      	mov	r2, r0
 8008c34:	460b      	mov	r3, r1
 8008c36:	4640      	mov	r0, r8
 8008c38:	4649      	mov	r1, r9
 8008c3a:	f7f7 ff57 	bl	8000aec <__aeabi_dcmplt>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f43f af2f 	beq.w	8008aa2 <_dtoa_r+0x47a>
 8008c44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008c46:	1e6b      	subs	r3, r5, #1
 8008c48:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c4e:	2b30      	cmp	r3, #48	; 0x30
 8008c50:	d0f8      	beq.n	8008c44 <_dtoa_r+0x61c>
 8008c52:	46bb      	mov	fp, r7
 8008c54:	e04a      	b.n	8008cec <_dtoa_r+0x6c4>
 8008c56:	4b06      	ldr	r3, [pc, #24]	; (8008c70 <_dtoa_r+0x648>)
 8008c58:	f7f7 fcd6 	bl	8000608 <__aeabi_dmul>
 8008c5c:	4680      	mov	r8, r0
 8008c5e:	4689      	mov	r9, r1
 8008c60:	e7bd      	b.n	8008bde <_dtoa_r+0x5b6>
 8008c62:	bf00      	nop
 8008c64:	0800bde0 	.word	0x0800bde0
 8008c68:	0800bdb8 	.word	0x0800bdb8
 8008c6c:	3ff00000 	.word	0x3ff00000
 8008c70:	40240000 	.word	0x40240000
 8008c74:	401c0000 	.word	0x401c0000
 8008c78:	40140000 	.word	0x40140000
 8008c7c:	3fe00000 	.word	0x3fe00000
 8008c80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c84:	9d00      	ldr	r5, [sp, #0]
 8008c86:	4642      	mov	r2, r8
 8008c88:	464b      	mov	r3, r9
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	4639      	mov	r1, r7
 8008c8e:	f7f7 fde5 	bl	800085c <__aeabi_ddiv>
 8008c92:	f7f7 ff69 	bl	8000b68 <__aeabi_d2iz>
 8008c96:	9001      	str	r0, [sp, #4]
 8008c98:	f7f7 fc4c 	bl	8000534 <__aeabi_i2d>
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	464b      	mov	r3, r9
 8008ca0:	f7f7 fcb2 	bl	8000608 <__aeabi_dmul>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	4630      	mov	r0, r6
 8008caa:	4639      	mov	r1, r7
 8008cac:	f7f7 faf4 	bl	8000298 <__aeabi_dsub>
 8008cb0:	9e01      	ldr	r6, [sp, #4]
 8008cb2:	9f04      	ldr	r7, [sp, #16]
 8008cb4:	3630      	adds	r6, #48	; 0x30
 8008cb6:	f805 6b01 	strb.w	r6, [r5], #1
 8008cba:	9e00      	ldr	r6, [sp, #0]
 8008cbc:	1bae      	subs	r6, r5, r6
 8008cbe:	42b7      	cmp	r7, r6
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	d134      	bne.n	8008d30 <_dtoa_r+0x708>
 8008cc6:	f7f7 fae9 	bl	800029c <__adddf3>
 8008cca:	4642      	mov	r2, r8
 8008ccc:	464b      	mov	r3, r9
 8008cce:	4606      	mov	r6, r0
 8008cd0:	460f      	mov	r7, r1
 8008cd2:	f7f7 ff29 	bl	8000b28 <__aeabi_dcmpgt>
 8008cd6:	b9c8      	cbnz	r0, 8008d0c <_dtoa_r+0x6e4>
 8008cd8:	4642      	mov	r2, r8
 8008cda:	464b      	mov	r3, r9
 8008cdc:	4630      	mov	r0, r6
 8008cde:	4639      	mov	r1, r7
 8008ce0:	f7f7 fefa 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ce4:	b110      	cbz	r0, 8008cec <_dtoa_r+0x6c4>
 8008ce6:	9b01      	ldr	r3, [sp, #4]
 8008ce8:	07db      	lsls	r3, r3, #31
 8008cea:	d40f      	bmi.n	8008d0c <_dtoa_r+0x6e4>
 8008cec:	4651      	mov	r1, sl
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f000 fbcc 	bl	800948c <_Bfree>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cf8:	702b      	strb	r3, [r5, #0]
 8008cfa:	f10b 0301 	add.w	r3, fp, #1
 8008cfe:	6013      	str	r3, [r2, #0]
 8008d00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f43f ace2 	beq.w	80086cc <_dtoa_r+0xa4>
 8008d08:	601d      	str	r5, [r3, #0]
 8008d0a:	e4df      	b.n	80086cc <_dtoa_r+0xa4>
 8008d0c:	465f      	mov	r7, fp
 8008d0e:	462b      	mov	r3, r5
 8008d10:	461d      	mov	r5, r3
 8008d12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d16:	2a39      	cmp	r2, #57	; 0x39
 8008d18:	d106      	bne.n	8008d28 <_dtoa_r+0x700>
 8008d1a:	9a00      	ldr	r2, [sp, #0]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d1f7      	bne.n	8008d10 <_dtoa_r+0x6e8>
 8008d20:	9900      	ldr	r1, [sp, #0]
 8008d22:	2230      	movs	r2, #48	; 0x30
 8008d24:	3701      	adds	r7, #1
 8008d26:	700a      	strb	r2, [r1, #0]
 8008d28:	781a      	ldrb	r2, [r3, #0]
 8008d2a:	3201      	adds	r2, #1
 8008d2c:	701a      	strb	r2, [r3, #0]
 8008d2e:	e790      	b.n	8008c52 <_dtoa_r+0x62a>
 8008d30:	4ba3      	ldr	r3, [pc, #652]	; (8008fc0 <_dtoa_r+0x998>)
 8008d32:	2200      	movs	r2, #0
 8008d34:	f7f7 fc68 	bl	8000608 <__aeabi_dmul>
 8008d38:	2200      	movs	r2, #0
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	4606      	mov	r6, r0
 8008d3e:	460f      	mov	r7, r1
 8008d40:	f7f7 feca 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	d09e      	beq.n	8008c86 <_dtoa_r+0x65e>
 8008d48:	e7d0      	b.n	8008cec <_dtoa_r+0x6c4>
 8008d4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d4c:	2a00      	cmp	r2, #0
 8008d4e:	f000 80ca 	beq.w	8008ee6 <_dtoa_r+0x8be>
 8008d52:	9a07      	ldr	r2, [sp, #28]
 8008d54:	2a01      	cmp	r2, #1
 8008d56:	f300 80ad 	bgt.w	8008eb4 <_dtoa_r+0x88c>
 8008d5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d5c:	2a00      	cmp	r2, #0
 8008d5e:	f000 80a5 	beq.w	8008eac <_dtoa_r+0x884>
 8008d62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d66:	9e08      	ldr	r6, [sp, #32]
 8008d68:	9d05      	ldr	r5, [sp, #20]
 8008d6a:	9a05      	ldr	r2, [sp, #20]
 8008d6c:	441a      	add	r2, r3
 8008d6e:	9205      	str	r2, [sp, #20]
 8008d70:	9a06      	ldr	r2, [sp, #24]
 8008d72:	2101      	movs	r1, #1
 8008d74:	441a      	add	r2, r3
 8008d76:	4620      	mov	r0, r4
 8008d78:	9206      	str	r2, [sp, #24]
 8008d7a:	f000 fc87 	bl	800968c <__i2b>
 8008d7e:	4607      	mov	r7, r0
 8008d80:	b165      	cbz	r5, 8008d9c <_dtoa_r+0x774>
 8008d82:	9b06      	ldr	r3, [sp, #24]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	dd09      	ble.n	8008d9c <_dtoa_r+0x774>
 8008d88:	42ab      	cmp	r3, r5
 8008d8a:	9a05      	ldr	r2, [sp, #20]
 8008d8c:	bfa8      	it	ge
 8008d8e:	462b      	movge	r3, r5
 8008d90:	1ad2      	subs	r2, r2, r3
 8008d92:	9205      	str	r2, [sp, #20]
 8008d94:	9a06      	ldr	r2, [sp, #24]
 8008d96:	1aed      	subs	r5, r5, r3
 8008d98:	1ad3      	subs	r3, r2, r3
 8008d9a:	9306      	str	r3, [sp, #24]
 8008d9c:	9b08      	ldr	r3, [sp, #32]
 8008d9e:	b1f3      	cbz	r3, 8008dde <_dtoa_r+0x7b6>
 8008da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	f000 80a3 	beq.w	8008eee <_dtoa_r+0x8c6>
 8008da8:	2e00      	cmp	r6, #0
 8008daa:	dd10      	ble.n	8008dce <_dtoa_r+0x7a6>
 8008dac:	4639      	mov	r1, r7
 8008dae:	4632      	mov	r2, r6
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fd2b 	bl	800980c <__pow5mult>
 8008db6:	4652      	mov	r2, sl
 8008db8:	4601      	mov	r1, r0
 8008dba:	4607      	mov	r7, r0
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f000 fc7b 	bl	80096b8 <__multiply>
 8008dc2:	4651      	mov	r1, sl
 8008dc4:	4680      	mov	r8, r0
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 fb60 	bl	800948c <_Bfree>
 8008dcc:	46c2      	mov	sl, r8
 8008dce:	9b08      	ldr	r3, [sp, #32]
 8008dd0:	1b9a      	subs	r2, r3, r6
 8008dd2:	d004      	beq.n	8008dde <_dtoa_r+0x7b6>
 8008dd4:	4651      	mov	r1, sl
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f000 fd18 	bl	800980c <__pow5mult>
 8008ddc:	4682      	mov	sl, r0
 8008dde:	2101      	movs	r1, #1
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 fc53 	bl	800968c <__i2b>
 8008de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	4606      	mov	r6, r0
 8008dec:	f340 8081 	ble.w	8008ef2 <_dtoa_r+0x8ca>
 8008df0:	461a      	mov	r2, r3
 8008df2:	4601      	mov	r1, r0
 8008df4:	4620      	mov	r0, r4
 8008df6:	f000 fd09 	bl	800980c <__pow5mult>
 8008dfa:	9b07      	ldr	r3, [sp, #28]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	4606      	mov	r6, r0
 8008e00:	dd7a      	ble.n	8008ef8 <_dtoa_r+0x8d0>
 8008e02:	f04f 0800 	mov.w	r8, #0
 8008e06:	6933      	ldr	r3, [r6, #16]
 8008e08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008e0c:	6918      	ldr	r0, [r3, #16]
 8008e0e:	f000 fbef 	bl	80095f0 <__hi0bits>
 8008e12:	f1c0 0020 	rsb	r0, r0, #32
 8008e16:	9b06      	ldr	r3, [sp, #24]
 8008e18:	4418      	add	r0, r3
 8008e1a:	f010 001f 	ands.w	r0, r0, #31
 8008e1e:	f000 8094 	beq.w	8008f4a <_dtoa_r+0x922>
 8008e22:	f1c0 0320 	rsb	r3, r0, #32
 8008e26:	2b04      	cmp	r3, #4
 8008e28:	f340 8085 	ble.w	8008f36 <_dtoa_r+0x90e>
 8008e2c:	9b05      	ldr	r3, [sp, #20]
 8008e2e:	f1c0 001c 	rsb	r0, r0, #28
 8008e32:	4403      	add	r3, r0
 8008e34:	9305      	str	r3, [sp, #20]
 8008e36:	9b06      	ldr	r3, [sp, #24]
 8008e38:	4403      	add	r3, r0
 8008e3a:	4405      	add	r5, r0
 8008e3c:	9306      	str	r3, [sp, #24]
 8008e3e:	9b05      	ldr	r3, [sp, #20]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	dd05      	ble.n	8008e50 <_dtoa_r+0x828>
 8008e44:	4651      	mov	r1, sl
 8008e46:	461a      	mov	r2, r3
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fd39 	bl	80098c0 <__lshift>
 8008e4e:	4682      	mov	sl, r0
 8008e50:	9b06      	ldr	r3, [sp, #24]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	dd05      	ble.n	8008e62 <_dtoa_r+0x83a>
 8008e56:	4631      	mov	r1, r6
 8008e58:	461a      	mov	r2, r3
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	f000 fd30 	bl	80098c0 <__lshift>
 8008e60:	4606      	mov	r6, r0
 8008e62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d072      	beq.n	8008f4e <_dtoa_r+0x926>
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4650      	mov	r0, sl
 8008e6c:	f000 fd94 	bl	8009998 <__mcmp>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	da6c      	bge.n	8008f4e <_dtoa_r+0x926>
 8008e74:	2300      	movs	r3, #0
 8008e76:	4651      	mov	r1, sl
 8008e78:	220a      	movs	r2, #10
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f000 fb28 	bl	80094d0 <__multadd>
 8008e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e86:	4682      	mov	sl, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f000 81b0 	beq.w	80091ee <_dtoa_r+0xbc6>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	4639      	mov	r1, r7
 8008e92:	220a      	movs	r2, #10
 8008e94:	4620      	mov	r0, r4
 8008e96:	f000 fb1b 	bl	80094d0 <__multadd>
 8008e9a:	9b01      	ldr	r3, [sp, #4]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	4607      	mov	r7, r0
 8008ea0:	f300 8096 	bgt.w	8008fd0 <_dtoa_r+0x9a8>
 8008ea4:	9b07      	ldr	r3, [sp, #28]
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	dc59      	bgt.n	8008f5e <_dtoa_r+0x936>
 8008eaa:	e091      	b.n	8008fd0 <_dtoa_r+0x9a8>
 8008eac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008eae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008eb2:	e758      	b.n	8008d66 <_dtoa_r+0x73e>
 8008eb4:	9b04      	ldr	r3, [sp, #16]
 8008eb6:	1e5e      	subs	r6, r3, #1
 8008eb8:	9b08      	ldr	r3, [sp, #32]
 8008eba:	42b3      	cmp	r3, r6
 8008ebc:	bfbf      	itttt	lt
 8008ebe:	9b08      	ldrlt	r3, [sp, #32]
 8008ec0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008ec2:	9608      	strlt	r6, [sp, #32]
 8008ec4:	1af3      	sublt	r3, r6, r3
 8008ec6:	bfb4      	ite	lt
 8008ec8:	18d2      	addlt	r2, r2, r3
 8008eca:	1b9e      	subge	r6, r3, r6
 8008ecc:	9b04      	ldr	r3, [sp, #16]
 8008ece:	bfbc      	itt	lt
 8008ed0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008ed2:	2600      	movlt	r6, #0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	bfb7      	itett	lt
 8008ed8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008edc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008ee0:	1a9d      	sublt	r5, r3, r2
 8008ee2:	2300      	movlt	r3, #0
 8008ee4:	e741      	b.n	8008d6a <_dtoa_r+0x742>
 8008ee6:	9e08      	ldr	r6, [sp, #32]
 8008ee8:	9d05      	ldr	r5, [sp, #20]
 8008eea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008eec:	e748      	b.n	8008d80 <_dtoa_r+0x758>
 8008eee:	9a08      	ldr	r2, [sp, #32]
 8008ef0:	e770      	b.n	8008dd4 <_dtoa_r+0x7ac>
 8008ef2:	9b07      	ldr	r3, [sp, #28]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	dc19      	bgt.n	8008f2c <_dtoa_r+0x904>
 8008ef8:	9b02      	ldr	r3, [sp, #8]
 8008efa:	b9bb      	cbnz	r3, 8008f2c <_dtoa_r+0x904>
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f02:	b99b      	cbnz	r3, 8008f2c <_dtoa_r+0x904>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f0a:	0d1b      	lsrs	r3, r3, #20
 8008f0c:	051b      	lsls	r3, r3, #20
 8008f0e:	b183      	cbz	r3, 8008f32 <_dtoa_r+0x90a>
 8008f10:	9b05      	ldr	r3, [sp, #20]
 8008f12:	3301      	adds	r3, #1
 8008f14:	9305      	str	r3, [sp, #20]
 8008f16:	9b06      	ldr	r3, [sp, #24]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	9306      	str	r3, [sp, #24]
 8008f1c:	f04f 0801 	mov.w	r8, #1
 8008f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f47f af6f 	bne.w	8008e06 <_dtoa_r+0x7de>
 8008f28:	2001      	movs	r0, #1
 8008f2a:	e774      	b.n	8008e16 <_dtoa_r+0x7ee>
 8008f2c:	f04f 0800 	mov.w	r8, #0
 8008f30:	e7f6      	b.n	8008f20 <_dtoa_r+0x8f8>
 8008f32:	4698      	mov	r8, r3
 8008f34:	e7f4      	b.n	8008f20 <_dtoa_r+0x8f8>
 8008f36:	d082      	beq.n	8008e3e <_dtoa_r+0x816>
 8008f38:	9a05      	ldr	r2, [sp, #20]
 8008f3a:	331c      	adds	r3, #28
 8008f3c:	441a      	add	r2, r3
 8008f3e:	9205      	str	r2, [sp, #20]
 8008f40:	9a06      	ldr	r2, [sp, #24]
 8008f42:	441a      	add	r2, r3
 8008f44:	441d      	add	r5, r3
 8008f46:	9206      	str	r2, [sp, #24]
 8008f48:	e779      	b.n	8008e3e <_dtoa_r+0x816>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	e7f4      	b.n	8008f38 <_dtoa_r+0x910>
 8008f4e:	9b04      	ldr	r3, [sp, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	dc37      	bgt.n	8008fc4 <_dtoa_r+0x99c>
 8008f54:	9b07      	ldr	r3, [sp, #28]
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	dd34      	ble.n	8008fc4 <_dtoa_r+0x99c>
 8008f5a:	9b04      	ldr	r3, [sp, #16]
 8008f5c:	9301      	str	r3, [sp, #4]
 8008f5e:	9b01      	ldr	r3, [sp, #4]
 8008f60:	b963      	cbnz	r3, 8008f7c <_dtoa_r+0x954>
 8008f62:	4631      	mov	r1, r6
 8008f64:	2205      	movs	r2, #5
 8008f66:	4620      	mov	r0, r4
 8008f68:	f000 fab2 	bl	80094d0 <__multadd>
 8008f6c:	4601      	mov	r1, r0
 8008f6e:	4606      	mov	r6, r0
 8008f70:	4650      	mov	r0, sl
 8008f72:	f000 fd11 	bl	8009998 <__mcmp>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	f73f adbb 	bgt.w	8008af2 <_dtoa_r+0x4ca>
 8008f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f7e:	9d00      	ldr	r5, [sp, #0]
 8008f80:	ea6f 0b03 	mvn.w	fp, r3
 8008f84:	f04f 0800 	mov.w	r8, #0
 8008f88:	4631      	mov	r1, r6
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f000 fa7e 	bl	800948c <_Bfree>
 8008f90:	2f00      	cmp	r7, #0
 8008f92:	f43f aeab 	beq.w	8008cec <_dtoa_r+0x6c4>
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	d005      	beq.n	8008fa8 <_dtoa_r+0x980>
 8008f9c:	45b8      	cmp	r8, r7
 8008f9e:	d003      	beq.n	8008fa8 <_dtoa_r+0x980>
 8008fa0:	4641      	mov	r1, r8
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	f000 fa72 	bl	800948c <_Bfree>
 8008fa8:	4639      	mov	r1, r7
 8008faa:	4620      	mov	r0, r4
 8008fac:	f000 fa6e 	bl	800948c <_Bfree>
 8008fb0:	e69c      	b.n	8008cec <_dtoa_r+0x6c4>
 8008fb2:	2600      	movs	r6, #0
 8008fb4:	4637      	mov	r7, r6
 8008fb6:	e7e1      	b.n	8008f7c <_dtoa_r+0x954>
 8008fb8:	46bb      	mov	fp, r7
 8008fba:	4637      	mov	r7, r6
 8008fbc:	e599      	b.n	8008af2 <_dtoa_r+0x4ca>
 8008fbe:	bf00      	nop
 8008fc0:	40240000 	.word	0x40240000
 8008fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f000 80c8 	beq.w	800915c <_dtoa_r+0xb34>
 8008fcc:	9b04      	ldr	r3, [sp, #16]
 8008fce:	9301      	str	r3, [sp, #4]
 8008fd0:	2d00      	cmp	r5, #0
 8008fd2:	dd05      	ble.n	8008fe0 <_dtoa_r+0x9b8>
 8008fd4:	4639      	mov	r1, r7
 8008fd6:	462a      	mov	r2, r5
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f000 fc71 	bl	80098c0 <__lshift>
 8008fde:	4607      	mov	r7, r0
 8008fe0:	f1b8 0f00 	cmp.w	r8, #0
 8008fe4:	d05b      	beq.n	800909e <_dtoa_r+0xa76>
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4620      	mov	r0, r4
 8008fea:	f000 fa0f 	bl	800940c <_Balloc>
 8008fee:	4605      	mov	r5, r0
 8008ff0:	b928      	cbnz	r0, 8008ffe <_dtoa_r+0x9d6>
 8008ff2:	4b83      	ldr	r3, [pc, #524]	; (8009200 <_dtoa_r+0xbd8>)
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008ffa:	f7ff bb2e 	b.w	800865a <_dtoa_r+0x32>
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	3202      	adds	r2, #2
 8009002:	0092      	lsls	r2, r2, #2
 8009004:	f107 010c 	add.w	r1, r7, #12
 8009008:	300c      	adds	r0, #12
 800900a:	f7ff fa70 	bl	80084ee <memcpy>
 800900e:	2201      	movs	r2, #1
 8009010:	4629      	mov	r1, r5
 8009012:	4620      	mov	r0, r4
 8009014:	f000 fc54 	bl	80098c0 <__lshift>
 8009018:	9b00      	ldr	r3, [sp, #0]
 800901a:	3301      	adds	r3, #1
 800901c:	9304      	str	r3, [sp, #16]
 800901e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009022:	4413      	add	r3, r2
 8009024:	9308      	str	r3, [sp, #32]
 8009026:	9b02      	ldr	r3, [sp, #8]
 8009028:	f003 0301 	and.w	r3, r3, #1
 800902c:	46b8      	mov	r8, r7
 800902e:	9306      	str	r3, [sp, #24]
 8009030:	4607      	mov	r7, r0
 8009032:	9b04      	ldr	r3, [sp, #16]
 8009034:	4631      	mov	r1, r6
 8009036:	3b01      	subs	r3, #1
 8009038:	4650      	mov	r0, sl
 800903a:	9301      	str	r3, [sp, #4]
 800903c:	f7ff fa6c 	bl	8008518 <quorem>
 8009040:	4641      	mov	r1, r8
 8009042:	9002      	str	r0, [sp, #8]
 8009044:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009048:	4650      	mov	r0, sl
 800904a:	f000 fca5 	bl	8009998 <__mcmp>
 800904e:	463a      	mov	r2, r7
 8009050:	9005      	str	r0, [sp, #20]
 8009052:	4631      	mov	r1, r6
 8009054:	4620      	mov	r0, r4
 8009056:	f000 fcbb 	bl	80099d0 <__mdiff>
 800905a:	68c2      	ldr	r2, [r0, #12]
 800905c:	4605      	mov	r5, r0
 800905e:	bb02      	cbnz	r2, 80090a2 <_dtoa_r+0xa7a>
 8009060:	4601      	mov	r1, r0
 8009062:	4650      	mov	r0, sl
 8009064:	f000 fc98 	bl	8009998 <__mcmp>
 8009068:	4602      	mov	r2, r0
 800906a:	4629      	mov	r1, r5
 800906c:	4620      	mov	r0, r4
 800906e:	9209      	str	r2, [sp, #36]	; 0x24
 8009070:	f000 fa0c 	bl	800948c <_Bfree>
 8009074:	9b07      	ldr	r3, [sp, #28]
 8009076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009078:	9d04      	ldr	r5, [sp, #16]
 800907a:	ea43 0102 	orr.w	r1, r3, r2
 800907e:	9b06      	ldr	r3, [sp, #24]
 8009080:	4319      	orrs	r1, r3
 8009082:	d110      	bne.n	80090a6 <_dtoa_r+0xa7e>
 8009084:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009088:	d029      	beq.n	80090de <_dtoa_r+0xab6>
 800908a:	9b05      	ldr	r3, [sp, #20]
 800908c:	2b00      	cmp	r3, #0
 800908e:	dd02      	ble.n	8009096 <_dtoa_r+0xa6e>
 8009090:	9b02      	ldr	r3, [sp, #8]
 8009092:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	f883 9000 	strb.w	r9, [r3]
 800909c:	e774      	b.n	8008f88 <_dtoa_r+0x960>
 800909e:	4638      	mov	r0, r7
 80090a0:	e7ba      	b.n	8009018 <_dtoa_r+0x9f0>
 80090a2:	2201      	movs	r2, #1
 80090a4:	e7e1      	b.n	800906a <_dtoa_r+0xa42>
 80090a6:	9b05      	ldr	r3, [sp, #20]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	db04      	blt.n	80090b6 <_dtoa_r+0xa8e>
 80090ac:	9907      	ldr	r1, [sp, #28]
 80090ae:	430b      	orrs	r3, r1
 80090b0:	9906      	ldr	r1, [sp, #24]
 80090b2:	430b      	orrs	r3, r1
 80090b4:	d120      	bne.n	80090f8 <_dtoa_r+0xad0>
 80090b6:	2a00      	cmp	r2, #0
 80090b8:	dded      	ble.n	8009096 <_dtoa_r+0xa6e>
 80090ba:	4651      	mov	r1, sl
 80090bc:	2201      	movs	r2, #1
 80090be:	4620      	mov	r0, r4
 80090c0:	f000 fbfe 	bl	80098c0 <__lshift>
 80090c4:	4631      	mov	r1, r6
 80090c6:	4682      	mov	sl, r0
 80090c8:	f000 fc66 	bl	8009998 <__mcmp>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	dc03      	bgt.n	80090d8 <_dtoa_r+0xab0>
 80090d0:	d1e1      	bne.n	8009096 <_dtoa_r+0xa6e>
 80090d2:	f019 0f01 	tst.w	r9, #1
 80090d6:	d0de      	beq.n	8009096 <_dtoa_r+0xa6e>
 80090d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80090dc:	d1d8      	bne.n	8009090 <_dtoa_r+0xa68>
 80090de:	9a01      	ldr	r2, [sp, #4]
 80090e0:	2339      	movs	r3, #57	; 0x39
 80090e2:	7013      	strb	r3, [r2, #0]
 80090e4:	462b      	mov	r3, r5
 80090e6:	461d      	mov	r5, r3
 80090e8:	3b01      	subs	r3, #1
 80090ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80090ee:	2a39      	cmp	r2, #57	; 0x39
 80090f0:	d06c      	beq.n	80091cc <_dtoa_r+0xba4>
 80090f2:	3201      	adds	r2, #1
 80090f4:	701a      	strb	r2, [r3, #0]
 80090f6:	e747      	b.n	8008f88 <_dtoa_r+0x960>
 80090f8:	2a00      	cmp	r2, #0
 80090fa:	dd07      	ble.n	800910c <_dtoa_r+0xae4>
 80090fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009100:	d0ed      	beq.n	80090de <_dtoa_r+0xab6>
 8009102:	9a01      	ldr	r2, [sp, #4]
 8009104:	f109 0301 	add.w	r3, r9, #1
 8009108:	7013      	strb	r3, [r2, #0]
 800910a:	e73d      	b.n	8008f88 <_dtoa_r+0x960>
 800910c:	9b04      	ldr	r3, [sp, #16]
 800910e:	9a08      	ldr	r2, [sp, #32]
 8009110:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009114:	4293      	cmp	r3, r2
 8009116:	d043      	beq.n	80091a0 <_dtoa_r+0xb78>
 8009118:	4651      	mov	r1, sl
 800911a:	2300      	movs	r3, #0
 800911c:	220a      	movs	r2, #10
 800911e:	4620      	mov	r0, r4
 8009120:	f000 f9d6 	bl	80094d0 <__multadd>
 8009124:	45b8      	cmp	r8, r7
 8009126:	4682      	mov	sl, r0
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	f04f 020a 	mov.w	r2, #10
 8009130:	4641      	mov	r1, r8
 8009132:	4620      	mov	r0, r4
 8009134:	d107      	bne.n	8009146 <_dtoa_r+0xb1e>
 8009136:	f000 f9cb 	bl	80094d0 <__multadd>
 800913a:	4680      	mov	r8, r0
 800913c:	4607      	mov	r7, r0
 800913e:	9b04      	ldr	r3, [sp, #16]
 8009140:	3301      	adds	r3, #1
 8009142:	9304      	str	r3, [sp, #16]
 8009144:	e775      	b.n	8009032 <_dtoa_r+0xa0a>
 8009146:	f000 f9c3 	bl	80094d0 <__multadd>
 800914a:	4639      	mov	r1, r7
 800914c:	4680      	mov	r8, r0
 800914e:	2300      	movs	r3, #0
 8009150:	220a      	movs	r2, #10
 8009152:	4620      	mov	r0, r4
 8009154:	f000 f9bc 	bl	80094d0 <__multadd>
 8009158:	4607      	mov	r7, r0
 800915a:	e7f0      	b.n	800913e <_dtoa_r+0xb16>
 800915c:	9b04      	ldr	r3, [sp, #16]
 800915e:	9301      	str	r3, [sp, #4]
 8009160:	9d00      	ldr	r5, [sp, #0]
 8009162:	4631      	mov	r1, r6
 8009164:	4650      	mov	r0, sl
 8009166:	f7ff f9d7 	bl	8008518 <quorem>
 800916a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800916e:	9b00      	ldr	r3, [sp, #0]
 8009170:	f805 9b01 	strb.w	r9, [r5], #1
 8009174:	1aea      	subs	r2, r5, r3
 8009176:	9b01      	ldr	r3, [sp, #4]
 8009178:	4293      	cmp	r3, r2
 800917a:	dd07      	ble.n	800918c <_dtoa_r+0xb64>
 800917c:	4651      	mov	r1, sl
 800917e:	2300      	movs	r3, #0
 8009180:	220a      	movs	r2, #10
 8009182:	4620      	mov	r0, r4
 8009184:	f000 f9a4 	bl	80094d0 <__multadd>
 8009188:	4682      	mov	sl, r0
 800918a:	e7ea      	b.n	8009162 <_dtoa_r+0xb3a>
 800918c:	9b01      	ldr	r3, [sp, #4]
 800918e:	2b00      	cmp	r3, #0
 8009190:	bfc8      	it	gt
 8009192:	461d      	movgt	r5, r3
 8009194:	9b00      	ldr	r3, [sp, #0]
 8009196:	bfd8      	it	le
 8009198:	2501      	movle	r5, #1
 800919a:	441d      	add	r5, r3
 800919c:	f04f 0800 	mov.w	r8, #0
 80091a0:	4651      	mov	r1, sl
 80091a2:	2201      	movs	r2, #1
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fb8b 	bl	80098c0 <__lshift>
 80091aa:	4631      	mov	r1, r6
 80091ac:	4682      	mov	sl, r0
 80091ae:	f000 fbf3 	bl	8009998 <__mcmp>
 80091b2:	2800      	cmp	r0, #0
 80091b4:	dc96      	bgt.n	80090e4 <_dtoa_r+0xabc>
 80091b6:	d102      	bne.n	80091be <_dtoa_r+0xb96>
 80091b8:	f019 0f01 	tst.w	r9, #1
 80091bc:	d192      	bne.n	80090e4 <_dtoa_r+0xabc>
 80091be:	462b      	mov	r3, r5
 80091c0:	461d      	mov	r5, r3
 80091c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091c6:	2a30      	cmp	r2, #48	; 0x30
 80091c8:	d0fa      	beq.n	80091c0 <_dtoa_r+0xb98>
 80091ca:	e6dd      	b.n	8008f88 <_dtoa_r+0x960>
 80091cc:	9a00      	ldr	r2, [sp, #0]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d189      	bne.n	80090e6 <_dtoa_r+0xabe>
 80091d2:	f10b 0b01 	add.w	fp, fp, #1
 80091d6:	2331      	movs	r3, #49	; 0x31
 80091d8:	e796      	b.n	8009108 <_dtoa_r+0xae0>
 80091da:	4b0a      	ldr	r3, [pc, #40]	; (8009204 <_dtoa_r+0xbdc>)
 80091dc:	f7ff ba99 	b.w	8008712 <_dtoa_r+0xea>
 80091e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f47f aa6d 	bne.w	80086c2 <_dtoa_r+0x9a>
 80091e8:	4b07      	ldr	r3, [pc, #28]	; (8009208 <_dtoa_r+0xbe0>)
 80091ea:	f7ff ba92 	b.w	8008712 <_dtoa_r+0xea>
 80091ee:	9b01      	ldr	r3, [sp, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	dcb5      	bgt.n	8009160 <_dtoa_r+0xb38>
 80091f4:	9b07      	ldr	r3, [sp, #28]
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	f73f aeb1 	bgt.w	8008f5e <_dtoa_r+0x936>
 80091fc:	e7b0      	b.n	8009160 <_dtoa_r+0xb38>
 80091fe:	bf00      	nop
 8009200:	0800bd4d 	.word	0x0800bd4d
 8009204:	0800bca8 	.word	0x0800bca8
 8009208:	0800bcd1 	.word	0x0800bcd1

0800920c <_free_r>:
 800920c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800920e:	2900      	cmp	r1, #0
 8009210:	d044      	beq.n	800929c <_free_r+0x90>
 8009212:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009216:	9001      	str	r0, [sp, #4]
 8009218:	2b00      	cmp	r3, #0
 800921a:	f1a1 0404 	sub.w	r4, r1, #4
 800921e:	bfb8      	it	lt
 8009220:	18e4      	addlt	r4, r4, r3
 8009222:	f000 f8e7 	bl	80093f4 <__malloc_lock>
 8009226:	4a1e      	ldr	r2, [pc, #120]	; (80092a0 <_free_r+0x94>)
 8009228:	9801      	ldr	r0, [sp, #4]
 800922a:	6813      	ldr	r3, [r2, #0]
 800922c:	b933      	cbnz	r3, 800923c <_free_r+0x30>
 800922e:	6063      	str	r3, [r4, #4]
 8009230:	6014      	str	r4, [r2, #0]
 8009232:	b003      	add	sp, #12
 8009234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009238:	f000 b8e2 	b.w	8009400 <__malloc_unlock>
 800923c:	42a3      	cmp	r3, r4
 800923e:	d908      	bls.n	8009252 <_free_r+0x46>
 8009240:	6825      	ldr	r5, [r4, #0]
 8009242:	1961      	adds	r1, r4, r5
 8009244:	428b      	cmp	r3, r1
 8009246:	bf01      	itttt	eq
 8009248:	6819      	ldreq	r1, [r3, #0]
 800924a:	685b      	ldreq	r3, [r3, #4]
 800924c:	1949      	addeq	r1, r1, r5
 800924e:	6021      	streq	r1, [r4, #0]
 8009250:	e7ed      	b.n	800922e <_free_r+0x22>
 8009252:	461a      	mov	r2, r3
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	b10b      	cbz	r3, 800925c <_free_r+0x50>
 8009258:	42a3      	cmp	r3, r4
 800925a:	d9fa      	bls.n	8009252 <_free_r+0x46>
 800925c:	6811      	ldr	r1, [r2, #0]
 800925e:	1855      	adds	r5, r2, r1
 8009260:	42a5      	cmp	r5, r4
 8009262:	d10b      	bne.n	800927c <_free_r+0x70>
 8009264:	6824      	ldr	r4, [r4, #0]
 8009266:	4421      	add	r1, r4
 8009268:	1854      	adds	r4, r2, r1
 800926a:	42a3      	cmp	r3, r4
 800926c:	6011      	str	r1, [r2, #0]
 800926e:	d1e0      	bne.n	8009232 <_free_r+0x26>
 8009270:	681c      	ldr	r4, [r3, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	6053      	str	r3, [r2, #4]
 8009276:	440c      	add	r4, r1
 8009278:	6014      	str	r4, [r2, #0]
 800927a:	e7da      	b.n	8009232 <_free_r+0x26>
 800927c:	d902      	bls.n	8009284 <_free_r+0x78>
 800927e:	230c      	movs	r3, #12
 8009280:	6003      	str	r3, [r0, #0]
 8009282:	e7d6      	b.n	8009232 <_free_r+0x26>
 8009284:	6825      	ldr	r5, [r4, #0]
 8009286:	1961      	adds	r1, r4, r5
 8009288:	428b      	cmp	r3, r1
 800928a:	bf04      	itt	eq
 800928c:	6819      	ldreq	r1, [r3, #0]
 800928e:	685b      	ldreq	r3, [r3, #4]
 8009290:	6063      	str	r3, [r4, #4]
 8009292:	bf04      	itt	eq
 8009294:	1949      	addeq	r1, r1, r5
 8009296:	6021      	streq	r1, [r4, #0]
 8009298:	6054      	str	r4, [r2, #4]
 800929a:	e7ca      	b.n	8009232 <_free_r+0x26>
 800929c:	b003      	add	sp, #12
 800929e:	bd30      	pop	{r4, r5, pc}
 80092a0:	200044c0 	.word	0x200044c0

080092a4 <malloc>:
 80092a4:	4b02      	ldr	r3, [pc, #8]	; (80092b0 <malloc+0xc>)
 80092a6:	4601      	mov	r1, r0
 80092a8:	6818      	ldr	r0, [r3, #0]
 80092aa:	f000 b823 	b.w	80092f4 <_malloc_r>
 80092ae:	bf00      	nop
 80092b0:	2000006c 	.word	0x2000006c

080092b4 <sbrk_aligned>:
 80092b4:	b570      	push	{r4, r5, r6, lr}
 80092b6:	4e0e      	ldr	r6, [pc, #56]	; (80092f0 <sbrk_aligned+0x3c>)
 80092b8:	460c      	mov	r4, r1
 80092ba:	6831      	ldr	r1, [r6, #0]
 80092bc:	4605      	mov	r5, r0
 80092be:	b911      	cbnz	r1, 80092c6 <sbrk_aligned+0x12>
 80092c0:	f001 ffe2 	bl	800b288 <_sbrk_r>
 80092c4:	6030      	str	r0, [r6, #0]
 80092c6:	4621      	mov	r1, r4
 80092c8:	4628      	mov	r0, r5
 80092ca:	f001 ffdd 	bl	800b288 <_sbrk_r>
 80092ce:	1c43      	adds	r3, r0, #1
 80092d0:	d00a      	beq.n	80092e8 <sbrk_aligned+0x34>
 80092d2:	1cc4      	adds	r4, r0, #3
 80092d4:	f024 0403 	bic.w	r4, r4, #3
 80092d8:	42a0      	cmp	r0, r4
 80092da:	d007      	beq.n	80092ec <sbrk_aligned+0x38>
 80092dc:	1a21      	subs	r1, r4, r0
 80092de:	4628      	mov	r0, r5
 80092e0:	f001 ffd2 	bl	800b288 <_sbrk_r>
 80092e4:	3001      	adds	r0, #1
 80092e6:	d101      	bne.n	80092ec <sbrk_aligned+0x38>
 80092e8:	f04f 34ff 	mov.w	r4, #4294967295
 80092ec:	4620      	mov	r0, r4
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	200044c4 	.word	0x200044c4

080092f4 <_malloc_r>:
 80092f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f8:	1ccd      	adds	r5, r1, #3
 80092fa:	f025 0503 	bic.w	r5, r5, #3
 80092fe:	3508      	adds	r5, #8
 8009300:	2d0c      	cmp	r5, #12
 8009302:	bf38      	it	cc
 8009304:	250c      	movcc	r5, #12
 8009306:	2d00      	cmp	r5, #0
 8009308:	4607      	mov	r7, r0
 800930a:	db01      	blt.n	8009310 <_malloc_r+0x1c>
 800930c:	42a9      	cmp	r1, r5
 800930e:	d905      	bls.n	800931c <_malloc_r+0x28>
 8009310:	230c      	movs	r3, #12
 8009312:	603b      	str	r3, [r7, #0]
 8009314:	2600      	movs	r6, #0
 8009316:	4630      	mov	r0, r6
 8009318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800931c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80093f0 <_malloc_r+0xfc>
 8009320:	f000 f868 	bl	80093f4 <__malloc_lock>
 8009324:	f8d8 3000 	ldr.w	r3, [r8]
 8009328:	461c      	mov	r4, r3
 800932a:	bb5c      	cbnz	r4, 8009384 <_malloc_r+0x90>
 800932c:	4629      	mov	r1, r5
 800932e:	4638      	mov	r0, r7
 8009330:	f7ff ffc0 	bl	80092b4 <sbrk_aligned>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	4604      	mov	r4, r0
 8009338:	d155      	bne.n	80093e6 <_malloc_r+0xf2>
 800933a:	f8d8 4000 	ldr.w	r4, [r8]
 800933e:	4626      	mov	r6, r4
 8009340:	2e00      	cmp	r6, #0
 8009342:	d145      	bne.n	80093d0 <_malloc_r+0xdc>
 8009344:	2c00      	cmp	r4, #0
 8009346:	d048      	beq.n	80093da <_malloc_r+0xe6>
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	4631      	mov	r1, r6
 800934c:	4638      	mov	r0, r7
 800934e:	eb04 0903 	add.w	r9, r4, r3
 8009352:	f001 ff99 	bl	800b288 <_sbrk_r>
 8009356:	4581      	cmp	r9, r0
 8009358:	d13f      	bne.n	80093da <_malloc_r+0xe6>
 800935a:	6821      	ldr	r1, [r4, #0]
 800935c:	1a6d      	subs	r5, r5, r1
 800935e:	4629      	mov	r1, r5
 8009360:	4638      	mov	r0, r7
 8009362:	f7ff ffa7 	bl	80092b4 <sbrk_aligned>
 8009366:	3001      	adds	r0, #1
 8009368:	d037      	beq.n	80093da <_malloc_r+0xe6>
 800936a:	6823      	ldr	r3, [r4, #0]
 800936c:	442b      	add	r3, r5
 800936e:	6023      	str	r3, [r4, #0]
 8009370:	f8d8 3000 	ldr.w	r3, [r8]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d038      	beq.n	80093ea <_malloc_r+0xf6>
 8009378:	685a      	ldr	r2, [r3, #4]
 800937a:	42a2      	cmp	r2, r4
 800937c:	d12b      	bne.n	80093d6 <_malloc_r+0xe2>
 800937e:	2200      	movs	r2, #0
 8009380:	605a      	str	r2, [r3, #4]
 8009382:	e00f      	b.n	80093a4 <_malloc_r+0xb0>
 8009384:	6822      	ldr	r2, [r4, #0]
 8009386:	1b52      	subs	r2, r2, r5
 8009388:	d41f      	bmi.n	80093ca <_malloc_r+0xd6>
 800938a:	2a0b      	cmp	r2, #11
 800938c:	d917      	bls.n	80093be <_malloc_r+0xca>
 800938e:	1961      	adds	r1, r4, r5
 8009390:	42a3      	cmp	r3, r4
 8009392:	6025      	str	r5, [r4, #0]
 8009394:	bf18      	it	ne
 8009396:	6059      	strne	r1, [r3, #4]
 8009398:	6863      	ldr	r3, [r4, #4]
 800939a:	bf08      	it	eq
 800939c:	f8c8 1000 	streq.w	r1, [r8]
 80093a0:	5162      	str	r2, [r4, r5]
 80093a2:	604b      	str	r3, [r1, #4]
 80093a4:	4638      	mov	r0, r7
 80093a6:	f104 060b 	add.w	r6, r4, #11
 80093aa:	f000 f829 	bl	8009400 <__malloc_unlock>
 80093ae:	f026 0607 	bic.w	r6, r6, #7
 80093b2:	1d23      	adds	r3, r4, #4
 80093b4:	1af2      	subs	r2, r6, r3
 80093b6:	d0ae      	beq.n	8009316 <_malloc_r+0x22>
 80093b8:	1b9b      	subs	r3, r3, r6
 80093ba:	50a3      	str	r3, [r4, r2]
 80093bc:	e7ab      	b.n	8009316 <_malloc_r+0x22>
 80093be:	42a3      	cmp	r3, r4
 80093c0:	6862      	ldr	r2, [r4, #4]
 80093c2:	d1dd      	bne.n	8009380 <_malloc_r+0x8c>
 80093c4:	f8c8 2000 	str.w	r2, [r8]
 80093c8:	e7ec      	b.n	80093a4 <_malloc_r+0xb0>
 80093ca:	4623      	mov	r3, r4
 80093cc:	6864      	ldr	r4, [r4, #4]
 80093ce:	e7ac      	b.n	800932a <_malloc_r+0x36>
 80093d0:	4634      	mov	r4, r6
 80093d2:	6876      	ldr	r6, [r6, #4]
 80093d4:	e7b4      	b.n	8009340 <_malloc_r+0x4c>
 80093d6:	4613      	mov	r3, r2
 80093d8:	e7cc      	b.n	8009374 <_malloc_r+0x80>
 80093da:	230c      	movs	r3, #12
 80093dc:	603b      	str	r3, [r7, #0]
 80093de:	4638      	mov	r0, r7
 80093e0:	f000 f80e 	bl	8009400 <__malloc_unlock>
 80093e4:	e797      	b.n	8009316 <_malloc_r+0x22>
 80093e6:	6025      	str	r5, [r4, #0]
 80093e8:	e7dc      	b.n	80093a4 <_malloc_r+0xb0>
 80093ea:	605b      	str	r3, [r3, #4]
 80093ec:	deff      	udf	#255	; 0xff
 80093ee:	bf00      	nop
 80093f0:	200044c0 	.word	0x200044c0

080093f4 <__malloc_lock>:
 80093f4:	4801      	ldr	r0, [pc, #4]	; (80093fc <__malloc_lock+0x8>)
 80093f6:	f7ff b878 	b.w	80084ea <__retarget_lock_acquire_recursive>
 80093fa:	bf00      	nop
 80093fc:	200044bc 	.word	0x200044bc

08009400 <__malloc_unlock>:
 8009400:	4801      	ldr	r0, [pc, #4]	; (8009408 <__malloc_unlock+0x8>)
 8009402:	f7ff b873 	b.w	80084ec <__retarget_lock_release_recursive>
 8009406:	bf00      	nop
 8009408:	200044bc 	.word	0x200044bc

0800940c <_Balloc>:
 800940c:	b570      	push	{r4, r5, r6, lr}
 800940e:	69c6      	ldr	r6, [r0, #28]
 8009410:	4604      	mov	r4, r0
 8009412:	460d      	mov	r5, r1
 8009414:	b976      	cbnz	r6, 8009434 <_Balloc+0x28>
 8009416:	2010      	movs	r0, #16
 8009418:	f7ff ff44 	bl	80092a4 <malloc>
 800941c:	4602      	mov	r2, r0
 800941e:	61e0      	str	r0, [r4, #28]
 8009420:	b920      	cbnz	r0, 800942c <_Balloc+0x20>
 8009422:	4b18      	ldr	r3, [pc, #96]	; (8009484 <_Balloc+0x78>)
 8009424:	4818      	ldr	r0, [pc, #96]	; (8009488 <_Balloc+0x7c>)
 8009426:	216b      	movs	r1, #107	; 0x6b
 8009428:	f001 ff46 	bl	800b2b8 <__assert_func>
 800942c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009430:	6006      	str	r6, [r0, #0]
 8009432:	60c6      	str	r6, [r0, #12]
 8009434:	69e6      	ldr	r6, [r4, #28]
 8009436:	68f3      	ldr	r3, [r6, #12]
 8009438:	b183      	cbz	r3, 800945c <_Balloc+0x50>
 800943a:	69e3      	ldr	r3, [r4, #28]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009442:	b9b8      	cbnz	r0, 8009474 <_Balloc+0x68>
 8009444:	2101      	movs	r1, #1
 8009446:	fa01 f605 	lsl.w	r6, r1, r5
 800944a:	1d72      	adds	r2, r6, #5
 800944c:	0092      	lsls	r2, r2, #2
 800944e:	4620      	mov	r0, r4
 8009450:	f001 ff50 	bl	800b2f4 <_calloc_r>
 8009454:	b160      	cbz	r0, 8009470 <_Balloc+0x64>
 8009456:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800945a:	e00e      	b.n	800947a <_Balloc+0x6e>
 800945c:	2221      	movs	r2, #33	; 0x21
 800945e:	2104      	movs	r1, #4
 8009460:	4620      	mov	r0, r4
 8009462:	f001 ff47 	bl	800b2f4 <_calloc_r>
 8009466:	69e3      	ldr	r3, [r4, #28]
 8009468:	60f0      	str	r0, [r6, #12]
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1e4      	bne.n	800943a <_Balloc+0x2e>
 8009470:	2000      	movs	r0, #0
 8009472:	bd70      	pop	{r4, r5, r6, pc}
 8009474:	6802      	ldr	r2, [r0, #0]
 8009476:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800947a:	2300      	movs	r3, #0
 800947c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009480:	e7f7      	b.n	8009472 <_Balloc+0x66>
 8009482:	bf00      	nop
 8009484:	0800bcde 	.word	0x0800bcde
 8009488:	0800bd5e 	.word	0x0800bd5e

0800948c <_Bfree>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	69c6      	ldr	r6, [r0, #28]
 8009490:	4605      	mov	r5, r0
 8009492:	460c      	mov	r4, r1
 8009494:	b976      	cbnz	r6, 80094b4 <_Bfree+0x28>
 8009496:	2010      	movs	r0, #16
 8009498:	f7ff ff04 	bl	80092a4 <malloc>
 800949c:	4602      	mov	r2, r0
 800949e:	61e8      	str	r0, [r5, #28]
 80094a0:	b920      	cbnz	r0, 80094ac <_Bfree+0x20>
 80094a2:	4b09      	ldr	r3, [pc, #36]	; (80094c8 <_Bfree+0x3c>)
 80094a4:	4809      	ldr	r0, [pc, #36]	; (80094cc <_Bfree+0x40>)
 80094a6:	218f      	movs	r1, #143	; 0x8f
 80094a8:	f001 ff06 	bl	800b2b8 <__assert_func>
 80094ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094b0:	6006      	str	r6, [r0, #0]
 80094b2:	60c6      	str	r6, [r0, #12]
 80094b4:	b13c      	cbz	r4, 80094c6 <_Bfree+0x3a>
 80094b6:	69eb      	ldr	r3, [r5, #28]
 80094b8:	6862      	ldr	r2, [r4, #4]
 80094ba:	68db      	ldr	r3, [r3, #12]
 80094bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094c0:	6021      	str	r1, [r4, #0]
 80094c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	0800bcde 	.word	0x0800bcde
 80094cc:	0800bd5e 	.word	0x0800bd5e

080094d0 <__multadd>:
 80094d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d4:	690d      	ldr	r5, [r1, #16]
 80094d6:	4607      	mov	r7, r0
 80094d8:	460c      	mov	r4, r1
 80094da:	461e      	mov	r6, r3
 80094dc:	f101 0c14 	add.w	ip, r1, #20
 80094e0:	2000      	movs	r0, #0
 80094e2:	f8dc 3000 	ldr.w	r3, [ip]
 80094e6:	b299      	uxth	r1, r3
 80094e8:	fb02 6101 	mla	r1, r2, r1, r6
 80094ec:	0c1e      	lsrs	r6, r3, #16
 80094ee:	0c0b      	lsrs	r3, r1, #16
 80094f0:	fb02 3306 	mla	r3, r2, r6, r3
 80094f4:	b289      	uxth	r1, r1
 80094f6:	3001      	adds	r0, #1
 80094f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80094fc:	4285      	cmp	r5, r0
 80094fe:	f84c 1b04 	str.w	r1, [ip], #4
 8009502:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009506:	dcec      	bgt.n	80094e2 <__multadd+0x12>
 8009508:	b30e      	cbz	r6, 800954e <__multadd+0x7e>
 800950a:	68a3      	ldr	r3, [r4, #8]
 800950c:	42ab      	cmp	r3, r5
 800950e:	dc19      	bgt.n	8009544 <__multadd+0x74>
 8009510:	6861      	ldr	r1, [r4, #4]
 8009512:	4638      	mov	r0, r7
 8009514:	3101      	adds	r1, #1
 8009516:	f7ff ff79 	bl	800940c <_Balloc>
 800951a:	4680      	mov	r8, r0
 800951c:	b928      	cbnz	r0, 800952a <__multadd+0x5a>
 800951e:	4602      	mov	r2, r0
 8009520:	4b0c      	ldr	r3, [pc, #48]	; (8009554 <__multadd+0x84>)
 8009522:	480d      	ldr	r0, [pc, #52]	; (8009558 <__multadd+0x88>)
 8009524:	21ba      	movs	r1, #186	; 0xba
 8009526:	f001 fec7 	bl	800b2b8 <__assert_func>
 800952a:	6922      	ldr	r2, [r4, #16]
 800952c:	3202      	adds	r2, #2
 800952e:	f104 010c 	add.w	r1, r4, #12
 8009532:	0092      	lsls	r2, r2, #2
 8009534:	300c      	adds	r0, #12
 8009536:	f7fe ffda 	bl	80084ee <memcpy>
 800953a:	4621      	mov	r1, r4
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff ffa5 	bl	800948c <_Bfree>
 8009542:	4644      	mov	r4, r8
 8009544:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009548:	3501      	adds	r5, #1
 800954a:	615e      	str	r6, [r3, #20]
 800954c:	6125      	str	r5, [r4, #16]
 800954e:	4620      	mov	r0, r4
 8009550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009554:	0800bd4d 	.word	0x0800bd4d
 8009558:	0800bd5e 	.word	0x0800bd5e

0800955c <__s2b>:
 800955c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009560:	460c      	mov	r4, r1
 8009562:	4615      	mov	r5, r2
 8009564:	461f      	mov	r7, r3
 8009566:	2209      	movs	r2, #9
 8009568:	3308      	adds	r3, #8
 800956a:	4606      	mov	r6, r0
 800956c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009570:	2100      	movs	r1, #0
 8009572:	2201      	movs	r2, #1
 8009574:	429a      	cmp	r2, r3
 8009576:	db09      	blt.n	800958c <__s2b+0x30>
 8009578:	4630      	mov	r0, r6
 800957a:	f7ff ff47 	bl	800940c <_Balloc>
 800957e:	b940      	cbnz	r0, 8009592 <__s2b+0x36>
 8009580:	4602      	mov	r2, r0
 8009582:	4b19      	ldr	r3, [pc, #100]	; (80095e8 <__s2b+0x8c>)
 8009584:	4819      	ldr	r0, [pc, #100]	; (80095ec <__s2b+0x90>)
 8009586:	21d3      	movs	r1, #211	; 0xd3
 8009588:	f001 fe96 	bl	800b2b8 <__assert_func>
 800958c:	0052      	lsls	r2, r2, #1
 800958e:	3101      	adds	r1, #1
 8009590:	e7f0      	b.n	8009574 <__s2b+0x18>
 8009592:	9b08      	ldr	r3, [sp, #32]
 8009594:	6143      	str	r3, [r0, #20]
 8009596:	2d09      	cmp	r5, #9
 8009598:	f04f 0301 	mov.w	r3, #1
 800959c:	6103      	str	r3, [r0, #16]
 800959e:	dd16      	ble.n	80095ce <__s2b+0x72>
 80095a0:	f104 0909 	add.w	r9, r4, #9
 80095a4:	46c8      	mov	r8, r9
 80095a6:	442c      	add	r4, r5
 80095a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80095ac:	4601      	mov	r1, r0
 80095ae:	3b30      	subs	r3, #48	; 0x30
 80095b0:	220a      	movs	r2, #10
 80095b2:	4630      	mov	r0, r6
 80095b4:	f7ff ff8c 	bl	80094d0 <__multadd>
 80095b8:	45a0      	cmp	r8, r4
 80095ba:	d1f5      	bne.n	80095a8 <__s2b+0x4c>
 80095bc:	f1a5 0408 	sub.w	r4, r5, #8
 80095c0:	444c      	add	r4, r9
 80095c2:	1b2d      	subs	r5, r5, r4
 80095c4:	1963      	adds	r3, r4, r5
 80095c6:	42bb      	cmp	r3, r7
 80095c8:	db04      	blt.n	80095d4 <__s2b+0x78>
 80095ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095ce:	340a      	adds	r4, #10
 80095d0:	2509      	movs	r5, #9
 80095d2:	e7f6      	b.n	80095c2 <__s2b+0x66>
 80095d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095d8:	4601      	mov	r1, r0
 80095da:	3b30      	subs	r3, #48	; 0x30
 80095dc:	220a      	movs	r2, #10
 80095de:	4630      	mov	r0, r6
 80095e0:	f7ff ff76 	bl	80094d0 <__multadd>
 80095e4:	e7ee      	b.n	80095c4 <__s2b+0x68>
 80095e6:	bf00      	nop
 80095e8:	0800bd4d 	.word	0x0800bd4d
 80095ec:	0800bd5e 	.word	0x0800bd5e

080095f0 <__hi0bits>:
 80095f0:	0c03      	lsrs	r3, r0, #16
 80095f2:	041b      	lsls	r3, r3, #16
 80095f4:	b9d3      	cbnz	r3, 800962c <__hi0bits+0x3c>
 80095f6:	0400      	lsls	r0, r0, #16
 80095f8:	2310      	movs	r3, #16
 80095fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80095fe:	bf04      	itt	eq
 8009600:	0200      	lsleq	r0, r0, #8
 8009602:	3308      	addeq	r3, #8
 8009604:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009608:	bf04      	itt	eq
 800960a:	0100      	lsleq	r0, r0, #4
 800960c:	3304      	addeq	r3, #4
 800960e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009612:	bf04      	itt	eq
 8009614:	0080      	lsleq	r0, r0, #2
 8009616:	3302      	addeq	r3, #2
 8009618:	2800      	cmp	r0, #0
 800961a:	db05      	blt.n	8009628 <__hi0bits+0x38>
 800961c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009620:	f103 0301 	add.w	r3, r3, #1
 8009624:	bf08      	it	eq
 8009626:	2320      	moveq	r3, #32
 8009628:	4618      	mov	r0, r3
 800962a:	4770      	bx	lr
 800962c:	2300      	movs	r3, #0
 800962e:	e7e4      	b.n	80095fa <__hi0bits+0xa>

08009630 <__lo0bits>:
 8009630:	6803      	ldr	r3, [r0, #0]
 8009632:	f013 0207 	ands.w	r2, r3, #7
 8009636:	d00c      	beq.n	8009652 <__lo0bits+0x22>
 8009638:	07d9      	lsls	r1, r3, #31
 800963a:	d422      	bmi.n	8009682 <__lo0bits+0x52>
 800963c:	079a      	lsls	r2, r3, #30
 800963e:	bf49      	itett	mi
 8009640:	085b      	lsrmi	r3, r3, #1
 8009642:	089b      	lsrpl	r3, r3, #2
 8009644:	6003      	strmi	r3, [r0, #0]
 8009646:	2201      	movmi	r2, #1
 8009648:	bf5c      	itt	pl
 800964a:	6003      	strpl	r3, [r0, #0]
 800964c:	2202      	movpl	r2, #2
 800964e:	4610      	mov	r0, r2
 8009650:	4770      	bx	lr
 8009652:	b299      	uxth	r1, r3
 8009654:	b909      	cbnz	r1, 800965a <__lo0bits+0x2a>
 8009656:	0c1b      	lsrs	r3, r3, #16
 8009658:	2210      	movs	r2, #16
 800965a:	b2d9      	uxtb	r1, r3
 800965c:	b909      	cbnz	r1, 8009662 <__lo0bits+0x32>
 800965e:	3208      	adds	r2, #8
 8009660:	0a1b      	lsrs	r3, r3, #8
 8009662:	0719      	lsls	r1, r3, #28
 8009664:	bf04      	itt	eq
 8009666:	091b      	lsreq	r3, r3, #4
 8009668:	3204      	addeq	r2, #4
 800966a:	0799      	lsls	r1, r3, #30
 800966c:	bf04      	itt	eq
 800966e:	089b      	lsreq	r3, r3, #2
 8009670:	3202      	addeq	r2, #2
 8009672:	07d9      	lsls	r1, r3, #31
 8009674:	d403      	bmi.n	800967e <__lo0bits+0x4e>
 8009676:	085b      	lsrs	r3, r3, #1
 8009678:	f102 0201 	add.w	r2, r2, #1
 800967c:	d003      	beq.n	8009686 <__lo0bits+0x56>
 800967e:	6003      	str	r3, [r0, #0]
 8009680:	e7e5      	b.n	800964e <__lo0bits+0x1e>
 8009682:	2200      	movs	r2, #0
 8009684:	e7e3      	b.n	800964e <__lo0bits+0x1e>
 8009686:	2220      	movs	r2, #32
 8009688:	e7e1      	b.n	800964e <__lo0bits+0x1e>
	...

0800968c <__i2b>:
 800968c:	b510      	push	{r4, lr}
 800968e:	460c      	mov	r4, r1
 8009690:	2101      	movs	r1, #1
 8009692:	f7ff febb 	bl	800940c <_Balloc>
 8009696:	4602      	mov	r2, r0
 8009698:	b928      	cbnz	r0, 80096a6 <__i2b+0x1a>
 800969a:	4b05      	ldr	r3, [pc, #20]	; (80096b0 <__i2b+0x24>)
 800969c:	4805      	ldr	r0, [pc, #20]	; (80096b4 <__i2b+0x28>)
 800969e:	f240 1145 	movw	r1, #325	; 0x145
 80096a2:	f001 fe09 	bl	800b2b8 <__assert_func>
 80096a6:	2301      	movs	r3, #1
 80096a8:	6144      	str	r4, [r0, #20]
 80096aa:	6103      	str	r3, [r0, #16]
 80096ac:	bd10      	pop	{r4, pc}
 80096ae:	bf00      	nop
 80096b0:	0800bd4d 	.word	0x0800bd4d
 80096b4:	0800bd5e 	.word	0x0800bd5e

080096b8 <__multiply>:
 80096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	4691      	mov	r9, r2
 80096be:	690a      	ldr	r2, [r1, #16]
 80096c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	bfb8      	it	lt
 80096c8:	460b      	movlt	r3, r1
 80096ca:	460c      	mov	r4, r1
 80096cc:	bfbc      	itt	lt
 80096ce:	464c      	movlt	r4, r9
 80096d0:	4699      	movlt	r9, r3
 80096d2:	6927      	ldr	r7, [r4, #16]
 80096d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80096d8:	68a3      	ldr	r3, [r4, #8]
 80096da:	6861      	ldr	r1, [r4, #4]
 80096dc:	eb07 060a 	add.w	r6, r7, sl
 80096e0:	42b3      	cmp	r3, r6
 80096e2:	b085      	sub	sp, #20
 80096e4:	bfb8      	it	lt
 80096e6:	3101      	addlt	r1, #1
 80096e8:	f7ff fe90 	bl	800940c <_Balloc>
 80096ec:	b930      	cbnz	r0, 80096fc <__multiply+0x44>
 80096ee:	4602      	mov	r2, r0
 80096f0:	4b44      	ldr	r3, [pc, #272]	; (8009804 <__multiply+0x14c>)
 80096f2:	4845      	ldr	r0, [pc, #276]	; (8009808 <__multiply+0x150>)
 80096f4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80096f8:	f001 fdde 	bl	800b2b8 <__assert_func>
 80096fc:	f100 0514 	add.w	r5, r0, #20
 8009700:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009704:	462b      	mov	r3, r5
 8009706:	2200      	movs	r2, #0
 8009708:	4543      	cmp	r3, r8
 800970a:	d321      	bcc.n	8009750 <__multiply+0x98>
 800970c:	f104 0314 	add.w	r3, r4, #20
 8009710:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009714:	f109 0314 	add.w	r3, r9, #20
 8009718:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800971c:	9202      	str	r2, [sp, #8]
 800971e:	1b3a      	subs	r2, r7, r4
 8009720:	3a15      	subs	r2, #21
 8009722:	f022 0203 	bic.w	r2, r2, #3
 8009726:	3204      	adds	r2, #4
 8009728:	f104 0115 	add.w	r1, r4, #21
 800972c:	428f      	cmp	r7, r1
 800972e:	bf38      	it	cc
 8009730:	2204      	movcc	r2, #4
 8009732:	9201      	str	r2, [sp, #4]
 8009734:	9a02      	ldr	r2, [sp, #8]
 8009736:	9303      	str	r3, [sp, #12]
 8009738:	429a      	cmp	r2, r3
 800973a:	d80c      	bhi.n	8009756 <__multiply+0x9e>
 800973c:	2e00      	cmp	r6, #0
 800973e:	dd03      	ble.n	8009748 <__multiply+0x90>
 8009740:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009744:	2b00      	cmp	r3, #0
 8009746:	d05b      	beq.n	8009800 <__multiply+0x148>
 8009748:	6106      	str	r6, [r0, #16]
 800974a:	b005      	add	sp, #20
 800974c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009750:	f843 2b04 	str.w	r2, [r3], #4
 8009754:	e7d8      	b.n	8009708 <__multiply+0x50>
 8009756:	f8b3 a000 	ldrh.w	sl, [r3]
 800975a:	f1ba 0f00 	cmp.w	sl, #0
 800975e:	d024      	beq.n	80097aa <__multiply+0xf2>
 8009760:	f104 0e14 	add.w	lr, r4, #20
 8009764:	46a9      	mov	r9, r5
 8009766:	f04f 0c00 	mov.w	ip, #0
 800976a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800976e:	f8d9 1000 	ldr.w	r1, [r9]
 8009772:	fa1f fb82 	uxth.w	fp, r2
 8009776:	b289      	uxth	r1, r1
 8009778:	fb0a 110b 	mla	r1, sl, fp, r1
 800977c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009780:	f8d9 2000 	ldr.w	r2, [r9]
 8009784:	4461      	add	r1, ip
 8009786:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800978a:	fb0a c20b 	mla	r2, sl, fp, ip
 800978e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009792:	b289      	uxth	r1, r1
 8009794:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009798:	4577      	cmp	r7, lr
 800979a:	f849 1b04 	str.w	r1, [r9], #4
 800979e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80097a2:	d8e2      	bhi.n	800976a <__multiply+0xb2>
 80097a4:	9a01      	ldr	r2, [sp, #4]
 80097a6:	f845 c002 	str.w	ip, [r5, r2]
 80097aa:	9a03      	ldr	r2, [sp, #12]
 80097ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80097b0:	3304      	adds	r3, #4
 80097b2:	f1b9 0f00 	cmp.w	r9, #0
 80097b6:	d021      	beq.n	80097fc <__multiply+0x144>
 80097b8:	6829      	ldr	r1, [r5, #0]
 80097ba:	f104 0c14 	add.w	ip, r4, #20
 80097be:	46ae      	mov	lr, r5
 80097c0:	f04f 0a00 	mov.w	sl, #0
 80097c4:	f8bc b000 	ldrh.w	fp, [ip]
 80097c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80097cc:	fb09 220b 	mla	r2, r9, fp, r2
 80097d0:	4452      	add	r2, sl
 80097d2:	b289      	uxth	r1, r1
 80097d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80097d8:	f84e 1b04 	str.w	r1, [lr], #4
 80097dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80097e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80097e4:	f8be 1000 	ldrh.w	r1, [lr]
 80097e8:	fb09 110a 	mla	r1, r9, sl, r1
 80097ec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80097f0:	4567      	cmp	r7, ip
 80097f2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80097f6:	d8e5      	bhi.n	80097c4 <__multiply+0x10c>
 80097f8:	9a01      	ldr	r2, [sp, #4]
 80097fa:	50a9      	str	r1, [r5, r2]
 80097fc:	3504      	adds	r5, #4
 80097fe:	e799      	b.n	8009734 <__multiply+0x7c>
 8009800:	3e01      	subs	r6, #1
 8009802:	e79b      	b.n	800973c <__multiply+0x84>
 8009804:	0800bd4d 	.word	0x0800bd4d
 8009808:	0800bd5e 	.word	0x0800bd5e

0800980c <__pow5mult>:
 800980c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009810:	4615      	mov	r5, r2
 8009812:	f012 0203 	ands.w	r2, r2, #3
 8009816:	4606      	mov	r6, r0
 8009818:	460f      	mov	r7, r1
 800981a:	d007      	beq.n	800982c <__pow5mult+0x20>
 800981c:	4c25      	ldr	r4, [pc, #148]	; (80098b4 <__pow5mult+0xa8>)
 800981e:	3a01      	subs	r2, #1
 8009820:	2300      	movs	r3, #0
 8009822:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009826:	f7ff fe53 	bl	80094d0 <__multadd>
 800982a:	4607      	mov	r7, r0
 800982c:	10ad      	asrs	r5, r5, #2
 800982e:	d03d      	beq.n	80098ac <__pow5mult+0xa0>
 8009830:	69f4      	ldr	r4, [r6, #28]
 8009832:	b97c      	cbnz	r4, 8009854 <__pow5mult+0x48>
 8009834:	2010      	movs	r0, #16
 8009836:	f7ff fd35 	bl	80092a4 <malloc>
 800983a:	4602      	mov	r2, r0
 800983c:	61f0      	str	r0, [r6, #28]
 800983e:	b928      	cbnz	r0, 800984c <__pow5mult+0x40>
 8009840:	4b1d      	ldr	r3, [pc, #116]	; (80098b8 <__pow5mult+0xac>)
 8009842:	481e      	ldr	r0, [pc, #120]	; (80098bc <__pow5mult+0xb0>)
 8009844:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009848:	f001 fd36 	bl	800b2b8 <__assert_func>
 800984c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009850:	6004      	str	r4, [r0, #0]
 8009852:	60c4      	str	r4, [r0, #12]
 8009854:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009858:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800985c:	b94c      	cbnz	r4, 8009872 <__pow5mult+0x66>
 800985e:	f240 2171 	movw	r1, #625	; 0x271
 8009862:	4630      	mov	r0, r6
 8009864:	f7ff ff12 	bl	800968c <__i2b>
 8009868:	2300      	movs	r3, #0
 800986a:	f8c8 0008 	str.w	r0, [r8, #8]
 800986e:	4604      	mov	r4, r0
 8009870:	6003      	str	r3, [r0, #0]
 8009872:	f04f 0900 	mov.w	r9, #0
 8009876:	07eb      	lsls	r3, r5, #31
 8009878:	d50a      	bpl.n	8009890 <__pow5mult+0x84>
 800987a:	4639      	mov	r1, r7
 800987c:	4622      	mov	r2, r4
 800987e:	4630      	mov	r0, r6
 8009880:	f7ff ff1a 	bl	80096b8 <__multiply>
 8009884:	4639      	mov	r1, r7
 8009886:	4680      	mov	r8, r0
 8009888:	4630      	mov	r0, r6
 800988a:	f7ff fdff 	bl	800948c <_Bfree>
 800988e:	4647      	mov	r7, r8
 8009890:	106d      	asrs	r5, r5, #1
 8009892:	d00b      	beq.n	80098ac <__pow5mult+0xa0>
 8009894:	6820      	ldr	r0, [r4, #0]
 8009896:	b938      	cbnz	r0, 80098a8 <__pow5mult+0x9c>
 8009898:	4622      	mov	r2, r4
 800989a:	4621      	mov	r1, r4
 800989c:	4630      	mov	r0, r6
 800989e:	f7ff ff0b 	bl	80096b8 <__multiply>
 80098a2:	6020      	str	r0, [r4, #0]
 80098a4:	f8c0 9000 	str.w	r9, [r0]
 80098a8:	4604      	mov	r4, r0
 80098aa:	e7e4      	b.n	8009876 <__pow5mult+0x6a>
 80098ac:	4638      	mov	r0, r7
 80098ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098b2:	bf00      	nop
 80098b4:	0800bea8 	.word	0x0800bea8
 80098b8:	0800bcde 	.word	0x0800bcde
 80098bc:	0800bd5e 	.word	0x0800bd5e

080098c0 <__lshift>:
 80098c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c4:	460c      	mov	r4, r1
 80098c6:	6849      	ldr	r1, [r1, #4]
 80098c8:	6923      	ldr	r3, [r4, #16]
 80098ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098ce:	68a3      	ldr	r3, [r4, #8]
 80098d0:	4607      	mov	r7, r0
 80098d2:	4691      	mov	r9, r2
 80098d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098d8:	f108 0601 	add.w	r6, r8, #1
 80098dc:	42b3      	cmp	r3, r6
 80098de:	db0b      	blt.n	80098f8 <__lshift+0x38>
 80098e0:	4638      	mov	r0, r7
 80098e2:	f7ff fd93 	bl	800940c <_Balloc>
 80098e6:	4605      	mov	r5, r0
 80098e8:	b948      	cbnz	r0, 80098fe <__lshift+0x3e>
 80098ea:	4602      	mov	r2, r0
 80098ec:	4b28      	ldr	r3, [pc, #160]	; (8009990 <__lshift+0xd0>)
 80098ee:	4829      	ldr	r0, [pc, #164]	; (8009994 <__lshift+0xd4>)
 80098f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80098f4:	f001 fce0 	bl	800b2b8 <__assert_func>
 80098f8:	3101      	adds	r1, #1
 80098fa:	005b      	lsls	r3, r3, #1
 80098fc:	e7ee      	b.n	80098dc <__lshift+0x1c>
 80098fe:	2300      	movs	r3, #0
 8009900:	f100 0114 	add.w	r1, r0, #20
 8009904:	f100 0210 	add.w	r2, r0, #16
 8009908:	4618      	mov	r0, r3
 800990a:	4553      	cmp	r3, sl
 800990c:	db33      	blt.n	8009976 <__lshift+0xb6>
 800990e:	6920      	ldr	r0, [r4, #16]
 8009910:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009914:	f104 0314 	add.w	r3, r4, #20
 8009918:	f019 091f 	ands.w	r9, r9, #31
 800991c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009920:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009924:	d02b      	beq.n	800997e <__lshift+0xbe>
 8009926:	f1c9 0e20 	rsb	lr, r9, #32
 800992a:	468a      	mov	sl, r1
 800992c:	2200      	movs	r2, #0
 800992e:	6818      	ldr	r0, [r3, #0]
 8009930:	fa00 f009 	lsl.w	r0, r0, r9
 8009934:	4310      	orrs	r0, r2
 8009936:	f84a 0b04 	str.w	r0, [sl], #4
 800993a:	f853 2b04 	ldr.w	r2, [r3], #4
 800993e:	459c      	cmp	ip, r3
 8009940:	fa22 f20e 	lsr.w	r2, r2, lr
 8009944:	d8f3      	bhi.n	800992e <__lshift+0x6e>
 8009946:	ebac 0304 	sub.w	r3, ip, r4
 800994a:	3b15      	subs	r3, #21
 800994c:	f023 0303 	bic.w	r3, r3, #3
 8009950:	3304      	adds	r3, #4
 8009952:	f104 0015 	add.w	r0, r4, #21
 8009956:	4584      	cmp	ip, r0
 8009958:	bf38      	it	cc
 800995a:	2304      	movcc	r3, #4
 800995c:	50ca      	str	r2, [r1, r3]
 800995e:	b10a      	cbz	r2, 8009964 <__lshift+0xa4>
 8009960:	f108 0602 	add.w	r6, r8, #2
 8009964:	3e01      	subs	r6, #1
 8009966:	4638      	mov	r0, r7
 8009968:	612e      	str	r6, [r5, #16]
 800996a:	4621      	mov	r1, r4
 800996c:	f7ff fd8e 	bl	800948c <_Bfree>
 8009970:	4628      	mov	r0, r5
 8009972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009976:	f842 0f04 	str.w	r0, [r2, #4]!
 800997a:	3301      	adds	r3, #1
 800997c:	e7c5      	b.n	800990a <__lshift+0x4a>
 800997e:	3904      	subs	r1, #4
 8009980:	f853 2b04 	ldr.w	r2, [r3], #4
 8009984:	f841 2f04 	str.w	r2, [r1, #4]!
 8009988:	459c      	cmp	ip, r3
 800998a:	d8f9      	bhi.n	8009980 <__lshift+0xc0>
 800998c:	e7ea      	b.n	8009964 <__lshift+0xa4>
 800998e:	bf00      	nop
 8009990:	0800bd4d 	.word	0x0800bd4d
 8009994:	0800bd5e 	.word	0x0800bd5e

08009998 <__mcmp>:
 8009998:	b530      	push	{r4, r5, lr}
 800999a:	6902      	ldr	r2, [r0, #16]
 800999c:	690c      	ldr	r4, [r1, #16]
 800999e:	1b12      	subs	r2, r2, r4
 80099a0:	d10e      	bne.n	80099c0 <__mcmp+0x28>
 80099a2:	f100 0314 	add.w	r3, r0, #20
 80099a6:	3114      	adds	r1, #20
 80099a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80099ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80099b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80099b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80099b8:	42a5      	cmp	r5, r4
 80099ba:	d003      	beq.n	80099c4 <__mcmp+0x2c>
 80099bc:	d305      	bcc.n	80099ca <__mcmp+0x32>
 80099be:	2201      	movs	r2, #1
 80099c0:	4610      	mov	r0, r2
 80099c2:	bd30      	pop	{r4, r5, pc}
 80099c4:	4283      	cmp	r3, r0
 80099c6:	d3f3      	bcc.n	80099b0 <__mcmp+0x18>
 80099c8:	e7fa      	b.n	80099c0 <__mcmp+0x28>
 80099ca:	f04f 32ff 	mov.w	r2, #4294967295
 80099ce:	e7f7      	b.n	80099c0 <__mcmp+0x28>

080099d0 <__mdiff>:
 80099d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d4:	460c      	mov	r4, r1
 80099d6:	4606      	mov	r6, r0
 80099d8:	4611      	mov	r1, r2
 80099da:	4620      	mov	r0, r4
 80099dc:	4690      	mov	r8, r2
 80099de:	f7ff ffdb 	bl	8009998 <__mcmp>
 80099e2:	1e05      	subs	r5, r0, #0
 80099e4:	d110      	bne.n	8009a08 <__mdiff+0x38>
 80099e6:	4629      	mov	r1, r5
 80099e8:	4630      	mov	r0, r6
 80099ea:	f7ff fd0f 	bl	800940c <_Balloc>
 80099ee:	b930      	cbnz	r0, 80099fe <__mdiff+0x2e>
 80099f0:	4b3a      	ldr	r3, [pc, #232]	; (8009adc <__mdiff+0x10c>)
 80099f2:	4602      	mov	r2, r0
 80099f4:	f240 2137 	movw	r1, #567	; 0x237
 80099f8:	4839      	ldr	r0, [pc, #228]	; (8009ae0 <__mdiff+0x110>)
 80099fa:	f001 fc5d 	bl	800b2b8 <__assert_func>
 80099fe:	2301      	movs	r3, #1
 8009a00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a08:	bfa4      	itt	ge
 8009a0a:	4643      	movge	r3, r8
 8009a0c:	46a0      	movge	r8, r4
 8009a0e:	4630      	mov	r0, r6
 8009a10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a14:	bfa6      	itte	ge
 8009a16:	461c      	movge	r4, r3
 8009a18:	2500      	movge	r5, #0
 8009a1a:	2501      	movlt	r5, #1
 8009a1c:	f7ff fcf6 	bl	800940c <_Balloc>
 8009a20:	b920      	cbnz	r0, 8009a2c <__mdiff+0x5c>
 8009a22:	4b2e      	ldr	r3, [pc, #184]	; (8009adc <__mdiff+0x10c>)
 8009a24:	4602      	mov	r2, r0
 8009a26:	f240 2145 	movw	r1, #581	; 0x245
 8009a2a:	e7e5      	b.n	80099f8 <__mdiff+0x28>
 8009a2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009a30:	6926      	ldr	r6, [r4, #16]
 8009a32:	60c5      	str	r5, [r0, #12]
 8009a34:	f104 0914 	add.w	r9, r4, #20
 8009a38:	f108 0514 	add.w	r5, r8, #20
 8009a3c:	f100 0e14 	add.w	lr, r0, #20
 8009a40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009a44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a48:	f108 0210 	add.w	r2, r8, #16
 8009a4c:	46f2      	mov	sl, lr
 8009a4e:	2100      	movs	r1, #0
 8009a50:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009a58:	fa11 f88b 	uxtah	r8, r1, fp
 8009a5c:	b299      	uxth	r1, r3
 8009a5e:	0c1b      	lsrs	r3, r3, #16
 8009a60:	eba8 0801 	sub.w	r8, r8, r1
 8009a64:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a68:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009a6c:	fa1f f888 	uxth.w	r8, r8
 8009a70:	1419      	asrs	r1, r3, #16
 8009a72:	454e      	cmp	r6, r9
 8009a74:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009a78:	f84a 3b04 	str.w	r3, [sl], #4
 8009a7c:	d8e8      	bhi.n	8009a50 <__mdiff+0x80>
 8009a7e:	1b33      	subs	r3, r6, r4
 8009a80:	3b15      	subs	r3, #21
 8009a82:	f023 0303 	bic.w	r3, r3, #3
 8009a86:	3304      	adds	r3, #4
 8009a88:	3415      	adds	r4, #21
 8009a8a:	42a6      	cmp	r6, r4
 8009a8c:	bf38      	it	cc
 8009a8e:	2304      	movcc	r3, #4
 8009a90:	441d      	add	r5, r3
 8009a92:	4473      	add	r3, lr
 8009a94:	469e      	mov	lr, r3
 8009a96:	462e      	mov	r6, r5
 8009a98:	4566      	cmp	r6, ip
 8009a9a:	d30e      	bcc.n	8009aba <__mdiff+0xea>
 8009a9c:	f10c 0203 	add.w	r2, ip, #3
 8009aa0:	1b52      	subs	r2, r2, r5
 8009aa2:	f022 0203 	bic.w	r2, r2, #3
 8009aa6:	3d03      	subs	r5, #3
 8009aa8:	45ac      	cmp	ip, r5
 8009aaa:	bf38      	it	cc
 8009aac:	2200      	movcc	r2, #0
 8009aae:	4413      	add	r3, r2
 8009ab0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009ab4:	b17a      	cbz	r2, 8009ad6 <__mdiff+0x106>
 8009ab6:	6107      	str	r7, [r0, #16]
 8009ab8:	e7a4      	b.n	8009a04 <__mdiff+0x34>
 8009aba:	f856 8b04 	ldr.w	r8, [r6], #4
 8009abe:	fa11 f288 	uxtah	r2, r1, r8
 8009ac2:	1414      	asrs	r4, r2, #16
 8009ac4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009ac8:	b292      	uxth	r2, r2
 8009aca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009ace:	f84e 2b04 	str.w	r2, [lr], #4
 8009ad2:	1421      	asrs	r1, r4, #16
 8009ad4:	e7e0      	b.n	8009a98 <__mdiff+0xc8>
 8009ad6:	3f01      	subs	r7, #1
 8009ad8:	e7ea      	b.n	8009ab0 <__mdiff+0xe0>
 8009ada:	bf00      	nop
 8009adc:	0800bd4d 	.word	0x0800bd4d
 8009ae0:	0800bd5e 	.word	0x0800bd5e

08009ae4 <__ulp>:
 8009ae4:	b082      	sub	sp, #8
 8009ae6:	ed8d 0b00 	vstr	d0, [sp]
 8009aea:	9a01      	ldr	r2, [sp, #4]
 8009aec:	4b0f      	ldr	r3, [pc, #60]	; (8009b2c <__ulp+0x48>)
 8009aee:	4013      	ands	r3, r2
 8009af0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	dc08      	bgt.n	8009b0a <__ulp+0x26>
 8009af8:	425b      	negs	r3, r3
 8009afa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009afe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b02:	da04      	bge.n	8009b0e <__ulp+0x2a>
 8009b04:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009b08:	4113      	asrs	r3, r2
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	e008      	b.n	8009b20 <__ulp+0x3c>
 8009b0e:	f1a2 0314 	sub.w	r3, r2, #20
 8009b12:	2b1e      	cmp	r3, #30
 8009b14:	bfda      	itte	le
 8009b16:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009b1a:	40da      	lsrle	r2, r3
 8009b1c:	2201      	movgt	r2, #1
 8009b1e:	2300      	movs	r3, #0
 8009b20:	4619      	mov	r1, r3
 8009b22:	4610      	mov	r0, r2
 8009b24:	ec41 0b10 	vmov	d0, r0, r1
 8009b28:	b002      	add	sp, #8
 8009b2a:	4770      	bx	lr
 8009b2c:	7ff00000 	.word	0x7ff00000

08009b30 <__b2d>:
 8009b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b34:	6906      	ldr	r6, [r0, #16]
 8009b36:	f100 0814 	add.w	r8, r0, #20
 8009b3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009b3e:	1f37      	subs	r7, r6, #4
 8009b40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009b44:	4610      	mov	r0, r2
 8009b46:	f7ff fd53 	bl	80095f0 <__hi0bits>
 8009b4a:	f1c0 0320 	rsb	r3, r0, #32
 8009b4e:	280a      	cmp	r0, #10
 8009b50:	600b      	str	r3, [r1, #0]
 8009b52:	491b      	ldr	r1, [pc, #108]	; (8009bc0 <__b2d+0x90>)
 8009b54:	dc15      	bgt.n	8009b82 <__b2d+0x52>
 8009b56:	f1c0 0c0b 	rsb	ip, r0, #11
 8009b5a:	fa22 f30c 	lsr.w	r3, r2, ip
 8009b5e:	45b8      	cmp	r8, r7
 8009b60:	ea43 0501 	orr.w	r5, r3, r1
 8009b64:	bf34      	ite	cc
 8009b66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009b6a:	2300      	movcs	r3, #0
 8009b6c:	3015      	adds	r0, #21
 8009b6e:	fa02 f000 	lsl.w	r0, r2, r0
 8009b72:	fa23 f30c 	lsr.w	r3, r3, ip
 8009b76:	4303      	orrs	r3, r0
 8009b78:	461c      	mov	r4, r3
 8009b7a:	ec45 4b10 	vmov	d0, r4, r5
 8009b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b82:	45b8      	cmp	r8, r7
 8009b84:	bf3a      	itte	cc
 8009b86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009b8a:	f1a6 0708 	subcc.w	r7, r6, #8
 8009b8e:	2300      	movcs	r3, #0
 8009b90:	380b      	subs	r0, #11
 8009b92:	d012      	beq.n	8009bba <__b2d+0x8a>
 8009b94:	f1c0 0120 	rsb	r1, r0, #32
 8009b98:	fa23 f401 	lsr.w	r4, r3, r1
 8009b9c:	4082      	lsls	r2, r0
 8009b9e:	4322      	orrs	r2, r4
 8009ba0:	4547      	cmp	r7, r8
 8009ba2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009ba6:	bf8c      	ite	hi
 8009ba8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009bac:	2200      	movls	r2, #0
 8009bae:	4083      	lsls	r3, r0
 8009bb0:	40ca      	lsrs	r2, r1
 8009bb2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	e7de      	b.n	8009b78 <__b2d+0x48>
 8009bba:	ea42 0501 	orr.w	r5, r2, r1
 8009bbe:	e7db      	b.n	8009b78 <__b2d+0x48>
 8009bc0:	3ff00000 	.word	0x3ff00000

08009bc4 <__d2b>:
 8009bc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009bc8:	460f      	mov	r7, r1
 8009bca:	2101      	movs	r1, #1
 8009bcc:	ec59 8b10 	vmov	r8, r9, d0
 8009bd0:	4616      	mov	r6, r2
 8009bd2:	f7ff fc1b 	bl	800940c <_Balloc>
 8009bd6:	4604      	mov	r4, r0
 8009bd8:	b930      	cbnz	r0, 8009be8 <__d2b+0x24>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	4b24      	ldr	r3, [pc, #144]	; (8009c70 <__d2b+0xac>)
 8009bde:	4825      	ldr	r0, [pc, #148]	; (8009c74 <__d2b+0xb0>)
 8009be0:	f240 310f 	movw	r1, #783	; 0x30f
 8009be4:	f001 fb68 	bl	800b2b8 <__assert_func>
 8009be8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009bec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009bf0:	bb2d      	cbnz	r5, 8009c3e <__d2b+0x7a>
 8009bf2:	9301      	str	r3, [sp, #4]
 8009bf4:	f1b8 0300 	subs.w	r3, r8, #0
 8009bf8:	d026      	beq.n	8009c48 <__d2b+0x84>
 8009bfa:	4668      	mov	r0, sp
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	f7ff fd17 	bl	8009630 <__lo0bits>
 8009c02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c06:	b1e8      	cbz	r0, 8009c44 <__d2b+0x80>
 8009c08:	f1c0 0320 	rsb	r3, r0, #32
 8009c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c10:	430b      	orrs	r3, r1
 8009c12:	40c2      	lsrs	r2, r0
 8009c14:	6163      	str	r3, [r4, #20]
 8009c16:	9201      	str	r2, [sp, #4]
 8009c18:	9b01      	ldr	r3, [sp, #4]
 8009c1a:	61a3      	str	r3, [r4, #24]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bf14      	ite	ne
 8009c20:	2202      	movne	r2, #2
 8009c22:	2201      	moveq	r2, #1
 8009c24:	6122      	str	r2, [r4, #16]
 8009c26:	b1bd      	cbz	r5, 8009c58 <__d2b+0x94>
 8009c28:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c2c:	4405      	add	r5, r0
 8009c2e:	603d      	str	r5, [r7, #0]
 8009c30:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c34:	6030      	str	r0, [r6, #0]
 8009c36:	4620      	mov	r0, r4
 8009c38:	b003      	add	sp, #12
 8009c3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c42:	e7d6      	b.n	8009bf2 <__d2b+0x2e>
 8009c44:	6161      	str	r1, [r4, #20]
 8009c46:	e7e7      	b.n	8009c18 <__d2b+0x54>
 8009c48:	a801      	add	r0, sp, #4
 8009c4a:	f7ff fcf1 	bl	8009630 <__lo0bits>
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	6163      	str	r3, [r4, #20]
 8009c52:	3020      	adds	r0, #32
 8009c54:	2201      	movs	r2, #1
 8009c56:	e7e5      	b.n	8009c24 <__d2b+0x60>
 8009c58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c60:	6038      	str	r0, [r7, #0]
 8009c62:	6918      	ldr	r0, [r3, #16]
 8009c64:	f7ff fcc4 	bl	80095f0 <__hi0bits>
 8009c68:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009c6c:	e7e2      	b.n	8009c34 <__d2b+0x70>
 8009c6e:	bf00      	nop
 8009c70:	0800bd4d 	.word	0x0800bd4d
 8009c74:	0800bd5e 	.word	0x0800bd5e

08009c78 <__ratio>:
 8009c78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c7c:	4688      	mov	r8, r1
 8009c7e:	4669      	mov	r1, sp
 8009c80:	4681      	mov	r9, r0
 8009c82:	f7ff ff55 	bl	8009b30 <__b2d>
 8009c86:	a901      	add	r1, sp, #4
 8009c88:	4640      	mov	r0, r8
 8009c8a:	ec55 4b10 	vmov	r4, r5, d0
 8009c8e:	f7ff ff4f 	bl	8009b30 <__b2d>
 8009c92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c96:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009c9a:	eba3 0c02 	sub.w	ip, r3, r2
 8009c9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009ca2:	1a9b      	subs	r3, r3, r2
 8009ca4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009ca8:	ec51 0b10 	vmov	r0, r1, d0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	bfd6      	itet	le
 8009cb0:	460a      	movle	r2, r1
 8009cb2:	462a      	movgt	r2, r5
 8009cb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009cb8:	468b      	mov	fp, r1
 8009cba:	462f      	mov	r7, r5
 8009cbc:	bfd4      	ite	le
 8009cbe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009cc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	ee10 2a10 	vmov	r2, s0
 8009ccc:	465b      	mov	r3, fp
 8009cce:	4639      	mov	r1, r7
 8009cd0:	f7f6 fdc4 	bl	800085c <__aeabi_ddiv>
 8009cd4:	ec41 0b10 	vmov	d0, r0, r1
 8009cd8:	b003      	add	sp, #12
 8009cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009cde <__copybits>:
 8009cde:	3901      	subs	r1, #1
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	1149      	asrs	r1, r1, #5
 8009ce4:	6914      	ldr	r4, [r2, #16]
 8009ce6:	3101      	adds	r1, #1
 8009ce8:	f102 0314 	add.w	r3, r2, #20
 8009cec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009cf0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009cf4:	1f05      	subs	r5, r0, #4
 8009cf6:	42a3      	cmp	r3, r4
 8009cf8:	d30c      	bcc.n	8009d14 <__copybits+0x36>
 8009cfa:	1aa3      	subs	r3, r4, r2
 8009cfc:	3b11      	subs	r3, #17
 8009cfe:	f023 0303 	bic.w	r3, r3, #3
 8009d02:	3211      	adds	r2, #17
 8009d04:	42a2      	cmp	r2, r4
 8009d06:	bf88      	it	hi
 8009d08:	2300      	movhi	r3, #0
 8009d0a:	4418      	add	r0, r3
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	4288      	cmp	r0, r1
 8009d10:	d305      	bcc.n	8009d1e <__copybits+0x40>
 8009d12:	bd70      	pop	{r4, r5, r6, pc}
 8009d14:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d18:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d1c:	e7eb      	b.n	8009cf6 <__copybits+0x18>
 8009d1e:	f840 3b04 	str.w	r3, [r0], #4
 8009d22:	e7f4      	b.n	8009d0e <__copybits+0x30>

08009d24 <__any_on>:
 8009d24:	f100 0214 	add.w	r2, r0, #20
 8009d28:	6900      	ldr	r0, [r0, #16]
 8009d2a:	114b      	asrs	r3, r1, #5
 8009d2c:	4298      	cmp	r0, r3
 8009d2e:	b510      	push	{r4, lr}
 8009d30:	db11      	blt.n	8009d56 <__any_on+0x32>
 8009d32:	dd0a      	ble.n	8009d4a <__any_on+0x26>
 8009d34:	f011 011f 	ands.w	r1, r1, #31
 8009d38:	d007      	beq.n	8009d4a <__any_on+0x26>
 8009d3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d3e:	fa24 f001 	lsr.w	r0, r4, r1
 8009d42:	fa00 f101 	lsl.w	r1, r0, r1
 8009d46:	428c      	cmp	r4, r1
 8009d48:	d10b      	bne.n	8009d62 <__any_on+0x3e>
 8009d4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d803      	bhi.n	8009d5a <__any_on+0x36>
 8009d52:	2000      	movs	r0, #0
 8009d54:	bd10      	pop	{r4, pc}
 8009d56:	4603      	mov	r3, r0
 8009d58:	e7f7      	b.n	8009d4a <__any_on+0x26>
 8009d5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d5e:	2900      	cmp	r1, #0
 8009d60:	d0f5      	beq.n	8009d4e <__any_on+0x2a>
 8009d62:	2001      	movs	r0, #1
 8009d64:	e7f6      	b.n	8009d54 <__any_on+0x30>

08009d66 <sulp>:
 8009d66:	b570      	push	{r4, r5, r6, lr}
 8009d68:	4604      	mov	r4, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	ec45 4b10 	vmov	d0, r4, r5
 8009d70:	4616      	mov	r6, r2
 8009d72:	f7ff feb7 	bl	8009ae4 <__ulp>
 8009d76:	ec51 0b10 	vmov	r0, r1, d0
 8009d7a:	b17e      	cbz	r6, 8009d9c <sulp+0x36>
 8009d7c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009d80:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	dd09      	ble.n	8009d9c <sulp+0x36>
 8009d88:	051b      	lsls	r3, r3, #20
 8009d8a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009d8e:	2400      	movs	r4, #0
 8009d90:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009d94:	4622      	mov	r2, r4
 8009d96:	462b      	mov	r3, r5
 8009d98:	f7f6 fc36 	bl	8000608 <__aeabi_dmul>
 8009d9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009da0 <_strtod_l>:
 8009da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	ed2d 8b02 	vpush	{d8}
 8009da8:	b09b      	sub	sp, #108	; 0x6c
 8009daa:	4604      	mov	r4, r0
 8009dac:	9213      	str	r2, [sp, #76]	; 0x4c
 8009dae:	2200      	movs	r2, #0
 8009db0:	9216      	str	r2, [sp, #88]	; 0x58
 8009db2:	460d      	mov	r5, r1
 8009db4:	f04f 0800 	mov.w	r8, #0
 8009db8:	f04f 0900 	mov.w	r9, #0
 8009dbc:	460a      	mov	r2, r1
 8009dbe:	9215      	str	r2, [sp, #84]	; 0x54
 8009dc0:	7811      	ldrb	r1, [r2, #0]
 8009dc2:	292b      	cmp	r1, #43	; 0x2b
 8009dc4:	d04c      	beq.n	8009e60 <_strtod_l+0xc0>
 8009dc6:	d83a      	bhi.n	8009e3e <_strtod_l+0x9e>
 8009dc8:	290d      	cmp	r1, #13
 8009dca:	d834      	bhi.n	8009e36 <_strtod_l+0x96>
 8009dcc:	2908      	cmp	r1, #8
 8009dce:	d834      	bhi.n	8009e3a <_strtod_l+0x9a>
 8009dd0:	2900      	cmp	r1, #0
 8009dd2:	d03d      	beq.n	8009e50 <_strtod_l+0xb0>
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	920a      	str	r2, [sp, #40]	; 0x28
 8009dd8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8009dda:	7832      	ldrb	r2, [r6, #0]
 8009ddc:	2a30      	cmp	r2, #48	; 0x30
 8009dde:	f040 80b4 	bne.w	8009f4a <_strtod_l+0x1aa>
 8009de2:	7872      	ldrb	r2, [r6, #1]
 8009de4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009de8:	2a58      	cmp	r2, #88	; 0x58
 8009dea:	d170      	bne.n	8009ece <_strtod_l+0x12e>
 8009dec:	9302      	str	r3, [sp, #8]
 8009dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009df0:	9301      	str	r3, [sp, #4]
 8009df2:	ab16      	add	r3, sp, #88	; 0x58
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	4a8e      	ldr	r2, [pc, #568]	; (800a030 <_strtod_l+0x290>)
 8009df8:	ab17      	add	r3, sp, #92	; 0x5c
 8009dfa:	a915      	add	r1, sp, #84	; 0x54
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	f001 faf7 	bl	800b3f0 <__gethex>
 8009e02:	f010 070f 	ands.w	r7, r0, #15
 8009e06:	4605      	mov	r5, r0
 8009e08:	d005      	beq.n	8009e16 <_strtod_l+0x76>
 8009e0a:	2f06      	cmp	r7, #6
 8009e0c:	d12a      	bne.n	8009e64 <_strtod_l+0xc4>
 8009e0e:	3601      	adds	r6, #1
 8009e10:	2300      	movs	r3, #0
 8009e12:	9615      	str	r6, [sp, #84]	; 0x54
 8009e14:	930a      	str	r3, [sp, #40]	; 0x28
 8009e16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f040 857f 	bne.w	800a91c <_strtod_l+0xb7c>
 8009e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e20:	b1db      	cbz	r3, 8009e5a <_strtod_l+0xba>
 8009e22:	4642      	mov	r2, r8
 8009e24:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e28:	ec43 2b10 	vmov	d0, r2, r3
 8009e2c:	b01b      	add	sp, #108	; 0x6c
 8009e2e:	ecbd 8b02 	vpop	{d8}
 8009e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e36:	2920      	cmp	r1, #32
 8009e38:	d1cc      	bne.n	8009dd4 <_strtod_l+0x34>
 8009e3a:	3201      	adds	r2, #1
 8009e3c:	e7bf      	b.n	8009dbe <_strtod_l+0x1e>
 8009e3e:	292d      	cmp	r1, #45	; 0x2d
 8009e40:	d1c8      	bne.n	8009dd4 <_strtod_l+0x34>
 8009e42:	2101      	movs	r1, #1
 8009e44:	910a      	str	r1, [sp, #40]	; 0x28
 8009e46:	1c51      	adds	r1, r2, #1
 8009e48:	9115      	str	r1, [sp, #84]	; 0x54
 8009e4a:	7852      	ldrb	r2, [r2, #1]
 8009e4c:	2a00      	cmp	r2, #0
 8009e4e:	d1c3      	bne.n	8009dd8 <_strtod_l+0x38>
 8009e50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e52:	9515      	str	r5, [sp, #84]	; 0x54
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f040 855f 	bne.w	800a918 <_strtod_l+0xb78>
 8009e5a:	4642      	mov	r2, r8
 8009e5c:	464b      	mov	r3, r9
 8009e5e:	e7e3      	b.n	8009e28 <_strtod_l+0x88>
 8009e60:	2100      	movs	r1, #0
 8009e62:	e7ef      	b.n	8009e44 <_strtod_l+0xa4>
 8009e64:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009e66:	b13a      	cbz	r2, 8009e78 <_strtod_l+0xd8>
 8009e68:	2135      	movs	r1, #53	; 0x35
 8009e6a:	a818      	add	r0, sp, #96	; 0x60
 8009e6c:	f7ff ff37 	bl	8009cde <__copybits>
 8009e70:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009e72:	4620      	mov	r0, r4
 8009e74:	f7ff fb0a 	bl	800948c <_Bfree>
 8009e78:	3f01      	subs	r7, #1
 8009e7a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e7c:	2f04      	cmp	r7, #4
 8009e7e:	d806      	bhi.n	8009e8e <_strtod_l+0xee>
 8009e80:	e8df f007 	tbb	[pc, r7]
 8009e84:	201d0314 	.word	0x201d0314
 8009e88:	14          	.byte	0x14
 8009e89:	00          	.byte	0x00
 8009e8a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8009e8e:	05e9      	lsls	r1, r5, #23
 8009e90:	bf48      	it	mi
 8009e92:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8009e96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e9a:	0d1b      	lsrs	r3, r3, #20
 8009e9c:	051b      	lsls	r3, r3, #20
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1b9      	bne.n	8009e16 <_strtod_l+0x76>
 8009ea2:	f7fe faf7 	bl	8008494 <__errno>
 8009ea6:	2322      	movs	r3, #34	; 0x22
 8009ea8:	6003      	str	r3, [r0, #0]
 8009eaa:	e7b4      	b.n	8009e16 <_strtod_l+0x76>
 8009eac:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8009eb0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009eb4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009eb8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009ebc:	e7e7      	b.n	8009e8e <_strtod_l+0xee>
 8009ebe:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a038 <_strtod_l+0x298>
 8009ec2:	e7e4      	b.n	8009e8e <_strtod_l+0xee>
 8009ec4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009ec8:	f04f 38ff 	mov.w	r8, #4294967295
 8009ecc:	e7df      	b.n	8009e8e <_strtod_l+0xee>
 8009ece:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ed0:	1c5a      	adds	r2, r3, #1
 8009ed2:	9215      	str	r2, [sp, #84]	; 0x54
 8009ed4:	785b      	ldrb	r3, [r3, #1]
 8009ed6:	2b30      	cmp	r3, #48	; 0x30
 8009ed8:	d0f9      	beq.n	8009ece <_strtod_l+0x12e>
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d09b      	beq.n	8009e16 <_strtod_l+0x76>
 8009ede:	2301      	movs	r3, #1
 8009ee0:	f04f 0a00 	mov.w	sl, #0
 8009ee4:	9304      	str	r3, [sp, #16]
 8009ee6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ee8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009eee:	46d3      	mov	fp, sl
 8009ef0:	220a      	movs	r2, #10
 8009ef2:	9815      	ldr	r0, [sp, #84]	; 0x54
 8009ef4:	7806      	ldrb	r6, [r0, #0]
 8009ef6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009efa:	b2d9      	uxtb	r1, r3
 8009efc:	2909      	cmp	r1, #9
 8009efe:	d926      	bls.n	8009f4e <_strtod_l+0x1ae>
 8009f00:	494c      	ldr	r1, [pc, #304]	; (800a034 <_strtod_l+0x294>)
 8009f02:	2201      	movs	r2, #1
 8009f04:	f001 f98c 	bl	800b220 <strncmp>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	d030      	beq.n	8009f6e <_strtod_l+0x1ce>
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	4632      	mov	r2, r6
 8009f10:	9005      	str	r0, [sp, #20]
 8009f12:	465e      	mov	r6, fp
 8009f14:	4603      	mov	r3, r0
 8009f16:	2a65      	cmp	r2, #101	; 0x65
 8009f18:	d001      	beq.n	8009f1e <_strtod_l+0x17e>
 8009f1a:	2a45      	cmp	r2, #69	; 0x45
 8009f1c:	d113      	bne.n	8009f46 <_strtod_l+0x1a6>
 8009f1e:	b91e      	cbnz	r6, 8009f28 <_strtod_l+0x188>
 8009f20:	9a04      	ldr	r2, [sp, #16]
 8009f22:	4302      	orrs	r2, r0
 8009f24:	d094      	beq.n	8009e50 <_strtod_l+0xb0>
 8009f26:	2600      	movs	r6, #0
 8009f28:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009f2a:	1c6a      	adds	r2, r5, #1
 8009f2c:	9215      	str	r2, [sp, #84]	; 0x54
 8009f2e:	786a      	ldrb	r2, [r5, #1]
 8009f30:	2a2b      	cmp	r2, #43	; 0x2b
 8009f32:	d074      	beq.n	800a01e <_strtod_l+0x27e>
 8009f34:	2a2d      	cmp	r2, #45	; 0x2d
 8009f36:	d078      	beq.n	800a02a <_strtod_l+0x28a>
 8009f38:	f04f 0c00 	mov.w	ip, #0
 8009f3c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009f40:	2909      	cmp	r1, #9
 8009f42:	d97f      	bls.n	800a044 <_strtod_l+0x2a4>
 8009f44:	9515      	str	r5, [sp, #84]	; 0x54
 8009f46:	2700      	movs	r7, #0
 8009f48:	e09e      	b.n	800a088 <_strtod_l+0x2e8>
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	e7c8      	b.n	8009ee0 <_strtod_l+0x140>
 8009f4e:	f1bb 0f08 	cmp.w	fp, #8
 8009f52:	bfd8      	it	le
 8009f54:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009f56:	f100 0001 	add.w	r0, r0, #1
 8009f5a:	bfda      	itte	le
 8009f5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009f60:	9309      	strle	r3, [sp, #36]	; 0x24
 8009f62:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8009f66:	f10b 0b01 	add.w	fp, fp, #1
 8009f6a:	9015      	str	r0, [sp, #84]	; 0x54
 8009f6c:	e7c1      	b.n	8009ef2 <_strtod_l+0x152>
 8009f6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f70:	1c5a      	adds	r2, r3, #1
 8009f72:	9215      	str	r2, [sp, #84]	; 0x54
 8009f74:	785a      	ldrb	r2, [r3, #1]
 8009f76:	f1bb 0f00 	cmp.w	fp, #0
 8009f7a:	d037      	beq.n	8009fec <_strtod_l+0x24c>
 8009f7c:	9005      	str	r0, [sp, #20]
 8009f7e:	465e      	mov	r6, fp
 8009f80:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009f84:	2b09      	cmp	r3, #9
 8009f86:	d912      	bls.n	8009fae <_strtod_l+0x20e>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e7c4      	b.n	8009f16 <_strtod_l+0x176>
 8009f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f8e:	1c5a      	adds	r2, r3, #1
 8009f90:	9215      	str	r2, [sp, #84]	; 0x54
 8009f92:	785a      	ldrb	r2, [r3, #1]
 8009f94:	3001      	adds	r0, #1
 8009f96:	2a30      	cmp	r2, #48	; 0x30
 8009f98:	d0f8      	beq.n	8009f8c <_strtod_l+0x1ec>
 8009f9a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009f9e:	2b08      	cmp	r3, #8
 8009fa0:	f200 84c1 	bhi.w	800a926 <_strtod_l+0xb86>
 8009fa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fa6:	9005      	str	r0, [sp, #20]
 8009fa8:	2000      	movs	r0, #0
 8009faa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fac:	4606      	mov	r6, r0
 8009fae:	3a30      	subs	r2, #48	; 0x30
 8009fb0:	f100 0301 	add.w	r3, r0, #1
 8009fb4:	d014      	beq.n	8009fe0 <_strtod_l+0x240>
 8009fb6:	9905      	ldr	r1, [sp, #20]
 8009fb8:	4419      	add	r1, r3
 8009fba:	9105      	str	r1, [sp, #20]
 8009fbc:	4633      	mov	r3, r6
 8009fbe:	eb00 0c06 	add.w	ip, r0, r6
 8009fc2:	210a      	movs	r1, #10
 8009fc4:	4563      	cmp	r3, ip
 8009fc6:	d113      	bne.n	8009ff0 <_strtod_l+0x250>
 8009fc8:	1833      	adds	r3, r6, r0
 8009fca:	2b08      	cmp	r3, #8
 8009fcc:	f106 0601 	add.w	r6, r6, #1
 8009fd0:	4406      	add	r6, r0
 8009fd2:	dc1a      	bgt.n	800a00a <_strtod_l+0x26a>
 8009fd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fd6:	230a      	movs	r3, #10
 8009fd8:	fb03 2301 	mla	r3, r3, r1, r2
 8009fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009fe2:	1c51      	adds	r1, r2, #1
 8009fe4:	9115      	str	r1, [sp, #84]	; 0x54
 8009fe6:	7852      	ldrb	r2, [r2, #1]
 8009fe8:	4618      	mov	r0, r3
 8009fea:	e7c9      	b.n	8009f80 <_strtod_l+0x1e0>
 8009fec:	4658      	mov	r0, fp
 8009fee:	e7d2      	b.n	8009f96 <_strtod_l+0x1f6>
 8009ff0:	2b08      	cmp	r3, #8
 8009ff2:	f103 0301 	add.w	r3, r3, #1
 8009ff6:	dc03      	bgt.n	800a000 <_strtod_l+0x260>
 8009ff8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009ffa:	434f      	muls	r7, r1
 8009ffc:	9709      	str	r7, [sp, #36]	; 0x24
 8009ffe:	e7e1      	b.n	8009fc4 <_strtod_l+0x224>
 800a000:	2b10      	cmp	r3, #16
 800a002:	bfd8      	it	le
 800a004:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a008:	e7dc      	b.n	8009fc4 <_strtod_l+0x224>
 800a00a:	2e10      	cmp	r6, #16
 800a00c:	bfdc      	itt	le
 800a00e:	230a      	movle	r3, #10
 800a010:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a014:	e7e3      	b.n	8009fde <_strtod_l+0x23e>
 800a016:	2300      	movs	r3, #0
 800a018:	9305      	str	r3, [sp, #20]
 800a01a:	2301      	movs	r3, #1
 800a01c:	e780      	b.n	8009f20 <_strtod_l+0x180>
 800a01e:	f04f 0c00 	mov.w	ip, #0
 800a022:	1caa      	adds	r2, r5, #2
 800a024:	9215      	str	r2, [sp, #84]	; 0x54
 800a026:	78aa      	ldrb	r2, [r5, #2]
 800a028:	e788      	b.n	8009f3c <_strtod_l+0x19c>
 800a02a:	f04f 0c01 	mov.w	ip, #1
 800a02e:	e7f8      	b.n	800a022 <_strtod_l+0x282>
 800a030:	0800beb8 	.word	0x0800beb8
 800a034:	0800beb4 	.word	0x0800beb4
 800a038:	7ff00000 	.word	0x7ff00000
 800a03c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a03e:	1c51      	adds	r1, r2, #1
 800a040:	9115      	str	r1, [sp, #84]	; 0x54
 800a042:	7852      	ldrb	r2, [r2, #1]
 800a044:	2a30      	cmp	r2, #48	; 0x30
 800a046:	d0f9      	beq.n	800a03c <_strtod_l+0x29c>
 800a048:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a04c:	2908      	cmp	r1, #8
 800a04e:	f63f af7a 	bhi.w	8009f46 <_strtod_l+0x1a6>
 800a052:	3a30      	subs	r2, #48	; 0x30
 800a054:	9208      	str	r2, [sp, #32]
 800a056:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a058:	920c      	str	r2, [sp, #48]	; 0x30
 800a05a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a05c:	1c57      	adds	r7, r2, #1
 800a05e:	9715      	str	r7, [sp, #84]	; 0x54
 800a060:	7852      	ldrb	r2, [r2, #1]
 800a062:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a066:	f1be 0f09 	cmp.w	lr, #9
 800a06a:	d938      	bls.n	800a0de <_strtod_l+0x33e>
 800a06c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a06e:	1a7f      	subs	r7, r7, r1
 800a070:	2f08      	cmp	r7, #8
 800a072:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a076:	dc03      	bgt.n	800a080 <_strtod_l+0x2e0>
 800a078:	9908      	ldr	r1, [sp, #32]
 800a07a:	428f      	cmp	r7, r1
 800a07c:	bfa8      	it	ge
 800a07e:	460f      	movge	r7, r1
 800a080:	f1bc 0f00 	cmp.w	ip, #0
 800a084:	d000      	beq.n	800a088 <_strtod_l+0x2e8>
 800a086:	427f      	negs	r7, r7
 800a088:	2e00      	cmp	r6, #0
 800a08a:	d14f      	bne.n	800a12c <_strtod_l+0x38c>
 800a08c:	9904      	ldr	r1, [sp, #16]
 800a08e:	4301      	orrs	r1, r0
 800a090:	f47f aec1 	bne.w	8009e16 <_strtod_l+0x76>
 800a094:	2b00      	cmp	r3, #0
 800a096:	f47f aedb 	bne.w	8009e50 <_strtod_l+0xb0>
 800a09a:	2a69      	cmp	r2, #105	; 0x69
 800a09c:	d029      	beq.n	800a0f2 <_strtod_l+0x352>
 800a09e:	dc26      	bgt.n	800a0ee <_strtod_l+0x34e>
 800a0a0:	2a49      	cmp	r2, #73	; 0x49
 800a0a2:	d026      	beq.n	800a0f2 <_strtod_l+0x352>
 800a0a4:	2a4e      	cmp	r2, #78	; 0x4e
 800a0a6:	f47f aed3 	bne.w	8009e50 <_strtod_l+0xb0>
 800a0aa:	499b      	ldr	r1, [pc, #620]	; (800a318 <_strtod_l+0x578>)
 800a0ac:	a815      	add	r0, sp, #84	; 0x54
 800a0ae:	f001 fbdf 	bl	800b870 <__match>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	f43f aecc 	beq.w	8009e50 <_strtod_l+0xb0>
 800a0b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	2b28      	cmp	r3, #40	; 0x28
 800a0be:	d12f      	bne.n	800a120 <_strtod_l+0x380>
 800a0c0:	4996      	ldr	r1, [pc, #600]	; (800a31c <_strtod_l+0x57c>)
 800a0c2:	aa18      	add	r2, sp, #96	; 0x60
 800a0c4:	a815      	add	r0, sp, #84	; 0x54
 800a0c6:	f001 fbe7 	bl	800b898 <__hexnan>
 800a0ca:	2805      	cmp	r0, #5
 800a0cc:	d128      	bne.n	800a120 <_strtod_l+0x380>
 800a0ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a0d4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a0d8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a0dc:	e69b      	b.n	8009e16 <_strtod_l+0x76>
 800a0de:	9f08      	ldr	r7, [sp, #32]
 800a0e0:	210a      	movs	r1, #10
 800a0e2:	fb01 2107 	mla	r1, r1, r7, r2
 800a0e6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a0ea:	9208      	str	r2, [sp, #32]
 800a0ec:	e7b5      	b.n	800a05a <_strtod_l+0x2ba>
 800a0ee:	2a6e      	cmp	r2, #110	; 0x6e
 800a0f0:	e7d9      	b.n	800a0a6 <_strtod_l+0x306>
 800a0f2:	498b      	ldr	r1, [pc, #556]	; (800a320 <_strtod_l+0x580>)
 800a0f4:	a815      	add	r0, sp, #84	; 0x54
 800a0f6:	f001 fbbb 	bl	800b870 <__match>
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	f43f aea8 	beq.w	8009e50 <_strtod_l+0xb0>
 800a100:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a102:	4988      	ldr	r1, [pc, #544]	; (800a324 <_strtod_l+0x584>)
 800a104:	3b01      	subs	r3, #1
 800a106:	a815      	add	r0, sp, #84	; 0x54
 800a108:	9315      	str	r3, [sp, #84]	; 0x54
 800a10a:	f001 fbb1 	bl	800b870 <__match>
 800a10e:	b910      	cbnz	r0, 800a116 <_strtod_l+0x376>
 800a110:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a112:	3301      	adds	r3, #1
 800a114:	9315      	str	r3, [sp, #84]	; 0x54
 800a116:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a334 <_strtod_l+0x594>
 800a11a:	f04f 0800 	mov.w	r8, #0
 800a11e:	e67a      	b.n	8009e16 <_strtod_l+0x76>
 800a120:	4881      	ldr	r0, [pc, #516]	; (800a328 <_strtod_l+0x588>)
 800a122:	f001 f8c1 	bl	800b2a8 <nan>
 800a126:	ec59 8b10 	vmov	r8, r9, d0
 800a12a:	e674      	b.n	8009e16 <_strtod_l+0x76>
 800a12c:	9b05      	ldr	r3, [sp, #20]
 800a12e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a130:	1afb      	subs	r3, r7, r3
 800a132:	f1bb 0f00 	cmp.w	fp, #0
 800a136:	bf08      	it	eq
 800a138:	46b3      	moveq	fp, r6
 800a13a:	2e10      	cmp	r6, #16
 800a13c:	9308      	str	r3, [sp, #32]
 800a13e:	4635      	mov	r5, r6
 800a140:	bfa8      	it	ge
 800a142:	2510      	movge	r5, #16
 800a144:	f7f6 f9e6 	bl	8000514 <__aeabi_ui2d>
 800a148:	2e09      	cmp	r6, #9
 800a14a:	4680      	mov	r8, r0
 800a14c:	4689      	mov	r9, r1
 800a14e:	dd13      	ble.n	800a178 <_strtod_l+0x3d8>
 800a150:	4b76      	ldr	r3, [pc, #472]	; (800a32c <_strtod_l+0x58c>)
 800a152:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a156:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a15a:	f7f6 fa55 	bl	8000608 <__aeabi_dmul>
 800a15e:	4680      	mov	r8, r0
 800a160:	4650      	mov	r0, sl
 800a162:	4689      	mov	r9, r1
 800a164:	f7f6 f9d6 	bl	8000514 <__aeabi_ui2d>
 800a168:	4602      	mov	r2, r0
 800a16a:	460b      	mov	r3, r1
 800a16c:	4640      	mov	r0, r8
 800a16e:	4649      	mov	r1, r9
 800a170:	f7f6 f894 	bl	800029c <__adddf3>
 800a174:	4680      	mov	r8, r0
 800a176:	4689      	mov	r9, r1
 800a178:	2e0f      	cmp	r6, #15
 800a17a:	dc38      	bgt.n	800a1ee <_strtod_l+0x44e>
 800a17c:	9b08      	ldr	r3, [sp, #32]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f43f ae49 	beq.w	8009e16 <_strtod_l+0x76>
 800a184:	dd24      	ble.n	800a1d0 <_strtod_l+0x430>
 800a186:	2b16      	cmp	r3, #22
 800a188:	dc0b      	bgt.n	800a1a2 <_strtod_l+0x402>
 800a18a:	4968      	ldr	r1, [pc, #416]	; (800a32c <_strtod_l+0x58c>)
 800a18c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a190:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a194:	4642      	mov	r2, r8
 800a196:	464b      	mov	r3, r9
 800a198:	f7f6 fa36 	bl	8000608 <__aeabi_dmul>
 800a19c:	4680      	mov	r8, r0
 800a19e:	4689      	mov	r9, r1
 800a1a0:	e639      	b.n	8009e16 <_strtod_l+0x76>
 800a1a2:	9a08      	ldr	r2, [sp, #32]
 800a1a4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	db20      	blt.n	800a1ee <_strtod_l+0x44e>
 800a1ac:	4c5f      	ldr	r4, [pc, #380]	; (800a32c <_strtod_l+0x58c>)
 800a1ae:	f1c6 060f 	rsb	r6, r6, #15
 800a1b2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a1b6:	4642      	mov	r2, r8
 800a1b8:	464b      	mov	r3, r9
 800a1ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1be:	f7f6 fa23 	bl	8000608 <__aeabi_dmul>
 800a1c2:	9b08      	ldr	r3, [sp, #32]
 800a1c4:	1b9e      	subs	r6, r3, r6
 800a1c6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a1ca:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a1ce:	e7e3      	b.n	800a198 <_strtod_l+0x3f8>
 800a1d0:	9b08      	ldr	r3, [sp, #32]
 800a1d2:	3316      	adds	r3, #22
 800a1d4:	db0b      	blt.n	800a1ee <_strtod_l+0x44e>
 800a1d6:	9b05      	ldr	r3, [sp, #20]
 800a1d8:	1bdf      	subs	r7, r3, r7
 800a1da:	4b54      	ldr	r3, [pc, #336]	; (800a32c <_strtod_l+0x58c>)
 800a1dc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a1e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1e4:	4640      	mov	r0, r8
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	f7f6 fb38 	bl	800085c <__aeabi_ddiv>
 800a1ec:	e7d6      	b.n	800a19c <_strtod_l+0x3fc>
 800a1ee:	9b08      	ldr	r3, [sp, #32]
 800a1f0:	1b75      	subs	r5, r6, r5
 800a1f2:	441d      	add	r5, r3
 800a1f4:	2d00      	cmp	r5, #0
 800a1f6:	dd70      	ble.n	800a2da <_strtod_l+0x53a>
 800a1f8:	f015 030f 	ands.w	r3, r5, #15
 800a1fc:	d00a      	beq.n	800a214 <_strtod_l+0x474>
 800a1fe:	494b      	ldr	r1, [pc, #300]	; (800a32c <_strtod_l+0x58c>)
 800a200:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a204:	4642      	mov	r2, r8
 800a206:	464b      	mov	r3, r9
 800a208:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a20c:	f7f6 f9fc 	bl	8000608 <__aeabi_dmul>
 800a210:	4680      	mov	r8, r0
 800a212:	4689      	mov	r9, r1
 800a214:	f035 050f 	bics.w	r5, r5, #15
 800a218:	d04d      	beq.n	800a2b6 <_strtod_l+0x516>
 800a21a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a21e:	dd22      	ble.n	800a266 <_strtod_l+0x4c6>
 800a220:	2500      	movs	r5, #0
 800a222:	46ab      	mov	fp, r5
 800a224:	9509      	str	r5, [sp, #36]	; 0x24
 800a226:	9505      	str	r5, [sp, #20]
 800a228:	2322      	movs	r3, #34	; 0x22
 800a22a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a334 <_strtod_l+0x594>
 800a22e:	6023      	str	r3, [r4, #0]
 800a230:	f04f 0800 	mov.w	r8, #0
 800a234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a236:	2b00      	cmp	r3, #0
 800a238:	f43f aded 	beq.w	8009e16 <_strtod_l+0x76>
 800a23c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a23e:	4620      	mov	r0, r4
 800a240:	f7ff f924 	bl	800948c <_Bfree>
 800a244:	9905      	ldr	r1, [sp, #20]
 800a246:	4620      	mov	r0, r4
 800a248:	f7ff f920 	bl	800948c <_Bfree>
 800a24c:	4659      	mov	r1, fp
 800a24e:	4620      	mov	r0, r4
 800a250:	f7ff f91c 	bl	800948c <_Bfree>
 800a254:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a256:	4620      	mov	r0, r4
 800a258:	f7ff f918 	bl	800948c <_Bfree>
 800a25c:	4629      	mov	r1, r5
 800a25e:	4620      	mov	r0, r4
 800a260:	f7ff f914 	bl	800948c <_Bfree>
 800a264:	e5d7      	b.n	8009e16 <_strtod_l+0x76>
 800a266:	4b32      	ldr	r3, [pc, #200]	; (800a330 <_strtod_l+0x590>)
 800a268:	9304      	str	r3, [sp, #16]
 800a26a:	2300      	movs	r3, #0
 800a26c:	112d      	asrs	r5, r5, #4
 800a26e:	4640      	mov	r0, r8
 800a270:	4649      	mov	r1, r9
 800a272:	469a      	mov	sl, r3
 800a274:	2d01      	cmp	r5, #1
 800a276:	dc21      	bgt.n	800a2bc <_strtod_l+0x51c>
 800a278:	b10b      	cbz	r3, 800a27e <_strtod_l+0x4de>
 800a27a:	4680      	mov	r8, r0
 800a27c:	4689      	mov	r9, r1
 800a27e:	492c      	ldr	r1, [pc, #176]	; (800a330 <_strtod_l+0x590>)
 800a280:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a284:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a288:	4642      	mov	r2, r8
 800a28a:	464b      	mov	r3, r9
 800a28c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a290:	f7f6 f9ba 	bl	8000608 <__aeabi_dmul>
 800a294:	4b27      	ldr	r3, [pc, #156]	; (800a334 <_strtod_l+0x594>)
 800a296:	460a      	mov	r2, r1
 800a298:	400b      	ands	r3, r1
 800a29a:	4927      	ldr	r1, [pc, #156]	; (800a338 <_strtod_l+0x598>)
 800a29c:	428b      	cmp	r3, r1
 800a29e:	4680      	mov	r8, r0
 800a2a0:	d8be      	bhi.n	800a220 <_strtod_l+0x480>
 800a2a2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a2a6:	428b      	cmp	r3, r1
 800a2a8:	bf86      	itte	hi
 800a2aa:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a33c <_strtod_l+0x59c>
 800a2ae:	f04f 38ff 	movhi.w	r8, #4294967295
 800a2b2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	9304      	str	r3, [sp, #16]
 800a2ba:	e07b      	b.n	800a3b4 <_strtod_l+0x614>
 800a2bc:	07ea      	lsls	r2, r5, #31
 800a2be:	d505      	bpl.n	800a2cc <_strtod_l+0x52c>
 800a2c0:	9b04      	ldr	r3, [sp, #16]
 800a2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c6:	f7f6 f99f 	bl	8000608 <__aeabi_dmul>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	9a04      	ldr	r2, [sp, #16]
 800a2ce:	3208      	adds	r2, #8
 800a2d0:	f10a 0a01 	add.w	sl, sl, #1
 800a2d4:	106d      	asrs	r5, r5, #1
 800a2d6:	9204      	str	r2, [sp, #16]
 800a2d8:	e7cc      	b.n	800a274 <_strtod_l+0x4d4>
 800a2da:	d0ec      	beq.n	800a2b6 <_strtod_l+0x516>
 800a2dc:	426d      	negs	r5, r5
 800a2de:	f015 020f 	ands.w	r2, r5, #15
 800a2e2:	d00a      	beq.n	800a2fa <_strtod_l+0x55a>
 800a2e4:	4b11      	ldr	r3, [pc, #68]	; (800a32c <_strtod_l+0x58c>)
 800a2e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	4649      	mov	r1, r9
 800a2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f2:	f7f6 fab3 	bl	800085c <__aeabi_ddiv>
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4689      	mov	r9, r1
 800a2fa:	112d      	asrs	r5, r5, #4
 800a2fc:	d0db      	beq.n	800a2b6 <_strtod_l+0x516>
 800a2fe:	2d1f      	cmp	r5, #31
 800a300:	dd1e      	ble.n	800a340 <_strtod_l+0x5a0>
 800a302:	2500      	movs	r5, #0
 800a304:	46ab      	mov	fp, r5
 800a306:	9509      	str	r5, [sp, #36]	; 0x24
 800a308:	9505      	str	r5, [sp, #20]
 800a30a:	2322      	movs	r3, #34	; 0x22
 800a30c:	f04f 0800 	mov.w	r8, #0
 800a310:	f04f 0900 	mov.w	r9, #0
 800a314:	6023      	str	r3, [r4, #0]
 800a316:	e78d      	b.n	800a234 <_strtod_l+0x494>
 800a318:	0800bca5 	.word	0x0800bca5
 800a31c:	0800becc 	.word	0x0800becc
 800a320:	0800bc9d 	.word	0x0800bc9d
 800a324:	0800bcd4 	.word	0x0800bcd4
 800a328:	0800c05d 	.word	0x0800c05d
 800a32c:	0800bde0 	.word	0x0800bde0
 800a330:	0800bdb8 	.word	0x0800bdb8
 800a334:	7ff00000 	.word	0x7ff00000
 800a338:	7ca00000 	.word	0x7ca00000
 800a33c:	7fefffff 	.word	0x7fefffff
 800a340:	f015 0310 	ands.w	r3, r5, #16
 800a344:	bf18      	it	ne
 800a346:	236a      	movne	r3, #106	; 0x6a
 800a348:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800a6ec <_strtod_l+0x94c>
 800a34c:	9304      	str	r3, [sp, #16]
 800a34e:	4640      	mov	r0, r8
 800a350:	4649      	mov	r1, r9
 800a352:	2300      	movs	r3, #0
 800a354:	07ea      	lsls	r2, r5, #31
 800a356:	d504      	bpl.n	800a362 <_strtod_l+0x5c2>
 800a358:	e9da 2300 	ldrd	r2, r3, [sl]
 800a35c:	f7f6 f954 	bl	8000608 <__aeabi_dmul>
 800a360:	2301      	movs	r3, #1
 800a362:	106d      	asrs	r5, r5, #1
 800a364:	f10a 0a08 	add.w	sl, sl, #8
 800a368:	d1f4      	bne.n	800a354 <_strtod_l+0x5b4>
 800a36a:	b10b      	cbz	r3, 800a370 <_strtod_l+0x5d0>
 800a36c:	4680      	mov	r8, r0
 800a36e:	4689      	mov	r9, r1
 800a370:	9b04      	ldr	r3, [sp, #16]
 800a372:	b1bb      	cbz	r3, 800a3a4 <_strtod_l+0x604>
 800a374:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a378:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	4649      	mov	r1, r9
 800a380:	dd10      	ble.n	800a3a4 <_strtod_l+0x604>
 800a382:	2b1f      	cmp	r3, #31
 800a384:	f340 811e 	ble.w	800a5c4 <_strtod_l+0x824>
 800a388:	2b34      	cmp	r3, #52	; 0x34
 800a38a:	bfde      	ittt	le
 800a38c:	f04f 33ff 	movle.w	r3, #4294967295
 800a390:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a394:	4093      	lslle	r3, r2
 800a396:	f04f 0800 	mov.w	r8, #0
 800a39a:	bfcc      	ite	gt
 800a39c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a3a0:	ea03 0901 	andle.w	r9, r3, r1
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	4649      	mov	r1, r9
 800a3ac:	f7f6 fb94 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d1a6      	bne.n	800a302 <_strtod_l+0x562>
 800a3b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b6:	9300      	str	r3, [sp, #0]
 800a3b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3ba:	4633      	mov	r3, r6
 800a3bc:	465a      	mov	r2, fp
 800a3be:	4620      	mov	r0, r4
 800a3c0:	f7ff f8cc 	bl	800955c <__s2b>
 800a3c4:	9009      	str	r0, [sp, #36]	; 0x24
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	f43f af2a 	beq.w	800a220 <_strtod_l+0x480>
 800a3cc:	9a08      	ldr	r2, [sp, #32]
 800a3ce:	9b05      	ldr	r3, [sp, #20]
 800a3d0:	2a00      	cmp	r2, #0
 800a3d2:	eba3 0307 	sub.w	r3, r3, r7
 800a3d6:	bfa8      	it	ge
 800a3d8:	2300      	movge	r3, #0
 800a3da:	930c      	str	r3, [sp, #48]	; 0x30
 800a3dc:	2500      	movs	r5, #0
 800a3de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a3e2:	9312      	str	r3, [sp, #72]	; 0x48
 800a3e4:	46ab      	mov	fp, r5
 800a3e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	6859      	ldr	r1, [r3, #4]
 800a3ec:	f7ff f80e 	bl	800940c <_Balloc>
 800a3f0:	9005      	str	r0, [sp, #20]
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	f43f af18 	beq.w	800a228 <_strtod_l+0x488>
 800a3f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3fa:	691a      	ldr	r2, [r3, #16]
 800a3fc:	3202      	adds	r2, #2
 800a3fe:	f103 010c 	add.w	r1, r3, #12
 800a402:	0092      	lsls	r2, r2, #2
 800a404:	300c      	adds	r0, #12
 800a406:	f7fe f872 	bl	80084ee <memcpy>
 800a40a:	ec49 8b10 	vmov	d0, r8, r9
 800a40e:	aa18      	add	r2, sp, #96	; 0x60
 800a410:	a917      	add	r1, sp, #92	; 0x5c
 800a412:	4620      	mov	r0, r4
 800a414:	f7ff fbd6 	bl	8009bc4 <__d2b>
 800a418:	ec49 8b18 	vmov	d8, r8, r9
 800a41c:	9016      	str	r0, [sp, #88]	; 0x58
 800a41e:	2800      	cmp	r0, #0
 800a420:	f43f af02 	beq.w	800a228 <_strtod_l+0x488>
 800a424:	2101      	movs	r1, #1
 800a426:	4620      	mov	r0, r4
 800a428:	f7ff f930 	bl	800968c <__i2b>
 800a42c:	4683      	mov	fp, r0
 800a42e:	2800      	cmp	r0, #0
 800a430:	f43f aefa 	beq.w	800a228 <_strtod_l+0x488>
 800a434:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a436:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a438:	2e00      	cmp	r6, #0
 800a43a:	bfab      	itete	ge
 800a43c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800a43e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800a440:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a442:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800a446:	bfac      	ite	ge
 800a448:	eb06 0a03 	addge.w	sl, r6, r3
 800a44c:	1b9f      	sublt	r7, r3, r6
 800a44e:	9b04      	ldr	r3, [sp, #16]
 800a450:	1af6      	subs	r6, r6, r3
 800a452:	4416      	add	r6, r2
 800a454:	4ba0      	ldr	r3, [pc, #640]	; (800a6d8 <_strtod_l+0x938>)
 800a456:	3e01      	subs	r6, #1
 800a458:	429e      	cmp	r6, r3
 800a45a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a45e:	f280 80c4 	bge.w	800a5ea <_strtod_l+0x84a>
 800a462:	1b9b      	subs	r3, r3, r6
 800a464:	2b1f      	cmp	r3, #31
 800a466:	eba2 0203 	sub.w	r2, r2, r3
 800a46a:	f04f 0101 	mov.w	r1, #1
 800a46e:	f300 80b0 	bgt.w	800a5d2 <_strtod_l+0x832>
 800a472:	fa01 f303 	lsl.w	r3, r1, r3
 800a476:	930e      	str	r3, [sp, #56]	; 0x38
 800a478:	2300      	movs	r3, #0
 800a47a:	930d      	str	r3, [sp, #52]	; 0x34
 800a47c:	eb0a 0602 	add.w	r6, sl, r2
 800a480:	9b04      	ldr	r3, [sp, #16]
 800a482:	45b2      	cmp	sl, r6
 800a484:	4417      	add	r7, r2
 800a486:	441f      	add	r7, r3
 800a488:	4653      	mov	r3, sl
 800a48a:	bfa8      	it	ge
 800a48c:	4633      	movge	r3, r6
 800a48e:	42bb      	cmp	r3, r7
 800a490:	bfa8      	it	ge
 800a492:	463b      	movge	r3, r7
 800a494:	2b00      	cmp	r3, #0
 800a496:	bfc2      	ittt	gt
 800a498:	1af6      	subgt	r6, r6, r3
 800a49a:	1aff      	subgt	r7, r7, r3
 800a49c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a4a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	dd17      	ble.n	800a4d6 <_strtod_l+0x736>
 800a4a6:	4659      	mov	r1, fp
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	f7ff f9ae 	bl	800980c <__pow5mult>
 800a4b0:	4683      	mov	fp, r0
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	f43f aeb8 	beq.w	800a228 <_strtod_l+0x488>
 800a4b8:	4601      	mov	r1, r0
 800a4ba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a4bc:	4620      	mov	r0, r4
 800a4be:	f7ff f8fb 	bl	80096b8 <__multiply>
 800a4c2:	900b      	str	r0, [sp, #44]	; 0x2c
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	f43f aeaf 	beq.w	800a228 <_strtod_l+0x488>
 800a4ca:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	f7fe ffdd 	bl	800948c <_Bfree>
 800a4d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4d4:	9316      	str	r3, [sp, #88]	; 0x58
 800a4d6:	2e00      	cmp	r6, #0
 800a4d8:	f300 808c 	bgt.w	800a5f4 <_strtod_l+0x854>
 800a4dc:	9b08      	ldr	r3, [sp, #32]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	dd08      	ble.n	800a4f4 <_strtod_l+0x754>
 800a4e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a4e4:	9905      	ldr	r1, [sp, #20]
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	f7ff f990 	bl	800980c <__pow5mult>
 800a4ec:	9005      	str	r0, [sp, #20]
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	f43f ae9a 	beq.w	800a228 <_strtod_l+0x488>
 800a4f4:	2f00      	cmp	r7, #0
 800a4f6:	dd08      	ble.n	800a50a <_strtod_l+0x76a>
 800a4f8:	9905      	ldr	r1, [sp, #20]
 800a4fa:	463a      	mov	r2, r7
 800a4fc:	4620      	mov	r0, r4
 800a4fe:	f7ff f9df 	bl	80098c0 <__lshift>
 800a502:	9005      	str	r0, [sp, #20]
 800a504:	2800      	cmp	r0, #0
 800a506:	f43f ae8f 	beq.w	800a228 <_strtod_l+0x488>
 800a50a:	f1ba 0f00 	cmp.w	sl, #0
 800a50e:	dd08      	ble.n	800a522 <_strtod_l+0x782>
 800a510:	4659      	mov	r1, fp
 800a512:	4652      	mov	r2, sl
 800a514:	4620      	mov	r0, r4
 800a516:	f7ff f9d3 	bl	80098c0 <__lshift>
 800a51a:	4683      	mov	fp, r0
 800a51c:	2800      	cmp	r0, #0
 800a51e:	f43f ae83 	beq.w	800a228 <_strtod_l+0x488>
 800a522:	9a05      	ldr	r2, [sp, #20]
 800a524:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a526:	4620      	mov	r0, r4
 800a528:	f7ff fa52 	bl	80099d0 <__mdiff>
 800a52c:	4605      	mov	r5, r0
 800a52e:	2800      	cmp	r0, #0
 800a530:	f43f ae7a 	beq.w	800a228 <_strtod_l+0x488>
 800a534:	68c3      	ldr	r3, [r0, #12]
 800a536:	930b      	str	r3, [sp, #44]	; 0x2c
 800a538:	2300      	movs	r3, #0
 800a53a:	60c3      	str	r3, [r0, #12]
 800a53c:	4659      	mov	r1, fp
 800a53e:	f7ff fa2b 	bl	8009998 <__mcmp>
 800a542:	2800      	cmp	r0, #0
 800a544:	da60      	bge.n	800a608 <_strtod_l+0x868>
 800a546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a548:	ea53 0308 	orrs.w	r3, r3, r8
 800a54c:	f040 8084 	bne.w	800a658 <_strtod_l+0x8b8>
 800a550:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a554:	2b00      	cmp	r3, #0
 800a556:	d17f      	bne.n	800a658 <_strtod_l+0x8b8>
 800a558:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a55c:	0d1b      	lsrs	r3, r3, #20
 800a55e:	051b      	lsls	r3, r3, #20
 800a560:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a564:	d978      	bls.n	800a658 <_strtod_l+0x8b8>
 800a566:	696b      	ldr	r3, [r5, #20]
 800a568:	b913      	cbnz	r3, 800a570 <_strtod_l+0x7d0>
 800a56a:	692b      	ldr	r3, [r5, #16]
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	dd73      	ble.n	800a658 <_strtod_l+0x8b8>
 800a570:	4629      	mov	r1, r5
 800a572:	2201      	movs	r2, #1
 800a574:	4620      	mov	r0, r4
 800a576:	f7ff f9a3 	bl	80098c0 <__lshift>
 800a57a:	4659      	mov	r1, fp
 800a57c:	4605      	mov	r5, r0
 800a57e:	f7ff fa0b 	bl	8009998 <__mcmp>
 800a582:	2800      	cmp	r0, #0
 800a584:	dd68      	ble.n	800a658 <_strtod_l+0x8b8>
 800a586:	9904      	ldr	r1, [sp, #16]
 800a588:	4a54      	ldr	r2, [pc, #336]	; (800a6dc <_strtod_l+0x93c>)
 800a58a:	464b      	mov	r3, r9
 800a58c:	2900      	cmp	r1, #0
 800a58e:	f000 8084 	beq.w	800a69a <_strtod_l+0x8fa>
 800a592:	ea02 0109 	and.w	r1, r2, r9
 800a596:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a59a:	dc7e      	bgt.n	800a69a <_strtod_l+0x8fa>
 800a59c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a5a0:	f77f aeb3 	ble.w	800a30a <_strtod_l+0x56a>
 800a5a4:	4b4e      	ldr	r3, [pc, #312]	; (800a6e0 <_strtod_l+0x940>)
 800a5a6:	4640      	mov	r0, r8
 800a5a8:	4649      	mov	r1, r9
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f7f6 f82c 	bl	8000608 <__aeabi_dmul>
 800a5b0:	4b4a      	ldr	r3, [pc, #296]	; (800a6dc <_strtod_l+0x93c>)
 800a5b2:	400b      	ands	r3, r1
 800a5b4:	4680      	mov	r8, r0
 800a5b6:	4689      	mov	r9, r1
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f47f ae3f 	bne.w	800a23c <_strtod_l+0x49c>
 800a5be:	2322      	movs	r3, #34	; 0x22
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	e63b      	b.n	800a23c <_strtod_l+0x49c>
 800a5c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a5c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a5cc:	ea03 0808 	and.w	r8, r3, r8
 800a5d0:	e6e8      	b.n	800a3a4 <_strtod_l+0x604>
 800a5d2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a5d6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a5da:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a5de:	36e2      	adds	r6, #226	; 0xe2
 800a5e0:	fa01 f306 	lsl.w	r3, r1, r6
 800a5e4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a5e8:	e748      	b.n	800a47c <_strtod_l+0x6dc>
 800a5ea:	2100      	movs	r1, #0
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a5f2:	e743      	b.n	800a47c <_strtod_l+0x6dc>
 800a5f4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a5f6:	4632      	mov	r2, r6
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f7ff f961 	bl	80098c0 <__lshift>
 800a5fe:	9016      	str	r0, [sp, #88]	; 0x58
 800a600:	2800      	cmp	r0, #0
 800a602:	f47f af6b 	bne.w	800a4dc <_strtod_l+0x73c>
 800a606:	e60f      	b.n	800a228 <_strtod_l+0x488>
 800a608:	46ca      	mov	sl, r9
 800a60a:	d171      	bne.n	800a6f0 <_strtod_l+0x950>
 800a60c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a60e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a612:	b352      	cbz	r2, 800a66a <_strtod_l+0x8ca>
 800a614:	4a33      	ldr	r2, [pc, #204]	; (800a6e4 <_strtod_l+0x944>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d12a      	bne.n	800a670 <_strtod_l+0x8d0>
 800a61a:	9b04      	ldr	r3, [sp, #16]
 800a61c:	4641      	mov	r1, r8
 800a61e:	b1fb      	cbz	r3, 800a660 <_strtod_l+0x8c0>
 800a620:	4b2e      	ldr	r3, [pc, #184]	; (800a6dc <_strtod_l+0x93c>)
 800a622:	ea09 0303 	and.w	r3, r9, r3
 800a626:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a62a:	f04f 32ff 	mov.w	r2, #4294967295
 800a62e:	d81a      	bhi.n	800a666 <_strtod_l+0x8c6>
 800a630:	0d1b      	lsrs	r3, r3, #20
 800a632:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a636:	fa02 f303 	lsl.w	r3, r2, r3
 800a63a:	4299      	cmp	r1, r3
 800a63c:	d118      	bne.n	800a670 <_strtod_l+0x8d0>
 800a63e:	4b2a      	ldr	r3, [pc, #168]	; (800a6e8 <_strtod_l+0x948>)
 800a640:	459a      	cmp	sl, r3
 800a642:	d102      	bne.n	800a64a <_strtod_l+0x8aa>
 800a644:	3101      	adds	r1, #1
 800a646:	f43f adef 	beq.w	800a228 <_strtod_l+0x488>
 800a64a:	4b24      	ldr	r3, [pc, #144]	; (800a6dc <_strtod_l+0x93c>)
 800a64c:	ea0a 0303 	and.w	r3, sl, r3
 800a650:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a654:	f04f 0800 	mov.w	r8, #0
 800a658:	9b04      	ldr	r3, [sp, #16]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d1a2      	bne.n	800a5a4 <_strtod_l+0x804>
 800a65e:	e5ed      	b.n	800a23c <_strtod_l+0x49c>
 800a660:	f04f 33ff 	mov.w	r3, #4294967295
 800a664:	e7e9      	b.n	800a63a <_strtod_l+0x89a>
 800a666:	4613      	mov	r3, r2
 800a668:	e7e7      	b.n	800a63a <_strtod_l+0x89a>
 800a66a:	ea53 0308 	orrs.w	r3, r3, r8
 800a66e:	d08a      	beq.n	800a586 <_strtod_l+0x7e6>
 800a670:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a672:	b1e3      	cbz	r3, 800a6ae <_strtod_l+0x90e>
 800a674:	ea13 0f0a 	tst.w	r3, sl
 800a678:	d0ee      	beq.n	800a658 <_strtod_l+0x8b8>
 800a67a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a67c:	9a04      	ldr	r2, [sp, #16]
 800a67e:	4640      	mov	r0, r8
 800a680:	4649      	mov	r1, r9
 800a682:	b1c3      	cbz	r3, 800a6b6 <_strtod_l+0x916>
 800a684:	f7ff fb6f 	bl	8009d66 <sulp>
 800a688:	4602      	mov	r2, r0
 800a68a:	460b      	mov	r3, r1
 800a68c:	ec51 0b18 	vmov	r0, r1, d8
 800a690:	f7f5 fe04 	bl	800029c <__adddf3>
 800a694:	4680      	mov	r8, r0
 800a696:	4689      	mov	r9, r1
 800a698:	e7de      	b.n	800a658 <_strtod_l+0x8b8>
 800a69a:	4013      	ands	r3, r2
 800a69c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a6a0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a6a4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a6a8:	f04f 38ff 	mov.w	r8, #4294967295
 800a6ac:	e7d4      	b.n	800a658 <_strtod_l+0x8b8>
 800a6ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6b0:	ea13 0f08 	tst.w	r3, r8
 800a6b4:	e7e0      	b.n	800a678 <_strtod_l+0x8d8>
 800a6b6:	f7ff fb56 	bl	8009d66 <sulp>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	460b      	mov	r3, r1
 800a6be:	ec51 0b18 	vmov	r0, r1, d8
 800a6c2:	f7f5 fde9 	bl	8000298 <__aeabi_dsub>
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	4680      	mov	r8, r0
 800a6cc:	4689      	mov	r9, r1
 800a6ce:	f7f6 fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d0c0      	beq.n	800a658 <_strtod_l+0x8b8>
 800a6d6:	e618      	b.n	800a30a <_strtod_l+0x56a>
 800a6d8:	fffffc02 	.word	0xfffffc02
 800a6dc:	7ff00000 	.word	0x7ff00000
 800a6e0:	39500000 	.word	0x39500000
 800a6e4:	000fffff 	.word	0x000fffff
 800a6e8:	7fefffff 	.word	0x7fefffff
 800a6ec:	0800bee0 	.word	0x0800bee0
 800a6f0:	4659      	mov	r1, fp
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	f7ff fac0 	bl	8009c78 <__ratio>
 800a6f8:	ec57 6b10 	vmov	r6, r7, d0
 800a6fc:	ee10 0a10 	vmov	r0, s0
 800a700:	2200      	movs	r2, #0
 800a702:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a706:	4639      	mov	r1, r7
 800a708:	f7f6 f9fa 	bl	8000b00 <__aeabi_dcmple>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	d071      	beq.n	800a7f4 <_strtod_l+0xa54>
 800a710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a712:	2b00      	cmp	r3, #0
 800a714:	d17c      	bne.n	800a810 <_strtod_l+0xa70>
 800a716:	f1b8 0f00 	cmp.w	r8, #0
 800a71a:	d15a      	bne.n	800a7d2 <_strtod_l+0xa32>
 800a71c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a720:	2b00      	cmp	r3, #0
 800a722:	d15d      	bne.n	800a7e0 <_strtod_l+0xa40>
 800a724:	4b90      	ldr	r3, [pc, #576]	; (800a968 <_strtod_l+0xbc8>)
 800a726:	2200      	movs	r2, #0
 800a728:	4630      	mov	r0, r6
 800a72a:	4639      	mov	r1, r7
 800a72c:	f7f6 f9de 	bl	8000aec <__aeabi_dcmplt>
 800a730:	2800      	cmp	r0, #0
 800a732:	d15c      	bne.n	800a7ee <_strtod_l+0xa4e>
 800a734:	4630      	mov	r0, r6
 800a736:	4639      	mov	r1, r7
 800a738:	4b8c      	ldr	r3, [pc, #560]	; (800a96c <_strtod_l+0xbcc>)
 800a73a:	2200      	movs	r2, #0
 800a73c:	f7f5 ff64 	bl	8000608 <__aeabi_dmul>
 800a740:	4606      	mov	r6, r0
 800a742:	460f      	mov	r7, r1
 800a744:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a748:	9606      	str	r6, [sp, #24]
 800a74a:	9307      	str	r3, [sp, #28]
 800a74c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a750:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a754:	4b86      	ldr	r3, [pc, #536]	; (800a970 <_strtod_l+0xbd0>)
 800a756:	ea0a 0303 	and.w	r3, sl, r3
 800a75a:	930d      	str	r3, [sp, #52]	; 0x34
 800a75c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a75e:	4b85      	ldr	r3, [pc, #532]	; (800a974 <_strtod_l+0xbd4>)
 800a760:	429a      	cmp	r2, r3
 800a762:	f040 8090 	bne.w	800a886 <_strtod_l+0xae6>
 800a766:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800a76a:	ec49 8b10 	vmov	d0, r8, r9
 800a76e:	f7ff f9b9 	bl	8009ae4 <__ulp>
 800a772:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a776:	ec51 0b10 	vmov	r0, r1, d0
 800a77a:	f7f5 ff45 	bl	8000608 <__aeabi_dmul>
 800a77e:	4642      	mov	r2, r8
 800a780:	464b      	mov	r3, r9
 800a782:	f7f5 fd8b 	bl	800029c <__adddf3>
 800a786:	460b      	mov	r3, r1
 800a788:	4979      	ldr	r1, [pc, #484]	; (800a970 <_strtod_l+0xbd0>)
 800a78a:	4a7b      	ldr	r2, [pc, #492]	; (800a978 <_strtod_l+0xbd8>)
 800a78c:	4019      	ands	r1, r3
 800a78e:	4291      	cmp	r1, r2
 800a790:	4680      	mov	r8, r0
 800a792:	d944      	bls.n	800a81e <_strtod_l+0xa7e>
 800a794:	ee18 2a90 	vmov	r2, s17
 800a798:	4b78      	ldr	r3, [pc, #480]	; (800a97c <_strtod_l+0xbdc>)
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d104      	bne.n	800a7a8 <_strtod_l+0xa08>
 800a79e:	ee18 3a10 	vmov	r3, s16
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	f43f ad40 	beq.w	800a228 <_strtod_l+0x488>
 800a7a8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800a97c <_strtod_l+0xbdc>
 800a7ac:	f04f 38ff 	mov.w	r8, #4294967295
 800a7b0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f7fe fe6a 	bl	800948c <_Bfree>
 800a7b8:	9905      	ldr	r1, [sp, #20]
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f7fe fe66 	bl	800948c <_Bfree>
 800a7c0:	4659      	mov	r1, fp
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	f7fe fe62 	bl	800948c <_Bfree>
 800a7c8:	4629      	mov	r1, r5
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f7fe fe5e 	bl	800948c <_Bfree>
 800a7d0:	e609      	b.n	800a3e6 <_strtod_l+0x646>
 800a7d2:	f1b8 0f01 	cmp.w	r8, #1
 800a7d6:	d103      	bne.n	800a7e0 <_strtod_l+0xa40>
 800a7d8:	f1b9 0f00 	cmp.w	r9, #0
 800a7dc:	f43f ad95 	beq.w	800a30a <_strtod_l+0x56a>
 800a7e0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800a938 <_strtod_l+0xb98>
 800a7e4:	4f60      	ldr	r7, [pc, #384]	; (800a968 <_strtod_l+0xbc8>)
 800a7e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a7ea:	2600      	movs	r6, #0
 800a7ec:	e7ae      	b.n	800a74c <_strtod_l+0x9ac>
 800a7ee:	4f5f      	ldr	r7, [pc, #380]	; (800a96c <_strtod_l+0xbcc>)
 800a7f0:	2600      	movs	r6, #0
 800a7f2:	e7a7      	b.n	800a744 <_strtod_l+0x9a4>
 800a7f4:	4b5d      	ldr	r3, [pc, #372]	; (800a96c <_strtod_l+0xbcc>)
 800a7f6:	4630      	mov	r0, r6
 800a7f8:	4639      	mov	r1, r7
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f7f5 ff04 	bl	8000608 <__aeabi_dmul>
 800a800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a802:	4606      	mov	r6, r0
 800a804:	460f      	mov	r7, r1
 800a806:	2b00      	cmp	r3, #0
 800a808:	d09c      	beq.n	800a744 <_strtod_l+0x9a4>
 800a80a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a80e:	e79d      	b.n	800a74c <_strtod_l+0x9ac>
 800a810:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800a940 <_strtod_l+0xba0>
 800a814:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a818:	ec57 6b17 	vmov	r6, r7, d7
 800a81c:	e796      	b.n	800a74c <_strtod_l+0x9ac>
 800a81e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a822:	9b04      	ldr	r3, [sp, #16]
 800a824:	46ca      	mov	sl, r9
 800a826:	2b00      	cmp	r3, #0
 800a828:	d1c2      	bne.n	800a7b0 <_strtod_l+0xa10>
 800a82a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a82e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a830:	0d1b      	lsrs	r3, r3, #20
 800a832:	051b      	lsls	r3, r3, #20
 800a834:	429a      	cmp	r2, r3
 800a836:	d1bb      	bne.n	800a7b0 <_strtod_l+0xa10>
 800a838:	4630      	mov	r0, r6
 800a83a:	4639      	mov	r1, r7
 800a83c:	f7f6 fa44 	bl	8000cc8 <__aeabi_d2lz>
 800a840:	f7f5 feb4 	bl	80005ac <__aeabi_l2d>
 800a844:	4602      	mov	r2, r0
 800a846:	460b      	mov	r3, r1
 800a848:	4630      	mov	r0, r6
 800a84a:	4639      	mov	r1, r7
 800a84c:	f7f5 fd24 	bl	8000298 <__aeabi_dsub>
 800a850:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a852:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a856:	ea43 0308 	orr.w	r3, r3, r8
 800a85a:	4313      	orrs	r3, r2
 800a85c:	4606      	mov	r6, r0
 800a85e:	460f      	mov	r7, r1
 800a860:	d054      	beq.n	800a90c <_strtod_l+0xb6c>
 800a862:	a339      	add	r3, pc, #228	; (adr r3, 800a948 <_strtod_l+0xba8>)
 800a864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a868:	f7f6 f940 	bl	8000aec <__aeabi_dcmplt>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	f47f ace5 	bne.w	800a23c <_strtod_l+0x49c>
 800a872:	a337      	add	r3, pc, #220	; (adr r3, 800a950 <_strtod_l+0xbb0>)
 800a874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a878:	4630      	mov	r0, r6
 800a87a:	4639      	mov	r1, r7
 800a87c:	f7f6 f954 	bl	8000b28 <__aeabi_dcmpgt>
 800a880:	2800      	cmp	r0, #0
 800a882:	d095      	beq.n	800a7b0 <_strtod_l+0xa10>
 800a884:	e4da      	b.n	800a23c <_strtod_l+0x49c>
 800a886:	9b04      	ldr	r3, [sp, #16]
 800a888:	b333      	cbz	r3, 800a8d8 <_strtod_l+0xb38>
 800a88a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a88c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a890:	d822      	bhi.n	800a8d8 <_strtod_l+0xb38>
 800a892:	a331      	add	r3, pc, #196	; (adr r3, 800a958 <_strtod_l+0xbb8>)
 800a894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a898:	4630      	mov	r0, r6
 800a89a:	4639      	mov	r1, r7
 800a89c:	f7f6 f930 	bl	8000b00 <__aeabi_dcmple>
 800a8a0:	b1a0      	cbz	r0, 800a8cc <_strtod_l+0xb2c>
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f7f6 f987 	bl	8000bb8 <__aeabi_d2uiz>
 800a8aa:	2801      	cmp	r0, #1
 800a8ac:	bf38      	it	cc
 800a8ae:	2001      	movcc	r0, #1
 800a8b0:	f7f5 fe30 	bl	8000514 <__aeabi_ui2d>
 800a8b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	460f      	mov	r7, r1
 800a8ba:	bb23      	cbnz	r3, 800a906 <_strtod_l+0xb66>
 800a8bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a8c0:	9010      	str	r0, [sp, #64]	; 0x40
 800a8c2:	9311      	str	r3, [sp, #68]	; 0x44
 800a8c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a8c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a8cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a8d4:	1a9b      	subs	r3, r3, r2
 800a8d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a8dc:	eeb0 0a48 	vmov.f32	s0, s16
 800a8e0:	eef0 0a68 	vmov.f32	s1, s17
 800a8e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a8e8:	f7ff f8fc 	bl	8009ae4 <__ulp>
 800a8ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a8f0:	ec53 2b10 	vmov	r2, r3, d0
 800a8f4:	f7f5 fe88 	bl	8000608 <__aeabi_dmul>
 800a8f8:	ec53 2b18 	vmov	r2, r3, d8
 800a8fc:	f7f5 fcce 	bl	800029c <__adddf3>
 800a900:	4680      	mov	r8, r0
 800a902:	4689      	mov	r9, r1
 800a904:	e78d      	b.n	800a822 <_strtod_l+0xa82>
 800a906:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a90a:	e7db      	b.n	800a8c4 <_strtod_l+0xb24>
 800a90c:	a314      	add	r3, pc, #80	; (adr r3, 800a960 <_strtod_l+0xbc0>)
 800a90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a912:	f7f6 f8eb 	bl	8000aec <__aeabi_dcmplt>
 800a916:	e7b3      	b.n	800a880 <_strtod_l+0xae0>
 800a918:	2300      	movs	r3, #0
 800a91a:	930a      	str	r3, [sp, #40]	; 0x28
 800a91c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a91e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a920:	6013      	str	r3, [r2, #0]
 800a922:	f7ff ba7c 	b.w	8009e1e <_strtod_l+0x7e>
 800a926:	2a65      	cmp	r2, #101	; 0x65
 800a928:	f43f ab75 	beq.w	800a016 <_strtod_l+0x276>
 800a92c:	2a45      	cmp	r2, #69	; 0x45
 800a92e:	f43f ab72 	beq.w	800a016 <_strtod_l+0x276>
 800a932:	2301      	movs	r3, #1
 800a934:	f7ff bbaa 	b.w	800a08c <_strtod_l+0x2ec>
 800a938:	00000000 	.word	0x00000000
 800a93c:	bff00000 	.word	0xbff00000
 800a940:	00000000 	.word	0x00000000
 800a944:	3ff00000 	.word	0x3ff00000
 800a948:	94a03595 	.word	0x94a03595
 800a94c:	3fdfffff 	.word	0x3fdfffff
 800a950:	35afe535 	.word	0x35afe535
 800a954:	3fe00000 	.word	0x3fe00000
 800a958:	ffc00000 	.word	0xffc00000
 800a95c:	41dfffff 	.word	0x41dfffff
 800a960:	94a03595 	.word	0x94a03595
 800a964:	3fcfffff 	.word	0x3fcfffff
 800a968:	3ff00000 	.word	0x3ff00000
 800a96c:	3fe00000 	.word	0x3fe00000
 800a970:	7ff00000 	.word	0x7ff00000
 800a974:	7fe00000 	.word	0x7fe00000
 800a978:	7c9fffff 	.word	0x7c9fffff
 800a97c:	7fefffff 	.word	0x7fefffff

0800a980 <_strtod_r>:
 800a980:	4b01      	ldr	r3, [pc, #4]	; (800a988 <_strtod_r+0x8>)
 800a982:	f7ff ba0d 	b.w	8009da0 <_strtod_l>
 800a986:	bf00      	nop
 800a988:	20000070 	.word	0x20000070

0800a98c <_strtol_l.constprop.0>:
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a992:	d001      	beq.n	800a998 <_strtol_l.constprop.0+0xc>
 800a994:	2b24      	cmp	r3, #36	; 0x24
 800a996:	d906      	bls.n	800a9a6 <_strtol_l.constprop.0+0x1a>
 800a998:	f7fd fd7c 	bl	8008494 <__errno>
 800a99c:	2316      	movs	r3, #22
 800a99e:	6003      	str	r3, [r0, #0]
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800aa8c <_strtol_l.constprop.0+0x100>
 800a9aa:	460d      	mov	r5, r1
 800a9ac:	462e      	mov	r6, r5
 800a9ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9b2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a9b6:	f017 0708 	ands.w	r7, r7, #8
 800a9ba:	d1f7      	bne.n	800a9ac <_strtol_l.constprop.0+0x20>
 800a9bc:	2c2d      	cmp	r4, #45	; 0x2d
 800a9be:	d132      	bne.n	800aa26 <_strtol_l.constprop.0+0x9a>
 800a9c0:	782c      	ldrb	r4, [r5, #0]
 800a9c2:	2701      	movs	r7, #1
 800a9c4:	1cb5      	adds	r5, r6, #2
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d05b      	beq.n	800aa82 <_strtol_l.constprop.0+0xf6>
 800a9ca:	2b10      	cmp	r3, #16
 800a9cc:	d109      	bne.n	800a9e2 <_strtol_l.constprop.0+0x56>
 800a9ce:	2c30      	cmp	r4, #48	; 0x30
 800a9d0:	d107      	bne.n	800a9e2 <_strtol_l.constprop.0+0x56>
 800a9d2:	782c      	ldrb	r4, [r5, #0]
 800a9d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a9d8:	2c58      	cmp	r4, #88	; 0x58
 800a9da:	d14d      	bne.n	800aa78 <_strtol_l.constprop.0+0xec>
 800a9dc:	786c      	ldrb	r4, [r5, #1]
 800a9de:	2310      	movs	r3, #16
 800a9e0:	3502      	adds	r5, #2
 800a9e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a9e6:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9ea:	f04f 0e00 	mov.w	lr, #0
 800a9ee:	fbb8 f9f3 	udiv	r9, r8, r3
 800a9f2:	4676      	mov	r6, lr
 800a9f4:	fb03 8a19 	mls	sl, r3, r9, r8
 800a9f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a9fc:	f1bc 0f09 	cmp.w	ip, #9
 800aa00:	d816      	bhi.n	800aa30 <_strtol_l.constprop.0+0xa4>
 800aa02:	4664      	mov	r4, ip
 800aa04:	42a3      	cmp	r3, r4
 800aa06:	dd24      	ble.n	800aa52 <_strtol_l.constprop.0+0xc6>
 800aa08:	f1be 3fff 	cmp.w	lr, #4294967295
 800aa0c:	d008      	beq.n	800aa20 <_strtol_l.constprop.0+0x94>
 800aa0e:	45b1      	cmp	r9, r6
 800aa10:	d31c      	bcc.n	800aa4c <_strtol_l.constprop.0+0xc0>
 800aa12:	d101      	bne.n	800aa18 <_strtol_l.constprop.0+0x8c>
 800aa14:	45a2      	cmp	sl, r4
 800aa16:	db19      	blt.n	800aa4c <_strtol_l.constprop.0+0xc0>
 800aa18:	fb06 4603 	mla	r6, r6, r3, r4
 800aa1c:	f04f 0e01 	mov.w	lr, #1
 800aa20:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa24:	e7e8      	b.n	800a9f8 <_strtol_l.constprop.0+0x6c>
 800aa26:	2c2b      	cmp	r4, #43	; 0x2b
 800aa28:	bf04      	itt	eq
 800aa2a:	782c      	ldrbeq	r4, [r5, #0]
 800aa2c:	1cb5      	addeq	r5, r6, #2
 800aa2e:	e7ca      	b.n	800a9c6 <_strtol_l.constprop.0+0x3a>
 800aa30:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800aa34:	f1bc 0f19 	cmp.w	ip, #25
 800aa38:	d801      	bhi.n	800aa3e <_strtol_l.constprop.0+0xb2>
 800aa3a:	3c37      	subs	r4, #55	; 0x37
 800aa3c:	e7e2      	b.n	800aa04 <_strtol_l.constprop.0+0x78>
 800aa3e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800aa42:	f1bc 0f19 	cmp.w	ip, #25
 800aa46:	d804      	bhi.n	800aa52 <_strtol_l.constprop.0+0xc6>
 800aa48:	3c57      	subs	r4, #87	; 0x57
 800aa4a:	e7db      	b.n	800aa04 <_strtol_l.constprop.0+0x78>
 800aa4c:	f04f 3eff 	mov.w	lr, #4294967295
 800aa50:	e7e6      	b.n	800aa20 <_strtol_l.constprop.0+0x94>
 800aa52:	f1be 3fff 	cmp.w	lr, #4294967295
 800aa56:	d105      	bne.n	800aa64 <_strtol_l.constprop.0+0xd8>
 800aa58:	2322      	movs	r3, #34	; 0x22
 800aa5a:	6003      	str	r3, [r0, #0]
 800aa5c:	4646      	mov	r6, r8
 800aa5e:	b942      	cbnz	r2, 800aa72 <_strtol_l.constprop.0+0xe6>
 800aa60:	4630      	mov	r0, r6
 800aa62:	e79e      	b.n	800a9a2 <_strtol_l.constprop.0+0x16>
 800aa64:	b107      	cbz	r7, 800aa68 <_strtol_l.constprop.0+0xdc>
 800aa66:	4276      	negs	r6, r6
 800aa68:	2a00      	cmp	r2, #0
 800aa6a:	d0f9      	beq.n	800aa60 <_strtol_l.constprop.0+0xd4>
 800aa6c:	f1be 0f00 	cmp.w	lr, #0
 800aa70:	d000      	beq.n	800aa74 <_strtol_l.constprop.0+0xe8>
 800aa72:	1e69      	subs	r1, r5, #1
 800aa74:	6011      	str	r1, [r2, #0]
 800aa76:	e7f3      	b.n	800aa60 <_strtol_l.constprop.0+0xd4>
 800aa78:	2430      	movs	r4, #48	; 0x30
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1b1      	bne.n	800a9e2 <_strtol_l.constprop.0+0x56>
 800aa7e:	2308      	movs	r3, #8
 800aa80:	e7af      	b.n	800a9e2 <_strtol_l.constprop.0+0x56>
 800aa82:	2c30      	cmp	r4, #48	; 0x30
 800aa84:	d0a5      	beq.n	800a9d2 <_strtol_l.constprop.0+0x46>
 800aa86:	230a      	movs	r3, #10
 800aa88:	e7ab      	b.n	800a9e2 <_strtol_l.constprop.0+0x56>
 800aa8a:	bf00      	nop
 800aa8c:	0800bf09 	.word	0x0800bf09

0800aa90 <_strtol_r>:
 800aa90:	f7ff bf7c 	b.w	800a98c <_strtol_l.constprop.0>

0800aa94 <__ssputs_r>:
 800aa94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa98:	688e      	ldr	r6, [r1, #8]
 800aa9a:	461f      	mov	r7, r3
 800aa9c:	42be      	cmp	r6, r7
 800aa9e:	680b      	ldr	r3, [r1, #0]
 800aaa0:	4682      	mov	sl, r0
 800aaa2:	460c      	mov	r4, r1
 800aaa4:	4690      	mov	r8, r2
 800aaa6:	d82c      	bhi.n	800ab02 <__ssputs_r+0x6e>
 800aaa8:	898a      	ldrh	r2, [r1, #12]
 800aaaa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aaae:	d026      	beq.n	800aafe <__ssputs_r+0x6a>
 800aab0:	6965      	ldr	r5, [r4, #20]
 800aab2:	6909      	ldr	r1, [r1, #16]
 800aab4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aab8:	eba3 0901 	sub.w	r9, r3, r1
 800aabc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aac0:	1c7b      	adds	r3, r7, #1
 800aac2:	444b      	add	r3, r9
 800aac4:	106d      	asrs	r5, r5, #1
 800aac6:	429d      	cmp	r5, r3
 800aac8:	bf38      	it	cc
 800aaca:	461d      	movcc	r5, r3
 800aacc:	0553      	lsls	r3, r2, #21
 800aace:	d527      	bpl.n	800ab20 <__ssputs_r+0x8c>
 800aad0:	4629      	mov	r1, r5
 800aad2:	f7fe fc0f 	bl	80092f4 <_malloc_r>
 800aad6:	4606      	mov	r6, r0
 800aad8:	b360      	cbz	r0, 800ab34 <__ssputs_r+0xa0>
 800aada:	6921      	ldr	r1, [r4, #16]
 800aadc:	464a      	mov	r2, r9
 800aade:	f7fd fd06 	bl	80084ee <memcpy>
 800aae2:	89a3      	ldrh	r3, [r4, #12]
 800aae4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aaec:	81a3      	strh	r3, [r4, #12]
 800aaee:	6126      	str	r6, [r4, #16]
 800aaf0:	6165      	str	r5, [r4, #20]
 800aaf2:	444e      	add	r6, r9
 800aaf4:	eba5 0509 	sub.w	r5, r5, r9
 800aaf8:	6026      	str	r6, [r4, #0]
 800aafa:	60a5      	str	r5, [r4, #8]
 800aafc:	463e      	mov	r6, r7
 800aafe:	42be      	cmp	r6, r7
 800ab00:	d900      	bls.n	800ab04 <__ssputs_r+0x70>
 800ab02:	463e      	mov	r6, r7
 800ab04:	6820      	ldr	r0, [r4, #0]
 800ab06:	4632      	mov	r2, r6
 800ab08:	4641      	mov	r1, r8
 800ab0a:	f000 fb6f 	bl	800b1ec <memmove>
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	1b9b      	subs	r3, r3, r6
 800ab12:	60a3      	str	r3, [r4, #8]
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	4433      	add	r3, r6
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab20:	462a      	mov	r2, r5
 800ab22:	f000 ff66 	bl	800b9f2 <_realloc_r>
 800ab26:	4606      	mov	r6, r0
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	d1e0      	bne.n	800aaee <__ssputs_r+0x5a>
 800ab2c:	6921      	ldr	r1, [r4, #16]
 800ab2e:	4650      	mov	r0, sl
 800ab30:	f7fe fb6c 	bl	800920c <_free_r>
 800ab34:	230c      	movs	r3, #12
 800ab36:	f8ca 3000 	str.w	r3, [sl]
 800ab3a:	89a3      	ldrh	r3, [r4, #12]
 800ab3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	f04f 30ff 	mov.w	r0, #4294967295
 800ab46:	e7e9      	b.n	800ab1c <__ssputs_r+0x88>

0800ab48 <_svfiprintf_r>:
 800ab48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4c:	4698      	mov	r8, r3
 800ab4e:	898b      	ldrh	r3, [r1, #12]
 800ab50:	061b      	lsls	r3, r3, #24
 800ab52:	b09d      	sub	sp, #116	; 0x74
 800ab54:	4607      	mov	r7, r0
 800ab56:	460d      	mov	r5, r1
 800ab58:	4614      	mov	r4, r2
 800ab5a:	d50e      	bpl.n	800ab7a <_svfiprintf_r+0x32>
 800ab5c:	690b      	ldr	r3, [r1, #16]
 800ab5e:	b963      	cbnz	r3, 800ab7a <_svfiprintf_r+0x32>
 800ab60:	2140      	movs	r1, #64	; 0x40
 800ab62:	f7fe fbc7 	bl	80092f4 <_malloc_r>
 800ab66:	6028      	str	r0, [r5, #0]
 800ab68:	6128      	str	r0, [r5, #16]
 800ab6a:	b920      	cbnz	r0, 800ab76 <_svfiprintf_r+0x2e>
 800ab6c:	230c      	movs	r3, #12
 800ab6e:	603b      	str	r3, [r7, #0]
 800ab70:	f04f 30ff 	mov.w	r0, #4294967295
 800ab74:	e0d0      	b.n	800ad18 <_svfiprintf_r+0x1d0>
 800ab76:	2340      	movs	r3, #64	; 0x40
 800ab78:	616b      	str	r3, [r5, #20]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab7e:	2320      	movs	r3, #32
 800ab80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab84:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab88:	2330      	movs	r3, #48	; 0x30
 800ab8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ad30 <_svfiprintf_r+0x1e8>
 800ab8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab92:	f04f 0901 	mov.w	r9, #1
 800ab96:	4623      	mov	r3, r4
 800ab98:	469a      	mov	sl, r3
 800ab9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab9e:	b10a      	cbz	r2, 800aba4 <_svfiprintf_r+0x5c>
 800aba0:	2a25      	cmp	r2, #37	; 0x25
 800aba2:	d1f9      	bne.n	800ab98 <_svfiprintf_r+0x50>
 800aba4:	ebba 0b04 	subs.w	fp, sl, r4
 800aba8:	d00b      	beq.n	800abc2 <_svfiprintf_r+0x7a>
 800abaa:	465b      	mov	r3, fp
 800abac:	4622      	mov	r2, r4
 800abae:	4629      	mov	r1, r5
 800abb0:	4638      	mov	r0, r7
 800abb2:	f7ff ff6f 	bl	800aa94 <__ssputs_r>
 800abb6:	3001      	adds	r0, #1
 800abb8:	f000 80a9 	beq.w	800ad0e <_svfiprintf_r+0x1c6>
 800abbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abbe:	445a      	add	r2, fp
 800abc0:	9209      	str	r2, [sp, #36]	; 0x24
 800abc2:	f89a 3000 	ldrb.w	r3, [sl]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f000 80a1 	beq.w	800ad0e <_svfiprintf_r+0x1c6>
 800abcc:	2300      	movs	r3, #0
 800abce:	f04f 32ff 	mov.w	r2, #4294967295
 800abd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abd6:	f10a 0a01 	add.w	sl, sl, #1
 800abda:	9304      	str	r3, [sp, #16]
 800abdc:	9307      	str	r3, [sp, #28]
 800abde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abe2:	931a      	str	r3, [sp, #104]	; 0x68
 800abe4:	4654      	mov	r4, sl
 800abe6:	2205      	movs	r2, #5
 800abe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abec:	4850      	ldr	r0, [pc, #320]	; (800ad30 <_svfiprintf_r+0x1e8>)
 800abee:	f7f5 faf7 	bl	80001e0 <memchr>
 800abf2:	9a04      	ldr	r2, [sp, #16]
 800abf4:	b9d8      	cbnz	r0, 800ac2e <_svfiprintf_r+0xe6>
 800abf6:	06d0      	lsls	r0, r2, #27
 800abf8:	bf44      	itt	mi
 800abfa:	2320      	movmi	r3, #32
 800abfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac00:	0711      	lsls	r1, r2, #28
 800ac02:	bf44      	itt	mi
 800ac04:	232b      	movmi	r3, #43	; 0x2b
 800ac06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac0a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac0e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac10:	d015      	beq.n	800ac3e <_svfiprintf_r+0xf6>
 800ac12:	9a07      	ldr	r2, [sp, #28]
 800ac14:	4654      	mov	r4, sl
 800ac16:	2000      	movs	r0, #0
 800ac18:	f04f 0c0a 	mov.w	ip, #10
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac22:	3b30      	subs	r3, #48	; 0x30
 800ac24:	2b09      	cmp	r3, #9
 800ac26:	d94d      	bls.n	800acc4 <_svfiprintf_r+0x17c>
 800ac28:	b1b0      	cbz	r0, 800ac58 <_svfiprintf_r+0x110>
 800ac2a:	9207      	str	r2, [sp, #28]
 800ac2c:	e014      	b.n	800ac58 <_svfiprintf_r+0x110>
 800ac2e:	eba0 0308 	sub.w	r3, r0, r8
 800ac32:	fa09 f303 	lsl.w	r3, r9, r3
 800ac36:	4313      	orrs	r3, r2
 800ac38:	9304      	str	r3, [sp, #16]
 800ac3a:	46a2      	mov	sl, r4
 800ac3c:	e7d2      	b.n	800abe4 <_svfiprintf_r+0x9c>
 800ac3e:	9b03      	ldr	r3, [sp, #12]
 800ac40:	1d19      	adds	r1, r3, #4
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	9103      	str	r1, [sp, #12]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	bfbb      	ittet	lt
 800ac4a:	425b      	neglt	r3, r3
 800ac4c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac50:	9307      	strge	r3, [sp, #28]
 800ac52:	9307      	strlt	r3, [sp, #28]
 800ac54:	bfb8      	it	lt
 800ac56:	9204      	strlt	r2, [sp, #16]
 800ac58:	7823      	ldrb	r3, [r4, #0]
 800ac5a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac5c:	d10c      	bne.n	800ac78 <_svfiprintf_r+0x130>
 800ac5e:	7863      	ldrb	r3, [r4, #1]
 800ac60:	2b2a      	cmp	r3, #42	; 0x2a
 800ac62:	d134      	bne.n	800acce <_svfiprintf_r+0x186>
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	1d1a      	adds	r2, r3, #4
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	9203      	str	r2, [sp, #12]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	bfb8      	it	lt
 800ac70:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac74:	3402      	adds	r4, #2
 800ac76:	9305      	str	r3, [sp, #20]
 800ac78:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ad40 <_svfiprintf_r+0x1f8>
 800ac7c:	7821      	ldrb	r1, [r4, #0]
 800ac7e:	2203      	movs	r2, #3
 800ac80:	4650      	mov	r0, sl
 800ac82:	f7f5 faad 	bl	80001e0 <memchr>
 800ac86:	b138      	cbz	r0, 800ac98 <_svfiprintf_r+0x150>
 800ac88:	9b04      	ldr	r3, [sp, #16]
 800ac8a:	eba0 000a 	sub.w	r0, r0, sl
 800ac8e:	2240      	movs	r2, #64	; 0x40
 800ac90:	4082      	lsls	r2, r0
 800ac92:	4313      	orrs	r3, r2
 800ac94:	3401      	adds	r4, #1
 800ac96:	9304      	str	r3, [sp, #16]
 800ac98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac9c:	4825      	ldr	r0, [pc, #148]	; (800ad34 <_svfiprintf_r+0x1ec>)
 800ac9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aca2:	2206      	movs	r2, #6
 800aca4:	f7f5 fa9c 	bl	80001e0 <memchr>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	d038      	beq.n	800ad1e <_svfiprintf_r+0x1d6>
 800acac:	4b22      	ldr	r3, [pc, #136]	; (800ad38 <_svfiprintf_r+0x1f0>)
 800acae:	bb1b      	cbnz	r3, 800acf8 <_svfiprintf_r+0x1b0>
 800acb0:	9b03      	ldr	r3, [sp, #12]
 800acb2:	3307      	adds	r3, #7
 800acb4:	f023 0307 	bic.w	r3, r3, #7
 800acb8:	3308      	adds	r3, #8
 800acba:	9303      	str	r3, [sp, #12]
 800acbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acbe:	4433      	add	r3, r6
 800acc0:	9309      	str	r3, [sp, #36]	; 0x24
 800acc2:	e768      	b.n	800ab96 <_svfiprintf_r+0x4e>
 800acc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800acc8:	460c      	mov	r4, r1
 800acca:	2001      	movs	r0, #1
 800accc:	e7a6      	b.n	800ac1c <_svfiprintf_r+0xd4>
 800acce:	2300      	movs	r3, #0
 800acd0:	3401      	adds	r4, #1
 800acd2:	9305      	str	r3, [sp, #20]
 800acd4:	4619      	mov	r1, r3
 800acd6:	f04f 0c0a 	mov.w	ip, #10
 800acda:	4620      	mov	r0, r4
 800acdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ace0:	3a30      	subs	r2, #48	; 0x30
 800ace2:	2a09      	cmp	r2, #9
 800ace4:	d903      	bls.n	800acee <_svfiprintf_r+0x1a6>
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d0c6      	beq.n	800ac78 <_svfiprintf_r+0x130>
 800acea:	9105      	str	r1, [sp, #20]
 800acec:	e7c4      	b.n	800ac78 <_svfiprintf_r+0x130>
 800acee:	fb0c 2101 	mla	r1, ip, r1, r2
 800acf2:	4604      	mov	r4, r0
 800acf4:	2301      	movs	r3, #1
 800acf6:	e7f0      	b.n	800acda <_svfiprintf_r+0x192>
 800acf8:	ab03      	add	r3, sp, #12
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	462a      	mov	r2, r5
 800acfe:	4b0f      	ldr	r3, [pc, #60]	; (800ad3c <_svfiprintf_r+0x1f4>)
 800ad00:	a904      	add	r1, sp, #16
 800ad02:	4638      	mov	r0, r7
 800ad04:	f7fc fa72 	bl	80071ec <_printf_float>
 800ad08:	1c42      	adds	r2, r0, #1
 800ad0a:	4606      	mov	r6, r0
 800ad0c:	d1d6      	bne.n	800acbc <_svfiprintf_r+0x174>
 800ad0e:	89ab      	ldrh	r3, [r5, #12]
 800ad10:	065b      	lsls	r3, r3, #25
 800ad12:	f53f af2d 	bmi.w	800ab70 <_svfiprintf_r+0x28>
 800ad16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad18:	b01d      	add	sp, #116	; 0x74
 800ad1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1e:	ab03      	add	r3, sp, #12
 800ad20:	9300      	str	r3, [sp, #0]
 800ad22:	462a      	mov	r2, r5
 800ad24:	4b05      	ldr	r3, [pc, #20]	; (800ad3c <_svfiprintf_r+0x1f4>)
 800ad26:	a904      	add	r1, sp, #16
 800ad28:	4638      	mov	r0, r7
 800ad2a:	f7fc fd03 	bl	8007734 <_printf_i>
 800ad2e:	e7eb      	b.n	800ad08 <_svfiprintf_r+0x1c0>
 800ad30:	0800c009 	.word	0x0800c009
 800ad34:	0800c013 	.word	0x0800c013
 800ad38:	080071ed 	.word	0x080071ed
 800ad3c:	0800aa95 	.word	0x0800aa95
 800ad40:	0800c00f 	.word	0x0800c00f

0800ad44 <__sfputc_r>:
 800ad44:	6893      	ldr	r3, [r2, #8]
 800ad46:	3b01      	subs	r3, #1
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	b410      	push	{r4}
 800ad4c:	6093      	str	r3, [r2, #8]
 800ad4e:	da08      	bge.n	800ad62 <__sfputc_r+0x1e>
 800ad50:	6994      	ldr	r4, [r2, #24]
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	db01      	blt.n	800ad5a <__sfputc_r+0x16>
 800ad56:	290a      	cmp	r1, #10
 800ad58:	d103      	bne.n	800ad62 <__sfputc_r+0x1e>
 800ad5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad5e:	f7fd ba5c 	b.w	800821a <__swbuf_r>
 800ad62:	6813      	ldr	r3, [r2, #0]
 800ad64:	1c58      	adds	r0, r3, #1
 800ad66:	6010      	str	r0, [r2, #0]
 800ad68:	7019      	strb	r1, [r3, #0]
 800ad6a:	4608      	mov	r0, r1
 800ad6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad70:	4770      	bx	lr

0800ad72 <__sfputs_r>:
 800ad72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad74:	4606      	mov	r6, r0
 800ad76:	460f      	mov	r7, r1
 800ad78:	4614      	mov	r4, r2
 800ad7a:	18d5      	adds	r5, r2, r3
 800ad7c:	42ac      	cmp	r4, r5
 800ad7e:	d101      	bne.n	800ad84 <__sfputs_r+0x12>
 800ad80:	2000      	movs	r0, #0
 800ad82:	e007      	b.n	800ad94 <__sfputs_r+0x22>
 800ad84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad88:	463a      	mov	r2, r7
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f7ff ffda 	bl	800ad44 <__sfputc_r>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	d1f3      	bne.n	800ad7c <__sfputs_r+0xa>
 800ad94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad98 <_vfiprintf_r>:
 800ad98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9c:	460d      	mov	r5, r1
 800ad9e:	b09d      	sub	sp, #116	; 0x74
 800ada0:	4614      	mov	r4, r2
 800ada2:	4698      	mov	r8, r3
 800ada4:	4606      	mov	r6, r0
 800ada6:	b118      	cbz	r0, 800adb0 <_vfiprintf_r+0x18>
 800ada8:	6a03      	ldr	r3, [r0, #32]
 800adaa:	b90b      	cbnz	r3, 800adb0 <_vfiprintf_r+0x18>
 800adac:	f7fd f880 	bl	8007eb0 <__sinit>
 800adb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adb2:	07d9      	lsls	r1, r3, #31
 800adb4:	d405      	bmi.n	800adc2 <_vfiprintf_r+0x2a>
 800adb6:	89ab      	ldrh	r3, [r5, #12]
 800adb8:	059a      	lsls	r2, r3, #22
 800adba:	d402      	bmi.n	800adc2 <_vfiprintf_r+0x2a>
 800adbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adbe:	f7fd fb94 	bl	80084ea <__retarget_lock_acquire_recursive>
 800adc2:	89ab      	ldrh	r3, [r5, #12]
 800adc4:	071b      	lsls	r3, r3, #28
 800adc6:	d501      	bpl.n	800adcc <_vfiprintf_r+0x34>
 800adc8:	692b      	ldr	r3, [r5, #16]
 800adca:	b99b      	cbnz	r3, 800adf4 <_vfiprintf_r+0x5c>
 800adcc:	4629      	mov	r1, r5
 800adce:	4630      	mov	r0, r6
 800add0:	f7fd fa60 	bl	8008294 <__swsetup_r>
 800add4:	b170      	cbz	r0, 800adf4 <_vfiprintf_r+0x5c>
 800add6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800add8:	07dc      	lsls	r4, r3, #31
 800adda:	d504      	bpl.n	800ade6 <_vfiprintf_r+0x4e>
 800addc:	f04f 30ff 	mov.w	r0, #4294967295
 800ade0:	b01d      	add	sp, #116	; 0x74
 800ade2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ade6:	89ab      	ldrh	r3, [r5, #12]
 800ade8:	0598      	lsls	r0, r3, #22
 800adea:	d4f7      	bmi.n	800addc <_vfiprintf_r+0x44>
 800adec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adee:	f7fd fb7d 	bl	80084ec <__retarget_lock_release_recursive>
 800adf2:	e7f3      	b.n	800addc <_vfiprintf_r+0x44>
 800adf4:	2300      	movs	r3, #0
 800adf6:	9309      	str	r3, [sp, #36]	; 0x24
 800adf8:	2320      	movs	r3, #32
 800adfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae02:	2330      	movs	r3, #48	; 0x30
 800ae04:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800afb8 <_vfiprintf_r+0x220>
 800ae08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae0c:	f04f 0901 	mov.w	r9, #1
 800ae10:	4623      	mov	r3, r4
 800ae12:	469a      	mov	sl, r3
 800ae14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae18:	b10a      	cbz	r2, 800ae1e <_vfiprintf_r+0x86>
 800ae1a:	2a25      	cmp	r2, #37	; 0x25
 800ae1c:	d1f9      	bne.n	800ae12 <_vfiprintf_r+0x7a>
 800ae1e:	ebba 0b04 	subs.w	fp, sl, r4
 800ae22:	d00b      	beq.n	800ae3c <_vfiprintf_r+0xa4>
 800ae24:	465b      	mov	r3, fp
 800ae26:	4622      	mov	r2, r4
 800ae28:	4629      	mov	r1, r5
 800ae2a:	4630      	mov	r0, r6
 800ae2c:	f7ff ffa1 	bl	800ad72 <__sfputs_r>
 800ae30:	3001      	adds	r0, #1
 800ae32:	f000 80a9 	beq.w	800af88 <_vfiprintf_r+0x1f0>
 800ae36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae38:	445a      	add	r2, fp
 800ae3a:	9209      	str	r2, [sp, #36]	; 0x24
 800ae3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f000 80a1 	beq.w	800af88 <_vfiprintf_r+0x1f0>
 800ae46:	2300      	movs	r3, #0
 800ae48:	f04f 32ff 	mov.w	r2, #4294967295
 800ae4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae50:	f10a 0a01 	add.w	sl, sl, #1
 800ae54:	9304      	str	r3, [sp, #16]
 800ae56:	9307      	str	r3, [sp, #28]
 800ae58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ae5e:	4654      	mov	r4, sl
 800ae60:	2205      	movs	r2, #5
 800ae62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae66:	4854      	ldr	r0, [pc, #336]	; (800afb8 <_vfiprintf_r+0x220>)
 800ae68:	f7f5 f9ba 	bl	80001e0 <memchr>
 800ae6c:	9a04      	ldr	r2, [sp, #16]
 800ae6e:	b9d8      	cbnz	r0, 800aea8 <_vfiprintf_r+0x110>
 800ae70:	06d1      	lsls	r1, r2, #27
 800ae72:	bf44      	itt	mi
 800ae74:	2320      	movmi	r3, #32
 800ae76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae7a:	0713      	lsls	r3, r2, #28
 800ae7c:	bf44      	itt	mi
 800ae7e:	232b      	movmi	r3, #43	; 0x2b
 800ae80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae84:	f89a 3000 	ldrb.w	r3, [sl]
 800ae88:	2b2a      	cmp	r3, #42	; 0x2a
 800ae8a:	d015      	beq.n	800aeb8 <_vfiprintf_r+0x120>
 800ae8c:	9a07      	ldr	r2, [sp, #28]
 800ae8e:	4654      	mov	r4, sl
 800ae90:	2000      	movs	r0, #0
 800ae92:	f04f 0c0a 	mov.w	ip, #10
 800ae96:	4621      	mov	r1, r4
 800ae98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae9c:	3b30      	subs	r3, #48	; 0x30
 800ae9e:	2b09      	cmp	r3, #9
 800aea0:	d94d      	bls.n	800af3e <_vfiprintf_r+0x1a6>
 800aea2:	b1b0      	cbz	r0, 800aed2 <_vfiprintf_r+0x13a>
 800aea4:	9207      	str	r2, [sp, #28]
 800aea6:	e014      	b.n	800aed2 <_vfiprintf_r+0x13a>
 800aea8:	eba0 0308 	sub.w	r3, r0, r8
 800aeac:	fa09 f303 	lsl.w	r3, r9, r3
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	9304      	str	r3, [sp, #16]
 800aeb4:	46a2      	mov	sl, r4
 800aeb6:	e7d2      	b.n	800ae5e <_vfiprintf_r+0xc6>
 800aeb8:	9b03      	ldr	r3, [sp, #12]
 800aeba:	1d19      	adds	r1, r3, #4
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	9103      	str	r1, [sp, #12]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	bfbb      	ittet	lt
 800aec4:	425b      	neglt	r3, r3
 800aec6:	f042 0202 	orrlt.w	r2, r2, #2
 800aeca:	9307      	strge	r3, [sp, #28]
 800aecc:	9307      	strlt	r3, [sp, #28]
 800aece:	bfb8      	it	lt
 800aed0:	9204      	strlt	r2, [sp, #16]
 800aed2:	7823      	ldrb	r3, [r4, #0]
 800aed4:	2b2e      	cmp	r3, #46	; 0x2e
 800aed6:	d10c      	bne.n	800aef2 <_vfiprintf_r+0x15a>
 800aed8:	7863      	ldrb	r3, [r4, #1]
 800aeda:	2b2a      	cmp	r3, #42	; 0x2a
 800aedc:	d134      	bne.n	800af48 <_vfiprintf_r+0x1b0>
 800aede:	9b03      	ldr	r3, [sp, #12]
 800aee0:	1d1a      	adds	r2, r3, #4
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	9203      	str	r2, [sp, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	bfb8      	it	lt
 800aeea:	f04f 33ff 	movlt.w	r3, #4294967295
 800aeee:	3402      	adds	r4, #2
 800aef0:	9305      	str	r3, [sp, #20]
 800aef2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800afc8 <_vfiprintf_r+0x230>
 800aef6:	7821      	ldrb	r1, [r4, #0]
 800aef8:	2203      	movs	r2, #3
 800aefa:	4650      	mov	r0, sl
 800aefc:	f7f5 f970 	bl	80001e0 <memchr>
 800af00:	b138      	cbz	r0, 800af12 <_vfiprintf_r+0x17a>
 800af02:	9b04      	ldr	r3, [sp, #16]
 800af04:	eba0 000a 	sub.w	r0, r0, sl
 800af08:	2240      	movs	r2, #64	; 0x40
 800af0a:	4082      	lsls	r2, r0
 800af0c:	4313      	orrs	r3, r2
 800af0e:	3401      	adds	r4, #1
 800af10:	9304      	str	r3, [sp, #16]
 800af12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af16:	4829      	ldr	r0, [pc, #164]	; (800afbc <_vfiprintf_r+0x224>)
 800af18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af1c:	2206      	movs	r2, #6
 800af1e:	f7f5 f95f 	bl	80001e0 <memchr>
 800af22:	2800      	cmp	r0, #0
 800af24:	d03f      	beq.n	800afa6 <_vfiprintf_r+0x20e>
 800af26:	4b26      	ldr	r3, [pc, #152]	; (800afc0 <_vfiprintf_r+0x228>)
 800af28:	bb1b      	cbnz	r3, 800af72 <_vfiprintf_r+0x1da>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	3307      	adds	r3, #7
 800af2e:	f023 0307 	bic.w	r3, r3, #7
 800af32:	3308      	adds	r3, #8
 800af34:	9303      	str	r3, [sp, #12]
 800af36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af38:	443b      	add	r3, r7
 800af3a:	9309      	str	r3, [sp, #36]	; 0x24
 800af3c:	e768      	b.n	800ae10 <_vfiprintf_r+0x78>
 800af3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af42:	460c      	mov	r4, r1
 800af44:	2001      	movs	r0, #1
 800af46:	e7a6      	b.n	800ae96 <_vfiprintf_r+0xfe>
 800af48:	2300      	movs	r3, #0
 800af4a:	3401      	adds	r4, #1
 800af4c:	9305      	str	r3, [sp, #20]
 800af4e:	4619      	mov	r1, r3
 800af50:	f04f 0c0a 	mov.w	ip, #10
 800af54:	4620      	mov	r0, r4
 800af56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af5a:	3a30      	subs	r2, #48	; 0x30
 800af5c:	2a09      	cmp	r2, #9
 800af5e:	d903      	bls.n	800af68 <_vfiprintf_r+0x1d0>
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0c6      	beq.n	800aef2 <_vfiprintf_r+0x15a>
 800af64:	9105      	str	r1, [sp, #20]
 800af66:	e7c4      	b.n	800aef2 <_vfiprintf_r+0x15a>
 800af68:	fb0c 2101 	mla	r1, ip, r1, r2
 800af6c:	4604      	mov	r4, r0
 800af6e:	2301      	movs	r3, #1
 800af70:	e7f0      	b.n	800af54 <_vfiprintf_r+0x1bc>
 800af72:	ab03      	add	r3, sp, #12
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	462a      	mov	r2, r5
 800af78:	4b12      	ldr	r3, [pc, #72]	; (800afc4 <_vfiprintf_r+0x22c>)
 800af7a:	a904      	add	r1, sp, #16
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7fc f935 	bl	80071ec <_printf_float>
 800af82:	4607      	mov	r7, r0
 800af84:	1c78      	adds	r0, r7, #1
 800af86:	d1d6      	bne.n	800af36 <_vfiprintf_r+0x19e>
 800af88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af8a:	07d9      	lsls	r1, r3, #31
 800af8c:	d405      	bmi.n	800af9a <_vfiprintf_r+0x202>
 800af8e:	89ab      	ldrh	r3, [r5, #12]
 800af90:	059a      	lsls	r2, r3, #22
 800af92:	d402      	bmi.n	800af9a <_vfiprintf_r+0x202>
 800af94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af96:	f7fd faa9 	bl	80084ec <__retarget_lock_release_recursive>
 800af9a:	89ab      	ldrh	r3, [r5, #12]
 800af9c:	065b      	lsls	r3, r3, #25
 800af9e:	f53f af1d 	bmi.w	800addc <_vfiprintf_r+0x44>
 800afa2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800afa4:	e71c      	b.n	800ade0 <_vfiprintf_r+0x48>
 800afa6:	ab03      	add	r3, sp, #12
 800afa8:	9300      	str	r3, [sp, #0]
 800afaa:	462a      	mov	r2, r5
 800afac:	4b05      	ldr	r3, [pc, #20]	; (800afc4 <_vfiprintf_r+0x22c>)
 800afae:	a904      	add	r1, sp, #16
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7fc fbbf 	bl	8007734 <_printf_i>
 800afb6:	e7e4      	b.n	800af82 <_vfiprintf_r+0x1ea>
 800afb8:	0800c009 	.word	0x0800c009
 800afbc:	0800c013 	.word	0x0800c013
 800afc0:	080071ed 	.word	0x080071ed
 800afc4:	0800ad73 	.word	0x0800ad73
 800afc8:	0800c00f 	.word	0x0800c00f

0800afcc <__sflush_r>:
 800afcc:	898a      	ldrh	r2, [r1, #12]
 800afce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afd2:	4605      	mov	r5, r0
 800afd4:	0710      	lsls	r0, r2, #28
 800afd6:	460c      	mov	r4, r1
 800afd8:	d458      	bmi.n	800b08c <__sflush_r+0xc0>
 800afda:	684b      	ldr	r3, [r1, #4]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	dc05      	bgt.n	800afec <__sflush_r+0x20>
 800afe0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	dc02      	bgt.n	800afec <__sflush_r+0x20>
 800afe6:	2000      	movs	r0, #0
 800afe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afee:	2e00      	cmp	r6, #0
 800aff0:	d0f9      	beq.n	800afe6 <__sflush_r+0x1a>
 800aff2:	2300      	movs	r3, #0
 800aff4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aff8:	682f      	ldr	r7, [r5, #0]
 800affa:	6a21      	ldr	r1, [r4, #32]
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	d032      	beq.n	800b066 <__sflush_r+0x9a>
 800b000:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b002:	89a3      	ldrh	r3, [r4, #12]
 800b004:	075a      	lsls	r2, r3, #29
 800b006:	d505      	bpl.n	800b014 <__sflush_r+0x48>
 800b008:	6863      	ldr	r3, [r4, #4]
 800b00a:	1ac0      	subs	r0, r0, r3
 800b00c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b00e:	b10b      	cbz	r3, 800b014 <__sflush_r+0x48>
 800b010:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b012:	1ac0      	subs	r0, r0, r3
 800b014:	2300      	movs	r3, #0
 800b016:	4602      	mov	r2, r0
 800b018:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b01a:	6a21      	ldr	r1, [r4, #32]
 800b01c:	4628      	mov	r0, r5
 800b01e:	47b0      	blx	r6
 800b020:	1c43      	adds	r3, r0, #1
 800b022:	89a3      	ldrh	r3, [r4, #12]
 800b024:	d106      	bne.n	800b034 <__sflush_r+0x68>
 800b026:	6829      	ldr	r1, [r5, #0]
 800b028:	291d      	cmp	r1, #29
 800b02a:	d82b      	bhi.n	800b084 <__sflush_r+0xb8>
 800b02c:	4a29      	ldr	r2, [pc, #164]	; (800b0d4 <__sflush_r+0x108>)
 800b02e:	410a      	asrs	r2, r1
 800b030:	07d6      	lsls	r6, r2, #31
 800b032:	d427      	bmi.n	800b084 <__sflush_r+0xb8>
 800b034:	2200      	movs	r2, #0
 800b036:	6062      	str	r2, [r4, #4]
 800b038:	04d9      	lsls	r1, r3, #19
 800b03a:	6922      	ldr	r2, [r4, #16]
 800b03c:	6022      	str	r2, [r4, #0]
 800b03e:	d504      	bpl.n	800b04a <__sflush_r+0x7e>
 800b040:	1c42      	adds	r2, r0, #1
 800b042:	d101      	bne.n	800b048 <__sflush_r+0x7c>
 800b044:	682b      	ldr	r3, [r5, #0]
 800b046:	b903      	cbnz	r3, 800b04a <__sflush_r+0x7e>
 800b048:	6560      	str	r0, [r4, #84]	; 0x54
 800b04a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b04c:	602f      	str	r7, [r5, #0]
 800b04e:	2900      	cmp	r1, #0
 800b050:	d0c9      	beq.n	800afe6 <__sflush_r+0x1a>
 800b052:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b056:	4299      	cmp	r1, r3
 800b058:	d002      	beq.n	800b060 <__sflush_r+0x94>
 800b05a:	4628      	mov	r0, r5
 800b05c:	f7fe f8d6 	bl	800920c <_free_r>
 800b060:	2000      	movs	r0, #0
 800b062:	6360      	str	r0, [r4, #52]	; 0x34
 800b064:	e7c0      	b.n	800afe8 <__sflush_r+0x1c>
 800b066:	2301      	movs	r3, #1
 800b068:	4628      	mov	r0, r5
 800b06a:	47b0      	blx	r6
 800b06c:	1c41      	adds	r1, r0, #1
 800b06e:	d1c8      	bne.n	800b002 <__sflush_r+0x36>
 800b070:	682b      	ldr	r3, [r5, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d0c5      	beq.n	800b002 <__sflush_r+0x36>
 800b076:	2b1d      	cmp	r3, #29
 800b078:	d001      	beq.n	800b07e <__sflush_r+0xb2>
 800b07a:	2b16      	cmp	r3, #22
 800b07c:	d101      	bne.n	800b082 <__sflush_r+0xb6>
 800b07e:	602f      	str	r7, [r5, #0]
 800b080:	e7b1      	b.n	800afe6 <__sflush_r+0x1a>
 800b082:	89a3      	ldrh	r3, [r4, #12]
 800b084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b088:	81a3      	strh	r3, [r4, #12]
 800b08a:	e7ad      	b.n	800afe8 <__sflush_r+0x1c>
 800b08c:	690f      	ldr	r7, [r1, #16]
 800b08e:	2f00      	cmp	r7, #0
 800b090:	d0a9      	beq.n	800afe6 <__sflush_r+0x1a>
 800b092:	0793      	lsls	r3, r2, #30
 800b094:	680e      	ldr	r6, [r1, #0]
 800b096:	bf08      	it	eq
 800b098:	694b      	ldreq	r3, [r1, #20]
 800b09a:	600f      	str	r7, [r1, #0]
 800b09c:	bf18      	it	ne
 800b09e:	2300      	movne	r3, #0
 800b0a0:	eba6 0807 	sub.w	r8, r6, r7
 800b0a4:	608b      	str	r3, [r1, #8]
 800b0a6:	f1b8 0f00 	cmp.w	r8, #0
 800b0aa:	dd9c      	ble.n	800afe6 <__sflush_r+0x1a>
 800b0ac:	6a21      	ldr	r1, [r4, #32]
 800b0ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b0b0:	4643      	mov	r3, r8
 800b0b2:	463a      	mov	r2, r7
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b0      	blx	r6
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	dc06      	bgt.n	800b0ca <__sflush_r+0xfe>
 800b0bc:	89a3      	ldrh	r3, [r4, #12]
 800b0be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0c2:	81a3      	strh	r3, [r4, #12]
 800b0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b0c8:	e78e      	b.n	800afe8 <__sflush_r+0x1c>
 800b0ca:	4407      	add	r7, r0
 800b0cc:	eba8 0800 	sub.w	r8, r8, r0
 800b0d0:	e7e9      	b.n	800b0a6 <__sflush_r+0xda>
 800b0d2:	bf00      	nop
 800b0d4:	dfbffffe 	.word	0xdfbffffe

0800b0d8 <_fflush_r>:
 800b0d8:	b538      	push	{r3, r4, r5, lr}
 800b0da:	690b      	ldr	r3, [r1, #16]
 800b0dc:	4605      	mov	r5, r0
 800b0de:	460c      	mov	r4, r1
 800b0e0:	b913      	cbnz	r3, 800b0e8 <_fflush_r+0x10>
 800b0e2:	2500      	movs	r5, #0
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	b118      	cbz	r0, 800b0f2 <_fflush_r+0x1a>
 800b0ea:	6a03      	ldr	r3, [r0, #32]
 800b0ec:	b90b      	cbnz	r3, 800b0f2 <_fflush_r+0x1a>
 800b0ee:	f7fc fedf 	bl	8007eb0 <__sinit>
 800b0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d0f3      	beq.n	800b0e2 <_fflush_r+0xa>
 800b0fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b0fc:	07d0      	lsls	r0, r2, #31
 800b0fe:	d404      	bmi.n	800b10a <_fflush_r+0x32>
 800b100:	0599      	lsls	r1, r3, #22
 800b102:	d402      	bmi.n	800b10a <_fflush_r+0x32>
 800b104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b106:	f7fd f9f0 	bl	80084ea <__retarget_lock_acquire_recursive>
 800b10a:	4628      	mov	r0, r5
 800b10c:	4621      	mov	r1, r4
 800b10e:	f7ff ff5d 	bl	800afcc <__sflush_r>
 800b112:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b114:	07da      	lsls	r2, r3, #31
 800b116:	4605      	mov	r5, r0
 800b118:	d4e4      	bmi.n	800b0e4 <_fflush_r+0xc>
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	059b      	lsls	r3, r3, #22
 800b11e:	d4e1      	bmi.n	800b0e4 <_fflush_r+0xc>
 800b120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b122:	f7fd f9e3 	bl	80084ec <__retarget_lock_release_recursive>
 800b126:	e7dd      	b.n	800b0e4 <_fflush_r+0xc>

0800b128 <__swhatbuf_r>:
 800b128:	b570      	push	{r4, r5, r6, lr}
 800b12a:	460c      	mov	r4, r1
 800b12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b130:	2900      	cmp	r1, #0
 800b132:	b096      	sub	sp, #88	; 0x58
 800b134:	4615      	mov	r5, r2
 800b136:	461e      	mov	r6, r3
 800b138:	da0d      	bge.n	800b156 <__swhatbuf_r+0x2e>
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b140:	f04f 0100 	mov.w	r1, #0
 800b144:	bf0c      	ite	eq
 800b146:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b14a:	2340      	movne	r3, #64	; 0x40
 800b14c:	2000      	movs	r0, #0
 800b14e:	6031      	str	r1, [r6, #0]
 800b150:	602b      	str	r3, [r5, #0]
 800b152:	b016      	add	sp, #88	; 0x58
 800b154:	bd70      	pop	{r4, r5, r6, pc}
 800b156:	466a      	mov	r2, sp
 800b158:	f000 f874 	bl	800b244 <_fstat_r>
 800b15c:	2800      	cmp	r0, #0
 800b15e:	dbec      	blt.n	800b13a <__swhatbuf_r+0x12>
 800b160:	9901      	ldr	r1, [sp, #4]
 800b162:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b166:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b16a:	4259      	negs	r1, r3
 800b16c:	4159      	adcs	r1, r3
 800b16e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b172:	e7eb      	b.n	800b14c <__swhatbuf_r+0x24>

0800b174 <__smakebuf_r>:
 800b174:	898b      	ldrh	r3, [r1, #12]
 800b176:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b178:	079d      	lsls	r5, r3, #30
 800b17a:	4606      	mov	r6, r0
 800b17c:	460c      	mov	r4, r1
 800b17e:	d507      	bpl.n	800b190 <__smakebuf_r+0x1c>
 800b180:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	6123      	str	r3, [r4, #16]
 800b188:	2301      	movs	r3, #1
 800b18a:	6163      	str	r3, [r4, #20]
 800b18c:	b002      	add	sp, #8
 800b18e:	bd70      	pop	{r4, r5, r6, pc}
 800b190:	ab01      	add	r3, sp, #4
 800b192:	466a      	mov	r2, sp
 800b194:	f7ff ffc8 	bl	800b128 <__swhatbuf_r>
 800b198:	9900      	ldr	r1, [sp, #0]
 800b19a:	4605      	mov	r5, r0
 800b19c:	4630      	mov	r0, r6
 800b19e:	f7fe f8a9 	bl	80092f4 <_malloc_r>
 800b1a2:	b948      	cbnz	r0, 800b1b8 <__smakebuf_r+0x44>
 800b1a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1a8:	059a      	lsls	r2, r3, #22
 800b1aa:	d4ef      	bmi.n	800b18c <__smakebuf_r+0x18>
 800b1ac:	f023 0303 	bic.w	r3, r3, #3
 800b1b0:	f043 0302 	orr.w	r3, r3, #2
 800b1b4:	81a3      	strh	r3, [r4, #12]
 800b1b6:	e7e3      	b.n	800b180 <__smakebuf_r+0xc>
 800b1b8:	89a3      	ldrh	r3, [r4, #12]
 800b1ba:	6020      	str	r0, [r4, #0]
 800b1bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1c0:	81a3      	strh	r3, [r4, #12]
 800b1c2:	9b00      	ldr	r3, [sp, #0]
 800b1c4:	6163      	str	r3, [r4, #20]
 800b1c6:	9b01      	ldr	r3, [sp, #4]
 800b1c8:	6120      	str	r0, [r4, #16]
 800b1ca:	b15b      	cbz	r3, 800b1e4 <__smakebuf_r+0x70>
 800b1cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f000 f849 	bl	800b268 <_isatty_r>
 800b1d6:	b128      	cbz	r0, 800b1e4 <__smakebuf_r+0x70>
 800b1d8:	89a3      	ldrh	r3, [r4, #12]
 800b1da:	f023 0303 	bic.w	r3, r3, #3
 800b1de:	f043 0301 	orr.w	r3, r3, #1
 800b1e2:	81a3      	strh	r3, [r4, #12]
 800b1e4:	89a3      	ldrh	r3, [r4, #12]
 800b1e6:	431d      	orrs	r5, r3
 800b1e8:	81a5      	strh	r5, [r4, #12]
 800b1ea:	e7cf      	b.n	800b18c <__smakebuf_r+0x18>

0800b1ec <memmove>:
 800b1ec:	4288      	cmp	r0, r1
 800b1ee:	b510      	push	{r4, lr}
 800b1f0:	eb01 0402 	add.w	r4, r1, r2
 800b1f4:	d902      	bls.n	800b1fc <memmove+0x10>
 800b1f6:	4284      	cmp	r4, r0
 800b1f8:	4623      	mov	r3, r4
 800b1fa:	d807      	bhi.n	800b20c <memmove+0x20>
 800b1fc:	1e43      	subs	r3, r0, #1
 800b1fe:	42a1      	cmp	r1, r4
 800b200:	d008      	beq.n	800b214 <memmove+0x28>
 800b202:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b206:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b20a:	e7f8      	b.n	800b1fe <memmove+0x12>
 800b20c:	4402      	add	r2, r0
 800b20e:	4601      	mov	r1, r0
 800b210:	428a      	cmp	r2, r1
 800b212:	d100      	bne.n	800b216 <memmove+0x2a>
 800b214:	bd10      	pop	{r4, pc}
 800b216:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b21a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b21e:	e7f7      	b.n	800b210 <memmove+0x24>

0800b220 <strncmp>:
 800b220:	b510      	push	{r4, lr}
 800b222:	b16a      	cbz	r2, 800b240 <strncmp+0x20>
 800b224:	3901      	subs	r1, #1
 800b226:	1884      	adds	r4, r0, r2
 800b228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b22c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b230:	429a      	cmp	r2, r3
 800b232:	d103      	bne.n	800b23c <strncmp+0x1c>
 800b234:	42a0      	cmp	r0, r4
 800b236:	d001      	beq.n	800b23c <strncmp+0x1c>
 800b238:	2a00      	cmp	r2, #0
 800b23a:	d1f5      	bne.n	800b228 <strncmp+0x8>
 800b23c:	1ad0      	subs	r0, r2, r3
 800b23e:	bd10      	pop	{r4, pc}
 800b240:	4610      	mov	r0, r2
 800b242:	e7fc      	b.n	800b23e <strncmp+0x1e>

0800b244 <_fstat_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d07      	ldr	r5, [pc, #28]	; (800b264 <_fstat_r+0x20>)
 800b248:	2300      	movs	r3, #0
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	4611      	mov	r1, r2
 800b250:	602b      	str	r3, [r5, #0]
 800b252:	f7f6 fe10 	bl	8001e76 <_fstat>
 800b256:	1c43      	adds	r3, r0, #1
 800b258:	d102      	bne.n	800b260 <_fstat_r+0x1c>
 800b25a:	682b      	ldr	r3, [r5, #0]
 800b25c:	b103      	cbz	r3, 800b260 <_fstat_r+0x1c>
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	bd38      	pop	{r3, r4, r5, pc}
 800b262:	bf00      	nop
 800b264:	200044b8 	.word	0x200044b8

0800b268 <_isatty_r>:
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	4d06      	ldr	r5, [pc, #24]	; (800b284 <_isatty_r+0x1c>)
 800b26c:	2300      	movs	r3, #0
 800b26e:	4604      	mov	r4, r0
 800b270:	4608      	mov	r0, r1
 800b272:	602b      	str	r3, [r5, #0]
 800b274:	f7f6 fe0f 	bl	8001e96 <_isatty>
 800b278:	1c43      	adds	r3, r0, #1
 800b27a:	d102      	bne.n	800b282 <_isatty_r+0x1a>
 800b27c:	682b      	ldr	r3, [r5, #0]
 800b27e:	b103      	cbz	r3, 800b282 <_isatty_r+0x1a>
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	bd38      	pop	{r3, r4, r5, pc}
 800b284:	200044b8 	.word	0x200044b8

0800b288 <_sbrk_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	4d06      	ldr	r5, [pc, #24]	; (800b2a4 <_sbrk_r+0x1c>)
 800b28c:	2300      	movs	r3, #0
 800b28e:	4604      	mov	r4, r0
 800b290:	4608      	mov	r0, r1
 800b292:	602b      	str	r3, [r5, #0]
 800b294:	f7f6 fe18 	bl	8001ec8 <_sbrk>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d102      	bne.n	800b2a2 <_sbrk_r+0x1a>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	b103      	cbz	r3, 800b2a2 <_sbrk_r+0x1a>
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	bd38      	pop	{r3, r4, r5, pc}
 800b2a4:	200044b8 	.word	0x200044b8

0800b2a8 <nan>:
 800b2a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b2b0 <nan+0x8>
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	00000000 	.word	0x00000000
 800b2b4:	7ff80000 	.word	0x7ff80000

0800b2b8 <__assert_func>:
 800b2b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ba:	4614      	mov	r4, r2
 800b2bc:	461a      	mov	r2, r3
 800b2be:	4b09      	ldr	r3, [pc, #36]	; (800b2e4 <__assert_func+0x2c>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	68d8      	ldr	r0, [r3, #12]
 800b2c6:	b14c      	cbz	r4, 800b2dc <__assert_func+0x24>
 800b2c8:	4b07      	ldr	r3, [pc, #28]	; (800b2e8 <__assert_func+0x30>)
 800b2ca:	9100      	str	r1, [sp, #0]
 800b2cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2d0:	4906      	ldr	r1, [pc, #24]	; (800b2ec <__assert_func+0x34>)
 800b2d2:	462b      	mov	r3, r5
 800b2d4:	f000 fbca 	bl	800ba6c <fiprintf>
 800b2d8:	f000 fbda 	bl	800ba90 <abort>
 800b2dc:	4b04      	ldr	r3, [pc, #16]	; (800b2f0 <__assert_func+0x38>)
 800b2de:	461c      	mov	r4, r3
 800b2e0:	e7f3      	b.n	800b2ca <__assert_func+0x12>
 800b2e2:	bf00      	nop
 800b2e4:	2000006c 	.word	0x2000006c
 800b2e8:	0800c022 	.word	0x0800c022
 800b2ec:	0800c02f 	.word	0x0800c02f
 800b2f0:	0800c05d 	.word	0x0800c05d

0800b2f4 <_calloc_r>:
 800b2f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2f6:	fba1 2402 	umull	r2, r4, r1, r2
 800b2fa:	b94c      	cbnz	r4, 800b310 <_calloc_r+0x1c>
 800b2fc:	4611      	mov	r1, r2
 800b2fe:	9201      	str	r2, [sp, #4]
 800b300:	f7fd fff8 	bl	80092f4 <_malloc_r>
 800b304:	9a01      	ldr	r2, [sp, #4]
 800b306:	4605      	mov	r5, r0
 800b308:	b930      	cbnz	r0, 800b318 <_calloc_r+0x24>
 800b30a:	4628      	mov	r0, r5
 800b30c:	b003      	add	sp, #12
 800b30e:	bd30      	pop	{r4, r5, pc}
 800b310:	220c      	movs	r2, #12
 800b312:	6002      	str	r2, [r0, #0]
 800b314:	2500      	movs	r5, #0
 800b316:	e7f8      	b.n	800b30a <_calloc_r+0x16>
 800b318:	4621      	mov	r1, r4
 800b31a:	f7fd f813 	bl	8008344 <memset>
 800b31e:	e7f4      	b.n	800b30a <_calloc_r+0x16>

0800b320 <rshift>:
 800b320:	6903      	ldr	r3, [r0, #16]
 800b322:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b326:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b32a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b32e:	f100 0414 	add.w	r4, r0, #20
 800b332:	dd45      	ble.n	800b3c0 <rshift+0xa0>
 800b334:	f011 011f 	ands.w	r1, r1, #31
 800b338:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b33c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b340:	d10c      	bne.n	800b35c <rshift+0x3c>
 800b342:	f100 0710 	add.w	r7, r0, #16
 800b346:	4629      	mov	r1, r5
 800b348:	42b1      	cmp	r1, r6
 800b34a:	d334      	bcc.n	800b3b6 <rshift+0x96>
 800b34c:	1a9b      	subs	r3, r3, r2
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	1eea      	subs	r2, r5, #3
 800b352:	4296      	cmp	r6, r2
 800b354:	bf38      	it	cc
 800b356:	2300      	movcc	r3, #0
 800b358:	4423      	add	r3, r4
 800b35a:	e015      	b.n	800b388 <rshift+0x68>
 800b35c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b360:	f1c1 0820 	rsb	r8, r1, #32
 800b364:	40cf      	lsrs	r7, r1
 800b366:	f105 0e04 	add.w	lr, r5, #4
 800b36a:	46a1      	mov	r9, r4
 800b36c:	4576      	cmp	r6, lr
 800b36e:	46f4      	mov	ip, lr
 800b370:	d815      	bhi.n	800b39e <rshift+0x7e>
 800b372:	1a9a      	subs	r2, r3, r2
 800b374:	0092      	lsls	r2, r2, #2
 800b376:	3a04      	subs	r2, #4
 800b378:	3501      	adds	r5, #1
 800b37a:	42ae      	cmp	r6, r5
 800b37c:	bf38      	it	cc
 800b37e:	2200      	movcc	r2, #0
 800b380:	18a3      	adds	r3, r4, r2
 800b382:	50a7      	str	r7, [r4, r2]
 800b384:	b107      	cbz	r7, 800b388 <rshift+0x68>
 800b386:	3304      	adds	r3, #4
 800b388:	1b1a      	subs	r2, r3, r4
 800b38a:	42a3      	cmp	r3, r4
 800b38c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b390:	bf08      	it	eq
 800b392:	2300      	moveq	r3, #0
 800b394:	6102      	str	r2, [r0, #16]
 800b396:	bf08      	it	eq
 800b398:	6143      	streq	r3, [r0, #20]
 800b39a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b39e:	f8dc c000 	ldr.w	ip, [ip]
 800b3a2:	fa0c fc08 	lsl.w	ip, ip, r8
 800b3a6:	ea4c 0707 	orr.w	r7, ip, r7
 800b3aa:	f849 7b04 	str.w	r7, [r9], #4
 800b3ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b3b2:	40cf      	lsrs	r7, r1
 800b3b4:	e7da      	b.n	800b36c <rshift+0x4c>
 800b3b6:	f851 cb04 	ldr.w	ip, [r1], #4
 800b3ba:	f847 cf04 	str.w	ip, [r7, #4]!
 800b3be:	e7c3      	b.n	800b348 <rshift+0x28>
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	e7e1      	b.n	800b388 <rshift+0x68>

0800b3c4 <__hexdig_fun>:
 800b3c4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b3c8:	2b09      	cmp	r3, #9
 800b3ca:	d802      	bhi.n	800b3d2 <__hexdig_fun+0xe>
 800b3cc:	3820      	subs	r0, #32
 800b3ce:	b2c0      	uxtb	r0, r0
 800b3d0:	4770      	bx	lr
 800b3d2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b3d6:	2b05      	cmp	r3, #5
 800b3d8:	d801      	bhi.n	800b3de <__hexdig_fun+0x1a>
 800b3da:	3847      	subs	r0, #71	; 0x47
 800b3dc:	e7f7      	b.n	800b3ce <__hexdig_fun+0xa>
 800b3de:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b3e2:	2b05      	cmp	r3, #5
 800b3e4:	d801      	bhi.n	800b3ea <__hexdig_fun+0x26>
 800b3e6:	3827      	subs	r0, #39	; 0x27
 800b3e8:	e7f1      	b.n	800b3ce <__hexdig_fun+0xa>
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	4770      	bx	lr
	...

0800b3f0 <__gethex>:
 800b3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f4:	4617      	mov	r7, r2
 800b3f6:	680a      	ldr	r2, [r1, #0]
 800b3f8:	b085      	sub	sp, #20
 800b3fa:	f102 0b02 	add.w	fp, r2, #2
 800b3fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b402:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b406:	4681      	mov	r9, r0
 800b408:	468a      	mov	sl, r1
 800b40a:	9302      	str	r3, [sp, #8]
 800b40c:	32fe      	adds	r2, #254	; 0xfe
 800b40e:	eb02 030b 	add.w	r3, r2, fp
 800b412:	46d8      	mov	r8, fp
 800b414:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b418:	9301      	str	r3, [sp, #4]
 800b41a:	2830      	cmp	r0, #48	; 0x30
 800b41c:	d0f7      	beq.n	800b40e <__gethex+0x1e>
 800b41e:	f7ff ffd1 	bl	800b3c4 <__hexdig_fun>
 800b422:	4604      	mov	r4, r0
 800b424:	2800      	cmp	r0, #0
 800b426:	d138      	bne.n	800b49a <__gethex+0xaa>
 800b428:	49a7      	ldr	r1, [pc, #668]	; (800b6c8 <__gethex+0x2d8>)
 800b42a:	2201      	movs	r2, #1
 800b42c:	4640      	mov	r0, r8
 800b42e:	f7ff fef7 	bl	800b220 <strncmp>
 800b432:	4606      	mov	r6, r0
 800b434:	2800      	cmp	r0, #0
 800b436:	d169      	bne.n	800b50c <__gethex+0x11c>
 800b438:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b43c:	465d      	mov	r5, fp
 800b43e:	f7ff ffc1 	bl	800b3c4 <__hexdig_fun>
 800b442:	2800      	cmp	r0, #0
 800b444:	d064      	beq.n	800b510 <__gethex+0x120>
 800b446:	465a      	mov	r2, fp
 800b448:	7810      	ldrb	r0, [r2, #0]
 800b44a:	2830      	cmp	r0, #48	; 0x30
 800b44c:	4690      	mov	r8, r2
 800b44e:	f102 0201 	add.w	r2, r2, #1
 800b452:	d0f9      	beq.n	800b448 <__gethex+0x58>
 800b454:	f7ff ffb6 	bl	800b3c4 <__hexdig_fun>
 800b458:	2301      	movs	r3, #1
 800b45a:	fab0 f480 	clz	r4, r0
 800b45e:	0964      	lsrs	r4, r4, #5
 800b460:	465e      	mov	r6, fp
 800b462:	9301      	str	r3, [sp, #4]
 800b464:	4642      	mov	r2, r8
 800b466:	4615      	mov	r5, r2
 800b468:	3201      	adds	r2, #1
 800b46a:	7828      	ldrb	r0, [r5, #0]
 800b46c:	f7ff ffaa 	bl	800b3c4 <__hexdig_fun>
 800b470:	2800      	cmp	r0, #0
 800b472:	d1f8      	bne.n	800b466 <__gethex+0x76>
 800b474:	4994      	ldr	r1, [pc, #592]	; (800b6c8 <__gethex+0x2d8>)
 800b476:	2201      	movs	r2, #1
 800b478:	4628      	mov	r0, r5
 800b47a:	f7ff fed1 	bl	800b220 <strncmp>
 800b47e:	b978      	cbnz	r0, 800b4a0 <__gethex+0xb0>
 800b480:	b946      	cbnz	r6, 800b494 <__gethex+0xa4>
 800b482:	1c6e      	adds	r6, r5, #1
 800b484:	4632      	mov	r2, r6
 800b486:	4615      	mov	r5, r2
 800b488:	3201      	adds	r2, #1
 800b48a:	7828      	ldrb	r0, [r5, #0]
 800b48c:	f7ff ff9a 	bl	800b3c4 <__hexdig_fun>
 800b490:	2800      	cmp	r0, #0
 800b492:	d1f8      	bne.n	800b486 <__gethex+0x96>
 800b494:	1b73      	subs	r3, r6, r5
 800b496:	009e      	lsls	r6, r3, #2
 800b498:	e004      	b.n	800b4a4 <__gethex+0xb4>
 800b49a:	2400      	movs	r4, #0
 800b49c:	4626      	mov	r6, r4
 800b49e:	e7e1      	b.n	800b464 <__gethex+0x74>
 800b4a0:	2e00      	cmp	r6, #0
 800b4a2:	d1f7      	bne.n	800b494 <__gethex+0xa4>
 800b4a4:	782b      	ldrb	r3, [r5, #0]
 800b4a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b4aa:	2b50      	cmp	r3, #80	; 0x50
 800b4ac:	d13d      	bne.n	800b52a <__gethex+0x13a>
 800b4ae:	786b      	ldrb	r3, [r5, #1]
 800b4b0:	2b2b      	cmp	r3, #43	; 0x2b
 800b4b2:	d02f      	beq.n	800b514 <__gethex+0x124>
 800b4b4:	2b2d      	cmp	r3, #45	; 0x2d
 800b4b6:	d031      	beq.n	800b51c <__gethex+0x12c>
 800b4b8:	1c69      	adds	r1, r5, #1
 800b4ba:	f04f 0b00 	mov.w	fp, #0
 800b4be:	7808      	ldrb	r0, [r1, #0]
 800b4c0:	f7ff ff80 	bl	800b3c4 <__hexdig_fun>
 800b4c4:	1e42      	subs	r2, r0, #1
 800b4c6:	b2d2      	uxtb	r2, r2
 800b4c8:	2a18      	cmp	r2, #24
 800b4ca:	d82e      	bhi.n	800b52a <__gethex+0x13a>
 800b4cc:	f1a0 0210 	sub.w	r2, r0, #16
 800b4d0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b4d4:	f7ff ff76 	bl	800b3c4 <__hexdig_fun>
 800b4d8:	f100 3cff 	add.w	ip, r0, #4294967295
 800b4dc:	fa5f fc8c 	uxtb.w	ip, ip
 800b4e0:	f1bc 0f18 	cmp.w	ip, #24
 800b4e4:	d91d      	bls.n	800b522 <__gethex+0x132>
 800b4e6:	f1bb 0f00 	cmp.w	fp, #0
 800b4ea:	d000      	beq.n	800b4ee <__gethex+0xfe>
 800b4ec:	4252      	negs	r2, r2
 800b4ee:	4416      	add	r6, r2
 800b4f0:	f8ca 1000 	str.w	r1, [sl]
 800b4f4:	b1dc      	cbz	r4, 800b52e <__gethex+0x13e>
 800b4f6:	9b01      	ldr	r3, [sp, #4]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	bf14      	ite	ne
 800b4fc:	f04f 0800 	movne.w	r8, #0
 800b500:	f04f 0806 	moveq.w	r8, #6
 800b504:	4640      	mov	r0, r8
 800b506:	b005      	add	sp, #20
 800b508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b50c:	4645      	mov	r5, r8
 800b50e:	4626      	mov	r6, r4
 800b510:	2401      	movs	r4, #1
 800b512:	e7c7      	b.n	800b4a4 <__gethex+0xb4>
 800b514:	f04f 0b00 	mov.w	fp, #0
 800b518:	1ca9      	adds	r1, r5, #2
 800b51a:	e7d0      	b.n	800b4be <__gethex+0xce>
 800b51c:	f04f 0b01 	mov.w	fp, #1
 800b520:	e7fa      	b.n	800b518 <__gethex+0x128>
 800b522:	230a      	movs	r3, #10
 800b524:	fb03 0002 	mla	r0, r3, r2, r0
 800b528:	e7d0      	b.n	800b4cc <__gethex+0xdc>
 800b52a:	4629      	mov	r1, r5
 800b52c:	e7e0      	b.n	800b4f0 <__gethex+0x100>
 800b52e:	eba5 0308 	sub.w	r3, r5, r8
 800b532:	3b01      	subs	r3, #1
 800b534:	4621      	mov	r1, r4
 800b536:	2b07      	cmp	r3, #7
 800b538:	dc0a      	bgt.n	800b550 <__gethex+0x160>
 800b53a:	4648      	mov	r0, r9
 800b53c:	f7fd ff66 	bl	800940c <_Balloc>
 800b540:	4604      	mov	r4, r0
 800b542:	b940      	cbnz	r0, 800b556 <__gethex+0x166>
 800b544:	4b61      	ldr	r3, [pc, #388]	; (800b6cc <__gethex+0x2dc>)
 800b546:	4602      	mov	r2, r0
 800b548:	21e4      	movs	r1, #228	; 0xe4
 800b54a:	4861      	ldr	r0, [pc, #388]	; (800b6d0 <__gethex+0x2e0>)
 800b54c:	f7ff feb4 	bl	800b2b8 <__assert_func>
 800b550:	3101      	adds	r1, #1
 800b552:	105b      	asrs	r3, r3, #1
 800b554:	e7ef      	b.n	800b536 <__gethex+0x146>
 800b556:	f100 0a14 	add.w	sl, r0, #20
 800b55a:	2300      	movs	r3, #0
 800b55c:	495a      	ldr	r1, [pc, #360]	; (800b6c8 <__gethex+0x2d8>)
 800b55e:	f8cd a004 	str.w	sl, [sp, #4]
 800b562:	469b      	mov	fp, r3
 800b564:	45a8      	cmp	r8, r5
 800b566:	d342      	bcc.n	800b5ee <__gethex+0x1fe>
 800b568:	9801      	ldr	r0, [sp, #4]
 800b56a:	f840 bb04 	str.w	fp, [r0], #4
 800b56e:	eba0 000a 	sub.w	r0, r0, sl
 800b572:	1080      	asrs	r0, r0, #2
 800b574:	6120      	str	r0, [r4, #16]
 800b576:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b57a:	4658      	mov	r0, fp
 800b57c:	f7fe f838 	bl	80095f0 <__hi0bits>
 800b580:	683d      	ldr	r5, [r7, #0]
 800b582:	eba8 0000 	sub.w	r0, r8, r0
 800b586:	42a8      	cmp	r0, r5
 800b588:	dd59      	ble.n	800b63e <__gethex+0x24e>
 800b58a:	eba0 0805 	sub.w	r8, r0, r5
 800b58e:	4641      	mov	r1, r8
 800b590:	4620      	mov	r0, r4
 800b592:	f7fe fbc7 	bl	8009d24 <__any_on>
 800b596:	4683      	mov	fp, r0
 800b598:	b1b8      	cbz	r0, 800b5ca <__gethex+0x1da>
 800b59a:	f108 33ff 	add.w	r3, r8, #4294967295
 800b59e:	1159      	asrs	r1, r3, #5
 800b5a0:	f003 021f 	and.w	r2, r3, #31
 800b5a4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b5a8:	f04f 0b01 	mov.w	fp, #1
 800b5ac:	fa0b f202 	lsl.w	r2, fp, r2
 800b5b0:	420a      	tst	r2, r1
 800b5b2:	d00a      	beq.n	800b5ca <__gethex+0x1da>
 800b5b4:	455b      	cmp	r3, fp
 800b5b6:	dd06      	ble.n	800b5c6 <__gethex+0x1d6>
 800b5b8:	f1a8 0102 	sub.w	r1, r8, #2
 800b5bc:	4620      	mov	r0, r4
 800b5be:	f7fe fbb1 	bl	8009d24 <__any_on>
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	d138      	bne.n	800b638 <__gethex+0x248>
 800b5c6:	f04f 0b02 	mov.w	fp, #2
 800b5ca:	4641      	mov	r1, r8
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f7ff fea7 	bl	800b320 <rshift>
 800b5d2:	4446      	add	r6, r8
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	42b3      	cmp	r3, r6
 800b5d8:	da41      	bge.n	800b65e <__gethex+0x26e>
 800b5da:	4621      	mov	r1, r4
 800b5dc:	4648      	mov	r0, r9
 800b5de:	f7fd ff55 	bl	800948c <_Bfree>
 800b5e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	6013      	str	r3, [r2, #0]
 800b5e8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b5ec:	e78a      	b.n	800b504 <__gethex+0x114>
 800b5ee:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b5f2:	2a2e      	cmp	r2, #46	; 0x2e
 800b5f4:	d014      	beq.n	800b620 <__gethex+0x230>
 800b5f6:	2b20      	cmp	r3, #32
 800b5f8:	d106      	bne.n	800b608 <__gethex+0x218>
 800b5fa:	9b01      	ldr	r3, [sp, #4]
 800b5fc:	f843 bb04 	str.w	fp, [r3], #4
 800b600:	f04f 0b00 	mov.w	fp, #0
 800b604:	9301      	str	r3, [sp, #4]
 800b606:	465b      	mov	r3, fp
 800b608:	7828      	ldrb	r0, [r5, #0]
 800b60a:	9303      	str	r3, [sp, #12]
 800b60c:	f7ff feda 	bl	800b3c4 <__hexdig_fun>
 800b610:	9b03      	ldr	r3, [sp, #12]
 800b612:	f000 000f 	and.w	r0, r0, #15
 800b616:	4098      	lsls	r0, r3
 800b618:	ea4b 0b00 	orr.w	fp, fp, r0
 800b61c:	3304      	adds	r3, #4
 800b61e:	e7a1      	b.n	800b564 <__gethex+0x174>
 800b620:	45a8      	cmp	r8, r5
 800b622:	d8e8      	bhi.n	800b5f6 <__gethex+0x206>
 800b624:	2201      	movs	r2, #1
 800b626:	4628      	mov	r0, r5
 800b628:	9303      	str	r3, [sp, #12]
 800b62a:	f7ff fdf9 	bl	800b220 <strncmp>
 800b62e:	4926      	ldr	r1, [pc, #152]	; (800b6c8 <__gethex+0x2d8>)
 800b630:	9b03      	ldr	r3, [sp, #12]
 800b632:	2800      	cmp	r0, #0
 800b634:	d1df      	bne.n	800b5f6 <__gethex+0x206>
 800b636:	e795      	b.n	800b564 <__gethex+0x174>
 800b638:	f04f 0b03 	mov.w	fp, #3
 800b63c:	e7c5      	b.n	800b5ca <__gethex+0x1da>
 800b63e:	da0b      	bge.n	800b658 <__gethex+0x268>
 800b640:	eba5 0800 	sub.w	r8, r5, r0
 800b644:	4621      	mov	r1, r4
 800b646:	4642      	mov	r2, r8
 800b648:	4648      	mov	r0, r9
 800b64a:	f7fe f939 	bl	80098c0 <__lshift>
 800b64e:	eba6 0608 	sub.w	r6, r6, r8
 800b652:	4604      	mov	r4, r0
 800b654:	f100 0a14 	add.w	sl, r0, #20
 800b658:	f04f 0b00 	mov.w	fp, #0
 800b65c:	e7ba      	b.n	800b5d4 <__gethex+0x1e4>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	42b3      	cmp	r3, r6
 800b662:	dd73      	ble.n	800b74c <__gethex+0x35c>
 800b664:	1b9e      	subs	r6, r3, r6
 800b666:	42b5      	cmp	r5, r6
 800b668:	dc34      	bgt.n	800b6d4 <__gethex+0x2e4>
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2b02      	cmp	r3, #2
 800b66e:	d023      	beq.n	800b6b8 <__gethex+0x2c8>
 800b670:	2b03      	cmp	r3, #3
 800b672:	d025      	beq.n	800b6c0 <__gethex+0x2d0>
 800b674:	2b01      	cmp	r3, #1
 800b676:	d115      	bne.n	800b6a4 <__gethex+0x2b4>
 800b678:	42b5      	cmp	r5, r6
 800b67a:	d113      	bne.n	800b6a4 <__gethex+0x2b4>
 800b67c:	2d01      	cmp	r5, #1
 800b67e:	d10b      	bne.n	800b698 <__gethex+0x2a8>
 800b680:	9a02      	ldr	r2, [sp, #8]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6013      	str	r3, [r2, #0]
 800b686:	2301      	movs	r3, #1
 800b688:	6123      	str	r3, [r4, #16]
 800b68a:	f8ca 3000 	str.w	r3, [sl]
 800b68e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b690:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b694:	601c      	str	r4, [r3, #0]
 800b696:	e735      	b.n	800b504 <__gethex+0x114>
 800b698:	1e69      	subs	r1, r5, #1
 800b69a:	4620      	mov	r0, r4
 800b69c:	f7fe fb42 	bl	8009d24 <__any_on>
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	d1ed      	bne.n	800b680 <__gethex+0x290>
 800b6a4:	4621      	mov	r1, r4
 800b6a6:	4648      	mov	r0, r9
 800b6a8:	f7fd fef0 	bl	800948c <_Bfree>
 800b6ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	6013      	str	r3, [r2, #0]
 800b6b2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b6b6:	e725      	b.n	800b504 <__gethex+0x114>
 800b6b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d1f2      	bne.n	800b6a4 <__gethex+0x2b4>
 800b6be:	e7df      	b.n	800b680 <__gethex+0x290>
 800b6c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d1dc      	bne.n	800b680 <__gethex+0x290>
 800b6c6:	e7ed      	b.n	800b6a4 <__gethex+0x2b4>
 800b6c8:	0800beb4 	.word	0x0800beb4
 800b6cc:	0800bd4d 	.word	0x0800bd4d
 800b6d0:	0800c05e 	.word	0x0800c05e
 800b6d4:	f106 38ff 	add.w	r8, r6, #4294967295
 800b6d8:	f1bb 0f00 	cmp.w	fp, #0
 800b6dc:	d133      	bne.n	800b746 <__gethex+0x356>
 800b6de:	f1b8 0f00 	cmp.w	r8, #0
 800b6e2:	d004      	beq.n	800b6ee <__gethex+0x2fe>
 800b6e4:	4641      	mov	r1, r8
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	f7fe fb1c 	bl	8009d24 <__any_on>
 800b6ec:	4683      	mov	fp, r0
 800b6ee:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b6f8:	f008 081f 	and.w	r8, r8, #31
 800b6fc:	fa03 f308 	lsl.w	r3, r3, r8
 800b700:	4213      	tst	r3, r2
 800b702:	4631      	mov	r1, r6
 800b704:	4620      	mov	r0, r4
 800b706:	bf18      	it	ne
 800b708:	f04b 0b02 	orrne.w	fp, fp, #2
 800b70c:	1bad      	subs	r5, r5, r6
 800b70e:	f7ff fe07 	bl	800b320 <rshift>
 800b712:	687e      	ldr	r6, [r7, #4]
 800b714:	f04f 0802 	mov.w	r8, #2
 800b718:	f1bb 0f00 	cmp.w	fp, #0
 800b71c:	d04a      	beq.n	800b7b4 <__gethex+0x3c4>
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	2b02      	cmp	r3, #2
 800b722:	d016      	beq.n	800b752 <__gethex+0x362>
 800b724:	2b03      	cmp	r3, #3
 800b726:	d018      	beq.n	800b75a <__gethex+0x36a>
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d109      	bne.n	800b740 <__gethex+0x350>
 800b72c:	f01b 0f02 	tst.w	fp, #2
 800b730:	d006      	beq.n	800b740 <__gethex+0x350>
 800b732:	f8da 3000 	ldr.w	r3, [sl]
 800b736:	ea4b 0b03 	orr.w	fp, fp, r3
 800b73a:	f01b 0f01 	tst.w	fp, #1
 800b73e:	d10f      	bne.n	800b760 <__gethex+0x370>
 800b740:	f048 0810 	orr.w	r8, r8, #16
 800b744:	e036      	b.n	800b7b4 <__gethex+0x3c4>
 800b746:	f04f 0b01 	mov.w	fp, #1
 800b74a:	e7d0      	b.n	800b6ee <__gethex+0x2fe>
 800b74c:	f04f 0801 	mov.w	r8, #1
 800b750:	e7e2      	b.n	800b718 <__gethex+0x328>
 800b752:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b754:	f1c3 0301 	rsb	r3, r3, #1
 800b758:	930f      	str	r3, [sp, #60]	; 0x3c
 800b75a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d0ef      	beq.n	800b740 <__gethex+0x350>
 800b760:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b764:	f104 0214 	add.w	r2, r4, #20
 800b768:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b76c:	9301      	str	r3, [sp, #4]
 800b76e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b772:	2300      	movs	r3, #0
 800b774:	4694      	mov	ip, r2
 800b776:	f852 1b04 	ldr.w	r1, [r2], #4
 800b77a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b77e:	d01e      	beq.n	800b7be <__gethex+0x3ce>
 800b780:	3101      	adds	r1, #1
 800b782:	f8cc 1000 	str.w	r1, [ip]
 800b786:	f1b8 0f02 	cmp.w	r8, #2
 800b78a:	f104 0214 	add.w	r2, r4, #20
 800b78e:	d13d      	bne.n	800b80c <__gethex+0x41c>
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	3b01      	subs	r3, #1
 800b794:	42ab      	cmp	r3, r5
 800b796:	d10b      	bne.n	800b7b0 <__gethex+0x3c0>
 800b798:	1169      	asrs	r1, r5, #5
 800b79a:	2301      	movs	r3, #1
 800b79c:	f005 051f 	and.w	r5, r5, #31
 800b7a0:	fa03 f505 	lsl.w	r5, r3, r5
 800b7a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b7a8:	421d      	tst	r5, r3
 800b7aa:	bf18      	it	ne
 800b7ac:	f04f 0801 	movne.w	r8, #1
 800b7b0:	f048 0820 	orr.w	r8, r8, #32
 800b7b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7b6:	601c      	str	r4, [r3, #0]
 800b7b8:	9b02      	ldr	r3, [sp, #8]
 800b7ba:	601e      	str	r6, [r3, #0]
 800b7bc:	e6a2      	b.n	800b504 <__gethex+0x114>
 800b7be:	4290      	cmp	r0, r2
 800b7c0:	f842 3c04 	str.w	r3, [r2, #-4]
 800b7c4:	d8d6      	bhi.n	800b774 <__gethex+0x384>
 800b7c6:	68a2      	ldr	r2, [r4, #8]
 800b7c8:	4593      	cmp	fp, r2
 800b7ca:	db17      	blt.n	800b7fc <__gethex+0x40c>
 800b7cc:	6861      	ldr	r1, [r4, #4]
 800b7ce:	4648      	mov	r0, r9
 800b7d0:	3101      	adds	r1, #1
 800b7d2:	f7fd fe1b 	bl	800940c <_Balloc>
 800b7d6:	4682      	mov	sl, r0
 800b7d8:	b918      	cbnz	r0, 800b7e2 <__gethex+0x3f2>
 800b7da:	4b1b      	ldr	r3, [pc, #108]	; (800b848 <__gethex+0x458>)
 800b7dc:	4602      	mov	r2, r0
 800b7de:	2184      	movs	r1, #132	; 0x84
 800b7e0:	e6b3      	b.n	800b54a <__gethex+0x15a>
 800b7e2:	6922      	ldr	r2, [r4, #16]
 800b7e4:	3202      	adds	r2, #2
 800b7e6:	f104 010c 	add.w	r1, r4, #12
 800b7ea:	0092      	lsls	r2, r2, #2
 800b7ec:	300c      	adds	r0, #12
 800b7ee:	f7fc fe7e 	bl	80084ee <memcpy>
 800b7f2:	4621      	mov	r1, r4
 800b7f4:	4648      	mov	r0, r9
 800b7f6:	f7fd fe49 	bl	800948c <_Bfree>
 800b7fa:	4654      	mov	r4, sl
 800b7fc:	6922      	ldr	r2, [r4, #16]
 800b7fe:	1c51      	adds	r1, r2, #1
 800b800:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b804:	6121      	str	r1, [r4, #16]
 800b806:	2101      	movs	r1, #1
 800b808:	6151      	str	r1, [r2, #20]
 800b80a:	e7bc      	b.n	800b786 <__gethex+0x396>
 800b80c:	6921      	ldr	r1, [r4, #16]
 800b80e:	4559      	cmp	r1, fp
 800b810:	dd0b      	ble.n	800b82a <__gethex+0x43a>
 800b812:	2101      	movs	r1, #1
 800b814:	4620      	mov	r0, r4
 800b816:	f7ff fd83 	bl	800b320 <rshift>
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	3601      	adds	r6, #1
 800b81e:	42b3      	cmp	r3, r6
 800b820:	f6ff aedb 	blt.w	800b5da <__gethex+0x1ea>
 800b824:	f04f 0801 	mov.w	r8, #1
 800b828:	e7c2      	b.n	800b7b0 <__gethex+0x3c0>
 800b82a:	f015 051f 	ands.w	r5, r5, #31
 800b82e:	d0f9      	beq.n	800b824 <__gethex+0x434>
 800b830:	9b01      	ldr	r3, [sp, #4]
 800b832:	441a      	add	r2, r3
 800b834:	f1c5 0520 	rsb	r5, r5, #32
 800b838:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b83c:	f7fd fed8 	bl	80095f0 <__hi0bits>
 800b840:	42a8      	cmp	r0, r5
 800b842:	dbe6      	blt.n	800b812 <__gethex+0x422>
 800b844:	e7ee      	b.n	800b824 <__gethex+0x434>
 800b846:	bf00      	nop
 800b848:	0800bd4d 	.word	0x0800bd4d

0800b84c <L_shift>:
 800b84c:	f1c2 0208 	rsb	r2, r2, #8
 800b850:	0092      	lsls	r2, r2, #2
 800b852:	b570      	push	{r4, r5, r6, lr}
 800b854:	f1c2 0620 	rsb	r6, r2, #32
 800b858:	6843      	ldr	r3, [r0, #4]
 800b85a:	6804      	ldr	r4, [r0, #0]
 800b85c:	fa03 f506 	lsl.w	r5, r3, r6
 800b860:	432c      	orrs	r4, r5
 800b862:	40d3      	lsrs	r3, r2
 800b864:	6004      	str	r4, [r0, #0]
 800b866:	f840 3f04 	str.w	r3, [r0, #4]!
 800b86a:	4288      	cmp	r0, r1
 800b86c:	d3f4      	bcc.n	800b858 <L_shift+0xc>
 800b86e:	bd70      	pop	{r4, r5, r6, pc}

0800b870 <__match>:
 800b870:	b530      	push	{r4, r5, lr}
 800b872:	6803      	ldr	r3, [r0, #0]
 800b874:	3301      	adds	r3, #1
 800b876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b87a:	b914      	cbnz	r4, 800b882 <__match+0x12>
 800b87c:	6003      	str	r3, [r0, #0]
 800b87e:	2001      	movs	r0, #1
 800b880:	bd30      	pop	{r4, r5, pc}
 800b882:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b886:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b88a:	2d19      	cmp	r5, #25
 800b88c:	bf98      	it	ls
 800b88e:	3220      	addls	r2, #32
 800b890:	42a2      	cmp	r2, r4
 800b892:	d0f0      	beq.n	800b876 <__match+0x6>
 800b894:	2000      	movs	r0, #0
 800b896:	e7f3      	b.n	800b880 <__match+0x10>

0800b898 <__hexnan>:
 800b898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89c:	680b      	ldr	r3, [r1, #0]
 800b89e:	6801      	ldr	r1, [r0, #0]
 800b8a0:	115e      	asrs	r6, r3, #5
 800b8a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b8a6:	f013 031f 	ands.w	r3, r3, #31
 800b8aa:	b087      	sub	sp, #28
 800b8ac:	bf18      	it	ne
 800b8ae:	3604      	addne	r6, #4
 800b8b0:	2500      	movs	r5, #0
 800b8b2:	1f37      	subs	r7, r6, #4
 800b8b4:	4682      	mov	sl, r0
 800b8b6:	4690      	mov	r8, r2
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800b8be:	46b9      	mov	r9, r7
 800b8c0:	463c      	mov	r4, r7
 800b8c2:	9502      	str	r5, [sp, #8]
 800b8c4:	46ab      	mov	fp, r5
 800b8c6:	784a      	ldrb	r2, [r1, #1]
 800b8c8:	1c4b      	adds	r3, r1, #1
 800b8ca:	9303      	str	r3, [sp, #12]
 800b8cc:	b342      	cbz	r2, 800b920 <__hexnan+0x88>
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	9105      	str	r1, [sp, #20]
 800b8d2:	9204      	str	r2, [sp, #16]
 800b8d4:	f7ff fd76 	bl	800b3c4 <__hexdig_fun>
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	d14f      	bne.n	800b97c <__hexnan+0xe4>
 800b8dc:	9a04      	ldr	r2, [sp, #16]
 800b8de:	9905      	ldr	r1, [sp, #20]
 800b8e0:	2a20      	cmp	r2, #32
 800b8e2:	d818      	bhi.n	800b916 <__hexnan+0x7e>
 800b8e4:	9b02      	ldr	r3, [sp, #8]
 800b8e6:	459b      	cmp	fp, r3
 800b8e8:	dd13      	ble.n	800b912 <__hexnan+0x7a>
 800b8ea:	454c      	cmp	r4, r9
 800b8ec:	d206      	bcs.n	800b8fc <__hexnan+0x64>
 800b8ee:	2d07      	cmp	r5, #7
 800b8f0:	dc04      	bgt.n	800b8fc <__hexnan+0x64>
 800b8f2:	462a      	mov	r2, r5
 800b8f4:	4649      	mov	r1, r9
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	f7ff ffa8 	bl	800b84c <L_shift>
 800b8fc:	4544      	cmp	r4, r8
 800b8fe:	d950      	bls.n	800b9a2 <__hexnan+0x10a>
 800b900:	2300      	movs	r3, #0
 800b902:	f1a4 0904 	sub.w	r9, r4, #4
 800b906:	f844 3c04 	str.w	r3, [r4, #-4]
 800b90a:	f8cd b008 	str.w	fp, [sp, #8]
 800b90e:	464c      	mov	r4, r9
 800b910:	461d      	mov	r5, r3
 800b912:	9903      	ldr	r1, [sp, #12]
 800b914:	e7d7      	b.n	800b8c6 <__hexnan+0x2e>
 800b916:	2a29      	cmp	r2, #41	; 0x29
 800b918:	d155      	bne.n	800b9c6 <__hexnan+0x12e>
 800b91a:	3102      	adds	r1, #2
 800b91c:	f8ca 1000 	str.w	r1, [sl]
 800b920:	f1bb 0f00 	cmp.w	fp, #0
 800b924:	d04f      	beq.n	800b9c6 <__hexnan+0x12e>
 800b926:	454c      	cmp	r4, r9
 800b928:	d206      	bcs.n	800b938 <__hexnan+0xa0>
 800b92a:	2d07      	cmp	r5, #7
 800b92c:	dc04      	bgt.n	800b938 <__hexnan+0xa0>
 800b92e:	462a      	mov	r2, r5
 800b930:	4649      	mov	r1, r9
 800b932:	4620      	mov	r0, r4
 800b934:	f7ff ff8a 	bl	800b84c <L_shift>
 800b938:	4544      	cmp	r4, r8
 800b93a:	d934      	bls.n	800b9a6 <__hexnan+0x10e>
 800b93c:	f1a8 0204 	sub.w	r2, r8, #4
 800b940:	4623      	mov	r3, r4
 800b942:	f853 1b04 	ldr.w	r1, [r3], #4
 800b946:	f842 1f04 	str.w	r1, [r2, #4]!
 800b94a:	429f      	cmp	r7, r3
 800b94c:	d2f9      	bcs.n	800b942 <__hexnan+0xaa>
 800b94e:	1b3b      	subs	r3, r7, r4
 800b950:	f023 0303 	bic.w	r3, r3, #3
 800b954:	3304      	adds	r3, #4
 800b956:	3e03      	subs	r6, #3
 800b958:	3401      	adds	r4, #1
 800b95a:	42a6      	cmp	r6, r4
 800b95c:	bf38      	it	cc
 800b95e:	2304      	movcc	r3, #4
 800b960:	4443      	add	r3, r8
 800b962:	2200      	movs	r2, #0
 800b964:	f843 2b04 	str.w	r2, [r3], #4
 800b968:	429f      	cmp	r7, r3
 800b96a:	d2fb      	bcs.n	800b964 <__hexnan+0xcc>
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	b91b      	cbnz	r3, 800b978 <__hexnan+0xe0>
 800b970:	4547      	cmp	r7, r8
 800b972:	d126      	bne.n	800b9c2 <__hexnan+0x12a>
 800b974:	2301      	movs	r3, #1
 800b976:	603b      	str	r3, [r7, #0]
 800b978:	2005      	movs	r0, #5
 800b97a:	e025      	b.n	800b9c8 <__hexnan+0x130>
 800b97c:	3501      	adds	r5, #1
 800b97e:	2d08      	cmp	r5, #8
 800b980:	f10b 0b01 	add.w	fp, fp, #1
 800b984:	dd06      	ble.n	800b994 <__hexnan+0xfc>
 800b986:	4544      	cmp	r4, r8
 800b988:	d9c3      	bls.n	800b912 <__hexnan+0x7a>
 800b98a:	2300      	movs	r3, #0
 800b98c:	f844 3c04 	str.w	r3, [r4, #-4]
 800b990:	2501      	movs	r5, #1
 800b992:	3c04      	subs	r4, #4
 800b994:	6822      	ldr	r2, [r4, #0]
 800b996:	f000 000f 	and.w	r0, r0, #15
 800b99a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b99e:	6020      	str	r0, [r4, #0]
 800b9a0:	e7b7      	b.n	800b912 <__hexnan+0x7a>
 800b9a2:	2508      	movs	r5, #8
 800b9a4:	e7b5      	b.n	800b912 <__hexnan+0x7a>
 800b9a6:	9b01      	ldr	r3, [sp, #4]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d0df      	beq.n	800b96c <__hexnan+0xd4>
 800b9ac:	f1c3 0320 	rsb	r3, r3, #32
 800b9b0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b4:	40da      	lsrs	r2, r3
 800b9b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	f846 3c04 	str.w	r3, [r6, #-4]
 800b9c0:	e7d4      	b.n	800b96c <__hexnan+0xd4>
 800b9c2:	3f04      	subs	r7, #4
 800b9c4:	e7d2      	b.n	800b96c <__hexnan+0xd4>
 800b9c6:	2004      	movs	r0, #4
 800b9c8:	b007      	add	sp, #28
 800b9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b9ce <__ascii_mbtowc>:
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	b901      	cbnz	r1, 800b9d4 <__ascii_mbtowc+0x6>
 800b9d2:	a901      	add	r1, sp, #4
 800b9d4:	b142      	cbz	r2, 800b9e8 <__ascii_mbtowc+0x1a>
 800b9d6:	b14b      	cbz	r3, 800b9ec <__ascii_mbtowc+0x1e>
 800b9d8:	7813      	ldrb	r3, [r2, #0]
 800b9da:	600b      	str	r3, [r1, #0]
 800b9dc:	7812      	ldrb	r2, [r2, #0]
 800b9de:	1e10      	subs	r0, r2, #0
 800b9e0:	bf18      	it	ne
 800b9e2:	2001      	movne	r0, #1
 800b9e4:	b002      	add	sp, #8
 800b9e6:	4770      	bx	lr
 800b9e8:	4610      	mov	r0, r2
 800b9ea:	e7fb      	b.n	800b9e4 <__ascii_mbtowc+0x16>
 800b9ec:	f06f 0001 	mvn.w	r0, #1
 800b9f0:	e7f8      	b.n	800b9e4 <__ascii_mbtowc+0x16>

0800b9f2 <_realloc_r>:
 800b9f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9f6:	4680      	mov	r8, r0
 800b9f8:	4614      	mov	r4, r2
 800b9fa:	460e      	mov	r6, r1
 800b9fc:	b921      	cbnz	r1, 800ba08 <_realloc_r+0x16>
 800b9fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba02:	4611      	mov	r1, r2
 800ba04:	f7fd bc76 	b.w	80092f4 <_malloc_r>
 800ba08:	b92a      	cbnz	r2, 800ba16 <_realloc_r+0x24>
 800ba0a:	f7fd fbff 	bl	800920c <_free_r>
 800ba0e:	4625      	mov	r5, r4
 800ba10:	4628      	mov	r0, r5
 800ba12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba16:	f000 f842 	bl	800ba9e <_malloc_usable_size_r>
 800ba1a:	4284      	cmp	r4, r0
 800ba1c:	4607      	mov	r7, r0
 800ba1e:	d802      	bhi.n	800ba26 <_realloc_r+0x34>
 800ba20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba24:	d812      	bhi.n	800ba4c <_realloc_r+0x5a>
 800ba26:	4621      	mov	r1, r4
 800ba28:	4640      	mov	r0, r8
 800ba2a:	f7fd fc63 	bl	80092f4 <_malloc_r>
 800ba2e:	4605      	mov	r5, r0
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d0ed      	beq.n	800ba10 <_realloc_r+0x1e>
 800ba34:	42bc      	cmp	r4, r7
 800ba36:	4622      	mov	r2, r4
 800ba38:	4631      	mov	r1, r6
 800ba3a:	bf28      	it	cs
 800ba3c:	463a      	movcs	r2, r7
 800ba3e:	f7fc fd56 	bl	80084ee <memcpy>
 800ba42:	4631      	mov	r1, r6
 800ba44:	4640      	mov	r0, r8
 800ba46:	f7fd fbe1 	bl	800920c <_free_r>
 800ba4a:	e7e1      	b.n	800ba10 <_realloc_r+0x1e>
 800ba4c:	4635      	mov	r5, r6
 800ba4e:	e7df      	b.n	800ba10 <_realloc_r+0x1e>

0800ba50 <__ascii_wctomb>:
 800ba50:	b149      	cbz	r1, 800ba66 <__ascii_wctomb+0x16>
 800ba52:	2aff      	cmp	r2, #255	; 0xff
 800ba54:	bf85      	ittet	hi
 800ba56:	238a      	movhi	r3, #138	; 0x8a
 800ba58:	6003      	strhi	r3, [r0, #0]
 800ba5a:	700a      	strbls	r2, [r1, #0]
 800ba5c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba60:	bf98      	it	ls
 800ba62:	2001      	movls	r0, #1
 800ba64:	4770      	bx	lr
 800ba66:	4608      	mov	r0, r1
 800ba68:	4770      	bx	lr
	...

0800ba6c <fiprintf>:
 800ba6c:	b40e      	push	{r1, r2, r3}
 800ba6e:	b503      	push	{r0, r1, lr}
 800ba70:	4601      	mov	r1, r0
 800ba72:	ab03      	add	r3, sp, #12
 800ba74:	4805      	ldr	r0, [pc, #20]	; (800ba8c <fiprintf+0x20>)
 800ba76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba7a:	6800      	ldr	r0, [r0, #0]
 800ba7c:	9301      	str	r3, [sp, #4]
 800ba7e:	f7ff f98b 	bl	800ad98 <_vfiprintf_r>
 800ba82:	b002      	add	sp, #8
 800ba84:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba88:	b003      	add	sp, #12
 800ba8a:	4770      	bx	lr
 800ba8c:	2000006c 	.word	0x2000006c

0800ba90 <abort>:
 800ba90:	b508      	push	{r3, lr}
 800ba92:	2006      	movs	r0, #6
 800ba94:	f000 f834 	bl	800bb00 <raise>
 800ba98:	2001      	movs	r0, #1
 800ba9a:	f7f6 f99d 	bl	8001dd8 <_exit>

0800ba9e <_malloc_usable_size_r>:
 800ba9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800baa2:	1f18      	subs	r0, r3, #4
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	bfbc      	itt	lt
 800baa8:	580b      	ldrlt	r3, [r1, r0]
 800baaa:	18c0      	addlt	r0, r0, r3
 800baac:	4770      	bx	lr

0800baae <_raise_r>:
 800baae:	291f      	cmp	r1, #31
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	4604      	mov	r4, r0
 800bab4:	460d      	mov	r5, r1
 800bab6:	d904      	bls.n	800bac2 <_raise_r+0x14>
 800bab8:	2316      	movs	r3, #22
 800baba:	6003      	str	r3, [r0, #0]
 800babc:	f04f 30ff 	mov.w	r0, #4294967295
 800bac0:	bd38      	pop	{r3, r4, r5, pc}
 800bac2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bac4:	b112      	cbz	r2, 800bacc <_raise_r+0x1e>
 800bac6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800baca:	b94b      	cbnz	r3, 800bae0 <_raise_r+0x32>
 800bacc:	4620      	mov	r0, r4
 800bace:	f000 f831 	bl	800bb34 <_getpid_r>
 800bad2:	462a      	mov	r2, r5
 800bad4:	4601      	mov	r1, r0
 800bad6:	4620      	mov	r0, r4
 800bad8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800badc:	f000 b818 	b.w	800bb10 <_kill_r>
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d00a      	beq.n	800bafa <_raise_r+0x4c>
 800bae4:	1c59      	adds	r1, r3, #1
 800bae6:	d103      	bne.n	800baf0 <_raise_r+0x42>
 800bae8:	2316      	movs	r3, #22
 800baea:	6003      	str	r3, [r0, #0]
 800baec:	2001      	movs	r0, #1
 800baee:	e7e7      	b.n	800bac0 <_raise_r+0x12>
 800baf0:	2400      	movs	r4, #0
 800baf2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800baf6:	4628      	mov	r0, r5
 800baf8:	4798      	blx	r3
 800bafa:	2000      	movs	r0, #0
 800bafc:	e7e0      	b.n	800bac0 <_raise_r+0x12>
	...

0800bb00 <raise>:
 800bb00:	4b02      	ldr	r3, [pc, #8]	; (800bb0c <raise+0xc>)
 800bb02:	4601      	mov	r1, r0
 800bb04:	6818      	ldr	r0, [r3, #0]
 800bb06:	f7ff bfd2 	b.w	800baae <_raise_r>
 800bb0a:	bf00      	nop
 800bb0c:	2000006c 	.word	0x2000006c

0800bb10 <_kill_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d07      	ldr	r5, [pc, #28]	; (800bb30 <_kill_r+0x20>)
 800bb14:	2300      	movs	r3, #0
 800bb16:	4604      	mov	r4, r0
 800bb18:	4608      	mov	r0, r1
 800bb1a:	4611      	mov	r1, r2
 800bb1c:	602b      	str	r3, [r5, #0]
 800bb1e:	f7f6 f94b 	bl	8001db8 <_kill>
 800bb22:	1c43      	adds	r3, r0, #1
 800bb24:	d102      	bne.n	800bb2c <_kill_r+0x1c>
 800bb26:	682b      	ldr	r3, [r5, #0]
 800bb28:	b103      	cbz	r3, 800bb2c <_kill_r+0x1c>
 800bb2a:	6023      	str	r3, [r4, #0]
 800bb2c:	bd38      	pop	{r3, r4, r5, pc}
 800bb2e:	bf00      	nop
 800bb30:	200044b8 	.word	0x200044b8

0800bb34 <_getpid_r>:
 800bb34:	f7f6 b938 	b.w	8001da8 <_getpid>

0800bb38 <_init>:
 800bb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb3a:	bf00      	nop
 800bb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb3e:	bc08      	pop	{r3}
 800bb40:	469e      	mov	lr, r3
 800bb42:	4770      	bx	lr

0800bb44 <_fini>:
 800bb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb46:	bf00      	nop
 800bb48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb4a:	bc08      	pop	{r3}
 800bb4c:	469e      	mov	lr, r3
 800bb4e:	4770      	bx	lr
