[N
49
21
16 fulladderstructn
22
9 addersubs
17
3 i_A
9
7 mux2t1n
18
9 mux2t1_5b
44
8 iInstExt
16
3 i_B
8
10 ADDR_WIDTH
11
17 ripplecarryaddern
2
8 mux2t1_n
4
1 N
47
5 mixed
1
89 /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/containers/sim_container_0/work
10
12 nbitregister
6
3 rtl
14
3 NIn
33
3 D10
34
3 D11
35
3 D12
36
3 D13
37
3 D14
38
3 D15
29
3 mux
39
9 mux32b3t1
23
9 structure
43
14 mips_processor
20
9 onescompn
26
6 xorg_n
13
10 behavioral
49
12 OUTPUT_TRACE
46
2 tb
25
5 org_n
27
6 norg_n
19
5 dffgn
7
10 DATA_WIDTH
41
2 D0
40
2 D5
42
2 D6
31
2 D7
28
7 mux16_1
32
2 D9
30
2 D8
3
10 structural
5
3 mem
15
4 NOut
48
9 gCLK_HPER
12
11 shiftleft2n
24
6 andg_n
45
9 iInstAddr
]
[G
1
12
13
1
14
1
0
26
0
0 0
0
0
]
[G
1
12
13
2
14
1
0
30
0
0 0
0
0
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
46
47
1
48
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
46
47
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
2
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
5
0
0 0
0
0
]
[G
1
43
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
27
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
15
1
0
28
0
0 0
0
0
]
[G
1
12
13
2
15
1
0
32
0
0 0
0
0
]
[G
1
20
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
46
47
1
49
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
22
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
8
1
0
10
0
0 0
0
0
]
[P
1
28
29
33
31
1
0
0
]
[P
1
28
29
34
31
1
0
0
]
[P
1
28
29
35
31
1
0
0
]
[P
1
28
29
36
31
1
0
0
]
[P
1
28
29
37
31
1
0
0
]
[P
1
28
29
38
31
1
0
0
]
[P
1
39
29
40
41
1
0
0
]
[P
1
39
29
42
41
1
0
0
]
[P
1
39
29
31
41
1
0
0
]
[P
1
28
29
30
31
1
0
0
]
[P
1
28
29
32
31
1
0
0
]
[P
1
9
3
16
17
2
0
0
]
[P
1
43
23
44
45
1
0
0
]
