Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:29:54 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.942ns (34.118%)  route 3.750ns (65.882%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.665 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.665    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_fu_1834_p2[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.857ns (33.119%)  route 3.750ns (66.881%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.580 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]_i_1/CO[2]
                         net (fo=1, unplaced)         0.000     6.580    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_fu_1834_p2[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.094    10.983    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.837ns (32.880%)  route 3.750ns (67.120%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907_reg[1]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_29_reg_1907[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15/O
                         net (fo=3, unplaced)         1.129     3.698    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_15_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24/O
                         net (fo=2, unplaced)         0.460     4.282    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_24_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.406 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11/O
                         net (fo=3, unplaced)         0.920     5.326    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[6]_i_11_n_5
                         LUT3 (Prop_lut3_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2/O
                         net (fo=1, unplaced)         0.473     5.923    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952[3]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.319 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.328    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.560 r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[6]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.560    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_fu_1834_p2[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/add_ln64_reg_1952_reg[4]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645129_fu_552_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645131_fu_556_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645133_fu_560_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645135_fu_564_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645137_fu_568_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645139_fu_572_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 4.058ns (76.802%)  route 1.226ns (23.198%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2[0]
                         LUT5 (Prop_lut5_I3_O)        0.150     4.377 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36/O
                         net (fo=1, unplaced)         0.000     4.377    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060[8]_i_36_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.953 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     4.962    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.079 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     5.079    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.196 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.196    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.313 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.313    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.545 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, unplaced)       0.417     5.962    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
                         LUT4 (Prop_lut4_I0_O)        0.295     6.257 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576[8]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2092, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645141_fu_576_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.709    




