Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Tue Aug  6 11:27:55 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_level_wrapper_timing_summary_postroute_physopted.rpt -pb top_level_wrapper_timing_summary_postroute_physopted.pb -rpx top_level_wrapper_timing_summary_postroute_physopted.rpx
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.186        0.000                      0               171878        0.010        0.000                      0               171486        0.500        0.000                       0                 48995  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
RFADC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFADC0_CLK_dummy                                                   {0.000 2.000}        4.000           250.000         
RFADC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC1_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC2_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC3_CLK                                                         {0.000 2.000}        4.000           250.000         
diff_clock_rtl_clk_p                                               {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                           0.186        0.000                      0                16587        0.027        0.000                      0                16587        1.200        0.000                       0                  1797  
RFDAC0_CLK                                                           0.514        0.000                      0                17539        0.010        0.000                      0                17539        1.200        0.000                       0                  6497  
RFDAC1_CLK                                                           0.409        0.000                      0                17415        0.010        0.000                      0                17415        1.200        0.000                       0                  6418  
RFDAC2_CLK                                                           0.326        0.000                      0                17431        0.010        0.000                      0                17431        1.200        0.000                       0                  6434  
RFDAC3_CLK                                                           0.595        0.000                      0                17415        0.011        0.000                      0                17415        1.200        0.000                       0                  6418  
diff_clock_rtl_clk_p                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_1_0                                     2.627        0.000                      0                74180        0.010        0.000                      0                74180        3.399        0.000                       0                 21138  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.505        0.000                      0                  251        0.011        0.000                      0                  251       16.134        0.000                       0                   251  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       29.528        0.000                      0                   48        0.811        0.000                      0                   48       33.058        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RFDAC0_CLK                      RFADC0_CLK                            1.647        0.000                      0                   69        0.202        0.000                      0                   69  
clk_out1_top_level_clk_wiz_1_0  RFADC0_CLK                            9.398        0.000                      0                   64                                                                        
RFDAC1_CLK                      RFDAC0_CLK                            1.146        0.000                      0                   19        0.402        0.000                      0                   19  
RFDAC2_CLK                      RFDAC0_CLK                            0.987        0.000                      0                   19        0.285        0.000                      0                   19  
RFDAC3_CLK                      RFDAC0_CLK                            0.966        0.000                      0                   19        0.645        0.000                      0                   19  
clk_out1_top_level_clk_wiz_1_0  RFDAC0_CLK                            9.302        0.000                      0                   36                                                                        
RFDAC0_CLK                      RFDAC1_CLK                            1.330        0.000                      0                  288        0.101        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC1_CLK                            9.461        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC2_CLK                            1.692        0.000                      0                  288        0.070        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC2_CLK                            9.581        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC3_CLK                            1.717        0.000                      0                  288        0.022        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC3_CLK                            9.527        0.000                      0                   32                                                                        
RFADC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.606        0.000                      0                   64                                                                        
RFDAC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.478        0.000                      0                   36                                                                        
RFDAC1_CLK                      clk_out1_top_level_clk_wiz_1_0        3.469        0.000                      0                   32                                                                        
RFDAC2_CLK                      clk_out1_top_level_clk_wiz_1_0        3.592        0.000                      0                   32                                                                        
RFDAC3_CLK                      clk_out1_top_level_clk_wiz_1_0        3.604        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                   From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   ----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                            RFADC0_CLK                                                   RFADC0_CLK                                                         2.303        0.000                      0                   68        0.337        0.000                      0                   68  
**async_default**                                            RFDAC0_CLK                                                   RFDAC0_CLK                                                         1.292        0.000                      0                 2650        0.115        0.000                      0                 2650  
**async_default**                                            RFDAC1_CLK                                                   RFDAC1_CLK                                                         1.165        0.000                      0                 2628        0.495        0.000                      0                 2628  
**async_default**                                            RFDAC2_CLK                                                   RFDAC2_CLK                                                         1.588        0.000                      0                 2628        0.139        0.000                      0                 2628  
**async_default**                                            RFDAC3_CLK                                                   RFDAC3_CLK                                                         1.296        0.000                      0                 2628        0.601        0.000                      0                 2628  
**async_default**                                            clk_out1_top_level_clk_wiz_1_0                               clk_out1_top_level_clk_wiz_1_0                                     7.071        0.000                      0                   17        1.265        0.000                      0                   17  
**async_default**                                            top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.948        0.000                      0                    1       34.007        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.079ns (2.358%)  route 3.272ns (97.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 7.204 - 4.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.538ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.818ns (routing 1.396ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.146     3.673    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y218       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y218       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.752 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/Q
                         net (fo=32, routed)          3.272     7.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X3Y54         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.818     7.204    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y54         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLK
                         clock pessimism              0.283     7.487    
                         clock uncertainty           -0.035     7.452    
    RAMB36_X3Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242     7.210    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.079ns (2.354%)  route 3.277ns (97.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 7.210 - 4.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.538ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.396ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.146     3.673    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y218       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y218       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.752 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/Q
                         net (fo=32, routed)          3.277     7.029    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X3Y55         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.824     7.210    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y55         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKARDCLK
                         clock pessimism              0.283     7.493    
                         clock uncertainty           -0.035     7.458    
    RAMB36_X3Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242     7.216    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.079ns (2.350%)  route 3.283ns (97.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 7.221 - 4.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.538ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.396ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.146     3.673    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y218       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y218       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.752 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/Q
                         net (fo=32, routed)          3.283     7.035    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X3Y51         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.835     7.221    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y51         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.283     7.504    
                         clock uncertainty           -0.035     7.469    
    RAMB36_X3Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242     7.227    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.079ns (2.352%)  route 3.280ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 7.225 - 4.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.538ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.396ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.146     3.673    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y218       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y218       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.752 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/Q
                         net (fo=32, routed)          3.280     7.032    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X3Y50         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.839     7.225    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y50         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.283     7.508    
                         clock uncertainty           -0.035     7.473    
    RAMB36_X3Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242     7.231    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.079ns (2.352%)  route 3.280ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.538ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.396ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.195     3.722    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X105Y388       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y388       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.801 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/Q
                         net (fo=32, routed)          3.280     7.081    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X4Y81         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.801     7.187    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y81         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.377     7.564    
                         clock uncertainty           -0.035     7.529    
    RAMB36_X4Y81         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248     7.281    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.079ns (2.450%)  route 3.146ns (97.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 7.121 - 4.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.139ns (routing 1.538ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.396ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.139     3.666    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X100Y262       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y262       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.745 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/Q
                         net (fo=32, routed)          3.146     6.891    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X7Y85         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.735     7.121    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y85         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKARDCLK
                         clock pessimism              0.291     7.412    
                         clock uncertainty           -0.035     7.377    
    RAMB36_X7Y85         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     7.101    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                          7.101    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.079ns (2.474%)  route 3.114ns (97.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.139ns (routing 1.538ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.396ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.139     3.666    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X100Y262       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y262       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.745 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/Q
                         net (fo=32, routed)          3.114     6.859    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X7Y83         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.711     7.097    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y83         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKARDCLK
                         clock pessimism              0.291     7.388    
                         clock uncertainty           -0.035     7.353    
    RAMB36_X7Y83         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     7.077    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.079ns (2.463%)  route 3.129ns (97.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 7.122 - 4.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.538ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.396ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.181     3.708    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y266       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.787 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/Q
                         net (fo=32, routed)          3.129     6.916    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X7Y84         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.736     7.122    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y84         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLK
                         clock pessimism              0.291     7.413    
                         clock uncertainty           -0.035     7.378    
    RAMB36_X7Y84         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.134    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 7.195 - 4.000 ) 
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.229ns (routing 1.538ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.396ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.229     3.756    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X106Y386       FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y386       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.835 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/Q
                         net (fo=32, routed)          3.172     7.007    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X4Y91         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.809     7.195    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y91         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/CLKARDCLK
                         clock pessimism              0.327     7.522    
                         clock uncertainty           -0.035     7.487    
    RAMB36_X4Y91         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261     7.226    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 2.545ns (72.199%)  route 0.980ns (27.801%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.304ns (routing 1.538ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.396ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.304     3.831    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X10Y52        RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[9])
                                                      1.046     4.877 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CASDOUTB[9]
                         net (fo=1, routed)           0.022     4.899    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_58
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     5.109 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CASDOUTB[9]
                         net (fo=1, routed)           0.022     5.131    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11_n_58
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     5.341 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CASDOUTB[9]
                         net (fo=1, routed)           0.022     5.363    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_58
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     5.573 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CASDOUTB[9]
                         net (fo=1, routed)           0.022     5.595    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13_n_58
    RAMB36_X10Y56        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     5.805 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CASDOUTB[9]
                         net (fo=1, routed)           0.022     5.827    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14_n_58
    RAMB36_X10Y57        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     6.037 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/CASDOUTB[9]
                         net (fo=1, routed)           0.022     6.059    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15_n_58
    RAMB36_X10Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_CASDOUTB[9])
                                                      0.210     6.269 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_16/CASDOUTB[9]
                         net (fo=1, routed)           0.022     6.291    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_16_n_58
    RAMB36_X10Y59        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[9]_DOUTBDOUT[9])
                                                      0.117     6.408 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DOUTBDOUT[9]
                         net (fo=1, routed)           0.754     7.162    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17_n_122
    SLICE_X99Y266        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     7.284 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_1/O
                         net (fo=1, routed)           0.072     7.356    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_1_n_0
    SLICE_X99Y266        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.826     7.212    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X99Y266        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                         clock pessimism              0.385     7.597    
                         clock uncertainty           -0.035     7.562    
    SLICE_X99Y266        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.587    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.080ns (40.816%)  route 0.116ns (59.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      2.634ns (routing 1.396ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.885ns (routing 1.538ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.634     3.020    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X65Y240        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.094     3.172    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg_n_0_[6]
    SLICE_X65Y239        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.194 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.022     3.216    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_0
    SLICE_X65Y239        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.885     3.412    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X65Y239        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.283     3.129    
    SLICE_X65Y239        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.189    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.058ns (40.278%)  route 0.086ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      2.741ns (routing 1.396ns, distribution 1.345ns)
  Clock Net Delay (Destination): 3.075ns (routing 1.538ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.741     3.127    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y271        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y271        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.185 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[8]/Q
                         net (fo=4, routed)           0.086     3.271    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[7]
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.075     3.602    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/C
                         clock pessimism             -0.421     3.181    
    SLICE_X83Y270        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.243    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      1.672ns (routing 0.831ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.929ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.672     1.935    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y275        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y275        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.972 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[30]/Q
                         net (fo=4, routed)           0.045     2.017    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[29]
    SLICE_X83Y275        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.873     2.225    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y275        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[29]/C
                         clock pessimism             -0.284     1.941    
    SLICE_X83Y275        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.988    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      1.617ns (routing 0.831ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.929ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.617     1.880    top_level_i/proc_sys_reset_4/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y319        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y319        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.919 r  top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.044     1.963    top_level_i/proc_sys_reset_4/U0/EXT_LPF/p_3_out[1]
    SLICE_X74Y319        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.817     2.169    top_level_i/proc_sys_reset_4/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y319        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.283     1.886    
    SLICE_X74Y319        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.932    top_level_i/proc_sys_reset_4/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      2.650ns (routing 1.396ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.975ns (routing 1.538ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.650     3.036    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y229        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.095 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/Q
                         net (fo=32, routed)          0.041     3.136    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0_n_0
    SLICE_X58Y230        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     3.159 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][22]_i_1/O
                         net (fo=1, routed)           0.022     3.181    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][22]_i_1_n_0
    SLICE_X58Y230        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.975     3.502    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y230        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/C
                         clock pessimism             -0.412     3.090    
    SLICE_X58Y230        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.150    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.037ns (43.529%)  route 0.048ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      1.672ns (routing 0.831ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.929ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.672     1.935    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y270        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.972 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/Q
                         net (fo=4, routed)           0.048     2.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[14]
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.874     2.226    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[14]/C
                         clock pessimism             -0.285     1.941    
    SLICE_X83Y270        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.988    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.087ns (60.000%)  route 0.058ns (40.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.607ns (routing 0.831ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.929ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.607     1.870    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y240        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y240        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.910 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/Q
                         net (fo=3, routed)           0.052     1.962    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][2]
    SLICE_X64Y239        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.047     2.009 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.006     2.015    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X64Y239        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.769     2.121    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X64Y239        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.187     1.934    
    SLICE_X64Y239        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.981    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.095ns (50.265%)  route 0.094ns (49.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      2.702ns (routing 1.396ns, distribution 1.306ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.538ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.702     3.088    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.148 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=5, routed)           0.072     3.220    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X55Y256        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     3.255 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[6]_INST_0/O
                         net (fo=1, routed)           0.022     3.277    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[6]
    SLICE_X55Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.025     3.552    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X55Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/C
                         clock pessimism             -0.369     3.183    
    SLICE_X55Y256        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.243    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      1.616ns (routing 0.831ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.929ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.616     1.879    top_level_i/proc_sys_reset_4/U0/SEQ/slowest_sync_clk
    SLICE_X73Y324        FDSE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y324        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.918 r  top_level_i/proc_sys_reset_4/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     1.941    top_level_i/proc_sys_reset_4/U0/SEQ/MB_out
    SLICE_X73Y324        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.961 r  top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     1.967    top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_i_1_n_0
    SLICE_X73Y324        FDSE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.816     2.168    top_level_i/proc_sys_reset_4/U0/SEQ/slowest_sync_clk
    SLICE_X73Y324        FDSE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.283     1.885    
    SLICE_X73Y324        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.932    top_level_i/proc_sys_reset_4/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.064ns (50.000%)  route 0.064ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.620ns (routing 0.831ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.929ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.620     1.883    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X65Y398        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y398        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.923 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/Q
                         net (fo=6, routed)           0.055     1.978    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[10]
    SLICE_X66Y398        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     2.002 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[13]_i_1__0/O
                         net (fo=1, routed)           0.009     2.011    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[13]_i_1__0_n_0
    SLICE_X66Y398        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.823     2.175    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X66Y398        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/C
                         clock pessimism             -0.247     1.928    
    SLICE_X66Y398        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.975    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSADC/CLK_ADC       n/a            1.923         4.000       2.077      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         4.000       2.077      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y46   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y64  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y66   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X8Y40   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y47   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y67   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y48   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X9Y68   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_22/CLKARDCLK
Low Pulse Width   Fast    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X6Y81   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X9Y69   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X6Y86   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y70  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y44  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y44  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CLKBWRCLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X9Y46   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y64  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y65   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y65   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X9Y66   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X4Y78   top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.077ns (2.396%)  route 3.137ns (97.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.086ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.989ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.316     2.989    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X82Y255        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         3.137     6.203    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/C
                         clock pessimism              0.310     6.827    
                         clock uncertainty           -0.035     6.791    
    SLICE_X78Y243        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.717    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.077ns (2.396%)  route 3.137ns (97.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.086ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.989ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.316     2.989    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X82Y255        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         3.137     6.203    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism              0.310     6.827    
                         clock uncertainty           -0.035     6.791    
    SLICE_X78Y243        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     6.717    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.077ns (2.396%)  route 3.137ns (97.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.086ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.989ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.316     2.989    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X82Y255        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         3.137     6.203    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X78Y243        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
                         clock pessimism              0.310     6.827    
                         clock uncertainty           -0.035     6.791    
    SLICE_X78Y243        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.717    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[29]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.291ns (8.059%)  route 3.320ns (91.941%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 6.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 1.086ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.989ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.089     2.762    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y274        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y274        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.839 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.246     3.085    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X49Y274        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.209 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.840     4.049    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X37Y268        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.139 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[29]_INST_0/O
                         net (fo=1, routed)           2.234     6.373    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[29]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[29]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.204     6.725    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.811 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.302     7.113    
                         clock uncertainty           -0.035     7.077    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[29])
                                                     -0.185     6.892    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/DIN_B[6]
                            (rising edge-triggered cell URAM288 clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.167ns (5.293%)  route 2.988ns (94.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 6.609 - 4.000 ) 
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.211ns (routing 1.086ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.989ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.211     2.884    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X69Y244        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y244        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.961 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         1.040     4.001    top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X83Y238        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.091 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_107/O
                         net (fo=1, routed)           1.948     6.039    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[150]
    URAM288_X0Y12        URAM288                                      r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/DIN_B[6]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.088     6.609    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    URAM288_X0Y12        URAM288                                      r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
                         clock pessimism              0.253     6.862    
                         clock uncertainty           -0.035     6.827    
    URAM288_X0Y12        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[6])
                                                     -0.260     6.567    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[30]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.291ns (8.025%)  route 3.335ns (91.975%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 6.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 1.086ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.989ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.089     2.762    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y274        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y274        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.839 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.246     3.085    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X49Y274        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.209 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.838     4.047    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X37Y268        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.137 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[30]_INST_0/O
                         net (fo=1, routed)           2.251     6.388    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[30]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[30]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.204     6.725    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.811 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.302     7.113    
                         clock uncertainty           -0.035     7.077    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[30])
                                                     -0.160     6.917    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[202]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.300ns (8.375%)  route 3.282ns (91.625%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 6.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 1.086ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.989ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.082     2.755    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X48Y274        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y274        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.832 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.305     3.137    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X45Y272        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.238 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.553     3.791    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X39Y268        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     3.913 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[202]_INST_0/O
                         net (fo=1, routed)           2.424     6.337    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[202]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[202]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.204     6.725    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.811 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.302     7.113    
                         clock uncertainty           -0.035     7.077    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[202])
                                                     -0.192     6.885    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[31]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.226ns (6.250%)  route 3.390ns (93.750%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 6.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 1.086ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.989ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.078     2.751    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y272        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.829 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.242     3.071    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/out
    SLICE_X49Y274        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.121 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.877     3.998    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X37Y268        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     4.096 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[31]_INST_0/O
                         net (fo=1, routed)           2.271     6.367    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[31]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[31]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.204     6.725    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.811 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.302     7.113    
                         clock uncertainty           -0.035     7.077    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[31])
                                                     -0.161     6.916    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[36]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.301ns (8.443%)  route 3.264ns (91.557%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 6.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 1.086ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.989ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.082     2.755    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X48Y274        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y274        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.832 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.305     3.137    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X45Y272        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.238 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.740     3.978    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y271        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.101 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[36]_INST_0/O
                         net (fo=1, routed)           2.219     6.320    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[36]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[36]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.204     6.725    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.811 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.302     7.113    
                         clock uncertainty           -0.035     7.077    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[36])
                                                     -0.205     6.872    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
                            (rising edge-triggered cell URAM288 clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.250ns (39.923%)  route 1.881ns (60.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 6.379 - 4.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.306ns (routing 1.086ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.989ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.306     2.979    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    URAM288_X0Y24        URAM288                                      r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y24        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[19])
                                                      1.250     4.229 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/DOUT_A[19]
                         net (fo=1, routed)           1.881     6.110    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402
    SLICE_X39Y274        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.858     6.379    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X39Y274        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]/C
                         clock pessimism              0.302     6.681    
                         clock uncertainty           -0.035     6.646    
    SLICE_X39Y274        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.671    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.841ns (routing 0.989ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.096ns (routing 1.086ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.841     2.362    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y264        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y264        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.420 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[176]/Q
                         net (fo=1, routed)           0.121     2.541    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[176]
    SLICE_X43Y264        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.096     2.769    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X43Y264        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176]/C
                         clock pessimism             -0.300     2.469    
    SLICE_X43Y264        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.531    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.938ns (routing 0.989ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.086ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.938     2.459    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X63Y290        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y290        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.518 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[207]/Q
                         net (fo=1, routed)           0.098     2.616    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[207]
    SLICE_X61Y290        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.179     2.852    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X61Y290        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207]/C
                         clock pessimism             -0.307     2.545    
    SLICE_X61Y290        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.605    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[176]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.932ns (routing 0.989ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.184ns (routing 1.086ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.932     2.453    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y291        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.511 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[177]/Q
                         net (fo=2, routed)           0.113     2.624    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[177]
    SLICE_X63Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.184     2.857    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X63Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[176]/C
                         clock pessimism             -0.307     2.550    
    SLICE_X63Y291        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.612    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[176]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.967ns (routing 0.989ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.086ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.967     2.488    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y244        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y244        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.549 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[63]/Q
                         net (fo=2, routed)           0.064     2.613    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[63]
    SLICE_X68Y245        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.222     2.895    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y245        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[62]/C
                         clock pessimism             -0.357     2.538    
    SLICE_X68Y245        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.600    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.038ns (50.000%)  route 0.038ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      1.138ns (routing 0.581ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.646ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.138     1.487    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X60Y278        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y278        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.525 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/Q
                         net (fo=2, routed)           0.038     1.563    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[240]
    SLICE_X60Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.280     1.728    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X60Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/C
                         clock pessimism             -0.225     1.503    
    SLICE_X60Y277        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.550    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[245]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.993ns (routing 0.989ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.086ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.993     2.514    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X77Y252        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y252        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.572 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[245]/Q
                         net (fo=2, routed)           0.091     2.663    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[245]
    SLICE_X78Y252        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.224     2.897    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X78Y252        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/C
                         clock pessimism             -0.307     2.590    
    SLICE_X78Y252        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.650    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.059ns (30.890%)  route 0.132ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.968ns (routing 0.989ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.086ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.968     2.489    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X69Y242        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y242        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.548 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/Q
                         net (fo=2, routed)           0.132     2.680    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[101]
    SLICE_X70Y244        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.240     2.913    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X70Y244        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/C
                         clock pessimism             -0.307     2.606    
    SLICE_X70Y244        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.667    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      1.919ns (routing 0.989ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.086ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.919     2.440    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X62Y282        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y282        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.499 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[25]/Q
                         net (fo=5, routed)           0.074     2.573    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/zeros[25]
    SLICE_X62Y281        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.178     2.851    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X62Y281        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/C
                         clock pessimism             -0.353     2.498    
    SLICE_X62Y281        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.560    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/ADDR_B[10]
                            (rising edge-triggered cell URAM288 clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      1.998ns (routing 0.989ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.323ns (routing 1.086ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.998     2.519    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X19Y284        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y284        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.580 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/Q
                         net (fo=8, routed)           0.086     2.666    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[10]
    URAM288_X0Y28        URAM288                                      r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/ADDR_B[10]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.323     2.996    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    URAM288_X0Y28        URAM288                                      r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
                         clock pessimism             -0.313     2.683    
    URAM288_X0Y28        URAM288 (Hold_URAM_288K_INST_URAM288_CLK_ADDR_B[10])
                                                     -0.030     2.653    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.059ns (23.228%)  route 0.195ns (76.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.992ns (routing 0.989ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.086ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.992     2.513    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X77Y240        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.572 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[60]/Q
                         net (fo=1, routed)           0.195     2.767    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[60]
    SLICE_X77Y239        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.271     2.944    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X77Y239        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]/C
                         clock pessimism             -0.253     2.691    
    SLICE_X77Y239        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.753    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y21  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y13  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y19  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y14  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y16  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y28  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y17  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y25  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y12  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y12  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y28  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y21  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y13  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y19  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y21  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y21  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y13  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[16]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.330ns (9.126%)  route 3.286ns (90.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.479ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.632     3.305    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y303        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.386 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.291     3.677    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X67Y304        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.802 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.718     4.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y295        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.644 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[16]_INST_0/O
                         net (fo=1, routed)           2.277     6.921    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[16]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[16]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.350     7.558    
                         clock uncertainty           -0.035     7.522    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[16])
                                                     -0.192     7.330    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.077ns (2.325%)  route 3.235ns (97.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.724 - 4.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.479ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.345ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.520     3.193    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y289        FDSE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y289        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.270 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=316, routed)         3.235     6.505    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X43Y282        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.203     6.724    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X43Y282        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236]/C
                         clock pessimism              0.338     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X43Y282        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.953    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.077ns (2.325%)  route 3.235ns (97.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.724 - 4.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.479ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.345ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.520     3.193    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y289        FDSE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y289        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.270 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=316, routed)         3.235     6.505    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X43Y282        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.203     6.724    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X43Y282        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/C
                         clock pessimism              0.338     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X43Y282        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.953    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[134]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.295ns (8.308%)  route 3.256ns (91.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.479ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.632     3.305    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y303        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.386 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.291     3.677    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X67Y304        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.802 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.690     4.492    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y301        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.581 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[134]_INST_0/O
                         net (fo=1, routed)           2.275     6.856    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[134]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[134]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.350     7.558    
                         clock uncertainty           -0.035     7.522    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[134])
                                                     -0.217     7.305    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[202]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.331ns (9.916%)  route 3.007ns (90.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.479ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.632     3.305    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y303        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.386 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.291     3.677    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X67Y304        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.802 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.530     4.332    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X61Y292        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.457 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[202]_INST_0/O
                         net (fo=1, routed)           2.186     6.643    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[202]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[202]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.350     7.558    
                         clock uncertainty           -0.035     7.522    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[202])
                                                     -0.401     7.121    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[130]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.242ns (6.879%)  route 3.276ns (93.121%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.479ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.632     3.305    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y303        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.386 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.291     3.677    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X67Y304        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.802 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.692     4.494    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y301        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.530 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[130]_INST_0/O
                         net (fo=1, routed)           2.293     6.823    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[130]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[130]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.350     7.558    
                         clock uncertainty           -0.035     7.522    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[130])
                                                     -0.199     7.323    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.077ns (2.369%)  route 3.174ns (97.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 6.718 - 4.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.520ns (routing 1.479ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.345ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.520     3.193    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y289        FDSE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y289        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.270 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=316, routed)         3.174     6.444    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X43Y277        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.197     6.718    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X43Y277        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/C
                         clock pessimism              0.338     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X43Y277        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.947    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[114]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.266ns (7.835%)  route 3.129ns (92.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 7.214 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.479ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.639     3.312    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.390 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.267     3.657    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X63Y346        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.755 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.660     4.415    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X45Y351        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.505 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[114]_INST_0/O
                         net (fo=1, routed)           2.202     6.707    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[114]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[114]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.214 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.349     7.563    
                         clock uncertainty           -0.035     7.528    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[114])
                                                     -0.315     7.213    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[29]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.226ns (6.626%)  route 3.185ns (93.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 7.214 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.479ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.639     3.312    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.390 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.267     3.657    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X63Y346        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.755 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.712     4.467    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X43Y337        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.517 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[29]_INST_0/O
                         net (fo=1, routed)           2.206     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[29]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[29]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.214 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.349     7.563    
                         clock uncertainty           -0.035     7.528    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[29])
                                                     -0.296     7.232    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[112]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.215ns (6.272%)  route 3.213ns (93.728%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 7.214 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.479ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.639     3.312    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.390 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.267     3.657    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X63Y346        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.755 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.700     4.455    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X45Y352        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.494 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[112]_INST_0/O
                         net (fo=1, routed)           2.246     6.740    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[112]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[112]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.214 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.349     7.563    
                         clock uncertainty           -0.035     7.528    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[112])
                                                     -0.279     7.249    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.361%)  route 0.083ns (57.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.279ns (routing 1.345ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.479ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.279     2.800    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X53Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y305        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.861 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/Q
                         net (fo=2, routed)           0.083     2.944    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[25]
    SLICE_X52Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.540     3.213    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X52Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/C
                         clock pessimism             -0.339     2.874    
    SLICE_X52Y305        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.934    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[242]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[241]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      2.263ns (routing 1.345ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.479ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.263     2.784    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X57Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y335        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.842 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[242]/Q
                         net (fo=2, routed)           0.071     2.913    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[242]
    SLICE_X57Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.557     3.230    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X57Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[241]/C
                         clock pessimism             -0.390     2.840    
    SLICE_X57Y334        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.902    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[241]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      2.385ns (routing 1.345ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.479ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.385     2.906    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X74Y300        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y300        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.965 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[59]/Q
                         net (fo=1, routed)           0.111     3.076    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[59]
    SLICE_X74Y296        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.616     3.289    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X74Y296        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]/C
                         clock pessimism             -0.286     3.003    
    SLICE_X74Y296        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.065    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      2.277ns (routing 1.345ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.479ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.277     2.798    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y318        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y318        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.858 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/Q
                         net (fo=1, routed)           0.068     2.926    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[15]
    SLICE_X58Y317        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.571     3.244    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y317        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
                         clock pessimism             -0.391     2.853    
    SLICE_X58Y317        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.915    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.346ns (routing 1.345ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.479ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.346     2.867    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y310        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y310        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.926 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/Q
                         net (fo=1, routed)           0.110     3.036    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[144]
    SLICE_X64Y310        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.639     3.312    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y310        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]/C
                         clock pessimism             -0.347     2.965    
    SLICE_X64Y310        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      2.324ns (routing 1.345ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.479ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.324     2.845    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X73Y299        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y299        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.903 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[51]/Q
                         net (fo=1, routed)           0.068     2.971    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[51]
    SLICE_X73Y298        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X73Y298        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]/C
                         clock pessimism             -0.392     2.898    
    SLICE_X73Y298        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.960    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.338ns (routing 1.345ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.646ns (routing 1.479ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.338     2.859    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y308        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y308        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.917 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/Q
                         net (fo=2, routed)           0.127     3.044    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[129]
    SLICE_X63Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.646     3.319    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X63Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/C
                         clock pessimism             -0.347     2.972    
    SLICE_X63Y309        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.032    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      2.308ns (routing 1.345ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.479ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.308     2.829    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y291        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.887 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/Q
                         net (fo=2, routed)           0.083     2.970    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[209]
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.568     3.241    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/C
                         clock pessimism             -0.343     2.898    
    SLICE_X65Y291        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.958    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.328ns (routing 1.345ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.479ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.328     2.849    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.909 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[202]/Q
                         net (fo=1, routed)           0.095     3.004    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[202]
    SLICE_X65Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.604     3.277    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202]/C
                         clock pessimism             -0.348     2.929    
    SLICE_X65Y333        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.991    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.061ns (26.293%)  route 0.171ns (73.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      2.280ns (routing 1.345ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.479ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.280     2.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X59Y314        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y314        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.862 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/Q
                         net (fo=2, routed)           0.171     3.033    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[164]
    SLICE_X61Y313        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.629     3.302    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y313        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[163]/C
                         clock pessimism             -0.342     2.960    
    SLICE_X61Y313        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.020    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[163]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC1_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y47  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y40  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y46  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y32  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y33  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y35  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y30  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y31  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y27  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y39  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y33  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y37  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y40  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y47  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y47  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y40  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y46  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y46  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y32  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[137]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.241ns (6.371%)  route 3.542ns (93.629%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         1.058     4.353    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y413        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.478 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[137]_INST_0/O
                         net (fo=1, routed)           2.212     6.690    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[137]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[137]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[137])
                                                     -0.216     7.016    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[135]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.206ns (5.450%)  route 3.574ns (94.550%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         1.008     4.303    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y412        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.393 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[135]_INST_0/O
                         net (fo=1, routed)           2.294     6.687    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[135]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[135]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[135])
                                                     -0.204     7.028    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[136]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.155ns (4.151%)  route 3.579ns (95.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         1.049     4.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y411        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.383 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[136]_INST_0/O
                         net (fo=1, routed)           2.258     6.641    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[136]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[136]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[136])
                                                     -0.222     7.010    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[140]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.239ns (6.468%)  route 3.456ns (93.532%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.925     4.220    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y413        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.343 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[140]_INST_0/O
                         net (fo=1, routed)           2.259     6.602    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[140]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[140]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[140])
                                                     -0.243     6.989    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[133]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.241ns (6.489%)  route 3.473ns (93.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         1.019     4.314    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y412        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.439 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[133]_INST_0/O
                         net (fo=1, routed)           2.182     6.621    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[133]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[133]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[133])
                                                     -0.198     7.034    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[100]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.169ns (4.680%)  route 3.442ns (95.320%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.234ns (routing 1.381ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.234     2.907    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y395        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.987 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.272     3.259    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/out
    SLICE_X51Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.295 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.958     4.253    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y410        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.306 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[100]_INST_0/O
                         net (fo=1, routed)           2.212     6.518    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[100]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[100]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[100])
                                                     -0.271     6.961    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[207]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.381ns (10.654%)  route 3.195ns (89.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.240ns (routing 1.381ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.240     2.913    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y395        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.993 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.203     3.196    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y396        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.348 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.656     4.004    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X44Y379        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.153 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[207]_INST_0/O
                         net (fo=1, routed)           2.336     6.489    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[207]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[207]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[207])
                                                     -0.247     6.985    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[92]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.384ns (10.860%)  route 3.152ns (89.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.240ns (routing 1.381ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.240     2.913    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y395        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.993 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.203     3.196    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y396        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.348 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.788     4.136    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X39Y410        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.288 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[92]_INST_0/O
                         net (fo=1, routed)           2.161     6.449    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[92]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[92]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[92])
                                                     -0.268     6.964    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[94]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.331ns (9.377%)  route 3.199ns (90.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.240ns (routing 1.381ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.240     2.913    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y395        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.993 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.203     3.196    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y396        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.348 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.762     4.110    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X39Y410        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.209 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[94]_INST_0/O
                         net (fo=1, routed)           2.234     6.443    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[94]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[94]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[94])
                                                     -0.273     6.959    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[40]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.271ns (7.600%)  route 3.295ns (92.400%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.240ns (routing 1.381ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.240     2.913    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y395        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y395        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.993 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.203     3.196    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y396        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.348 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.577     3.925    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X39Y395        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.964 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[40]_INST_0/O
                         net (fo=1, routed)           2.515     6.479    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s23_axis_tdata[40]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC3[40]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.949 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.319     7.268    
                         clock uncertainty           -0.035     7.232    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[40])
                                                     -0.232     7.000    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  0.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      2.078ns (routing 1.256ns, distribution 0.822ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.381ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.078     2.599    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y367        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.657 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/Q
                         net (fo=1, routed)           0.107     2.764    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[114]
    SLICE_X64Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.343     3.016    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]/C
                         clock pessimism             -0.322     2.694    
    SLICE_X64Y367        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.754    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.187ns (routing 1.256ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.381ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.187     2.708    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X82Y394        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y394        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.766 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[244]/Q
                         net (fo=1, routed)           0.090     2.856    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[244]
    SLICE_X81Y394        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.447     3.120    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y394        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244]/C
                         clock pessimism             -0.335     2.785    
    SLICE_X81Y394        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.845    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.043ns (routing 1.256ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.381ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.043     2.564    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y390        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y390        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.622 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/Q
                         net (fo=2, routed)           0.112     2.734    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[136]
    SLICE_X61Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.311     2.984    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/C
                         clock pessimism             -0.323     2.661    
    SLICE_X61Y389        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.723    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      2.088ns (routing 1.256ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.381ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.088     2.609    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X68Y361        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y361        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.668 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[47]/Q
                         net (fo=2, routed)           0.075     2.743    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[47]
    SLICE_X68Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.371     3.044    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X68Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[46]/C
                         clock pessimism             -0.372     2.672    
    SLICE_X68Y362        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.732    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.059ns (38.816%)  route 0.093ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.009ns (routing 1.256ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.381ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.009     2.530    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X39Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y397        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.589 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[43]/Q
                         net (fo=2, routed)           0.093     2.682    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[43]
    SLICE_X38Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.254     2.927    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/C
                         clock pessimism             -0.316     2.611    
    SLICE_X38Y397        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.671    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[216]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.059ns (26.818%)  route 0.161ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      1.958ns (routing 1.256ns, distribution 0.702ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.381ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.958     2.479    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X60Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y354        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.538 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/Q
                         net (fo=2, routed)           0.161     2.699    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[217]
    SLICE_X64Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.269     2.942    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[216]/C
                         clock pessimism             -0.315     2.627    
    SLICE_X64Y354        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.687    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[216]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.060ns (22.556%)  route 0.206ns (77.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      2.057ns (routing 1.256ns, distribution 0.801ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.381ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.057     2.578    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X67Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y359        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.638 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/Q
                         net (fo=1, routed)           0.206     2.844    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[64]
    SLICE_X67Y362        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.376     3.049    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X67Y362        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]/C
                         clock pessimism             -0.277     2.772    
    SLICE_X67Y362        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.832    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.057ns (32.571%)  route 0.118ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      2.064ns (routing 1.256ns, distribution 0.808ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.381ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.064     2.585    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X72Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y354        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.642 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[9]/Q
                         net (fo=5, routed)           0.118     2.760    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/zeros[9]
    SLICE_X71Y353        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.331     3.004    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X71Y353        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/C
                         clock pessimism             -0.318     2.686    
    SLICE_X71Y353        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.748    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[196]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      2.050ns (routing 1.256ns, distribution 0.794ns)
  Clock Net Delay (Destination): 2.290ns (routing 1.381ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.050     2.571    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y352        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.629 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[196]/Q
                         net (fo=2, routed)           0.091     2.720    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[196]
    SLICE_X66Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.290     2.963    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/C
                         clock pessimism             -0.318     2.645    
    SLICE_X66Y352        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.707    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.957ns (routing 1.256ns, distribution 0.701ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.381ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.957     2.478    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y358        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y358        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.537 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[246]/Q
                         net (fo=1, routed)           0.113     2.650    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[246]
    SLICE_X58Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.214     2.887    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246]/C
                         clock pessimism             -0.312     2.575    
    SLICE_X58Y357        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.637    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC2_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y41  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y45  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y61  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y55  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y48  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y41  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y61  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y61  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y41  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[139]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.300ns (8.621%)  route 3.180ns (91.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.269 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.111     3.380    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X57Y450        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.477 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.647     4.124    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X42Y456        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.247 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[139]_INST_0/O
                         net (fo=1, routed)           2.422     6.669    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[139]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[139]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[139])
                                                     -0.229     7.264    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[10]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.354ns (10.753%)  route 2.938ns (89.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 7.194 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.457ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.330 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.246     3.576    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X66Y416        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     3.728 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.484     4.212    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X59Y409        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.336 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[10]_INST_0/O
                         net (fo=1, routed)           2.208     6.544    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[10]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[10]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.194 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.285     7.479    
                         clock uncertainty           -0.035     7.444    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[10])
                                                     -0.301     7.143    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.143    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[8]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.266ns (8.160%)  route 2.994ns (91.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 7.194 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.457ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.330 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.246     3.576    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X66Y416        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     3.728 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.732     4.460    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X59Y411        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.496 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[8]_INST_0/O
                         net (fo=1, routed)           2.016     6.512    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[8]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[8]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.194 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.285     7.479    
                         clock uncertainty           -0.035     7.444    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[8])
                                                     -0.325     7.119    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[46]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.293ns (8.605%)  route 3.112ns (91.395%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.457ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.492     3.165    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.244 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.249     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X53Y451        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.583 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.496     4.079    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X43Y451        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.203 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[46]_INST_0/O
                         net (fo=1, routed)           2.367     6.570    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[46]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[46]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[46])
                                                     -0.281     7.212    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[7]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.382ns (11.964%)  route 2.811ns (88.036%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 7.194 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.457ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.330 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.246     3.576    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X66Y416        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     3.728 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.507     4.235    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X60Y411        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.387 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[7]_INST_0/O
                         net (fo=1, routed)           2.058     6.445    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[7]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[7]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.194 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.285     7.479    
                         clock uncertainty           -0.035     7.444    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[7])
                                                     -0.345     7.099    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[50]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.319ns (9.292%)  route 3.114ns (90.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.457ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.492     3.165    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.244 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.249     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X53Y451        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.583 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.509     4.092    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X43Y452        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.242 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[50]_INST_0/O
                         net (fo=1, routed)           2.356     6.598    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[50]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[50]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[50])
                                                     -0.239     7.254    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.254    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[133]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.327ns (9.451%)  route 3.133ns (90.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 1.457ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.497     3.170    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.249 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.121     3.370    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X57Y450        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.493 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.612     4.105    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y456        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.230 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[133]_INST_0/O
                         net (fo=1, routed)           2.400     6.630    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[133]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[133]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[133])
                                                     -0.198     7.295    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[146]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.259ns (7.520%)  route 3.185ns (92.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.457ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.492     3.165    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.244 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.249     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X53Y451        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.583 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.672     4.255    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X42Y461        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     4.345 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[146]_INST_0/O
                         net (fo=1, routed)           2.264     6.609    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[146]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[146]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[146])
                                                     -0.217     7.276    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.276    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[56]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.319ns (9.306%)  route 3.109ns (90.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.457ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.492     3.165    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.244 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.249     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X53Y451        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.583 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.520     4.103    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X42Y452        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.253 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[56]_INST_0/O
                         net (fo=1, routed)           2.340     6.593    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[56]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[56]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[56])
                                                     -0.231     7.262    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.262    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[58]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.267ns (7.793%)  route 3.159ns (92.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 7.187 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.457ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.492     3.165    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y450        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.244 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.249     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X53Y451        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.583 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.500     4.083    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X42Y452        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     4.181 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[58]_INST_0/O
                         net (fo=1, routed)           2.410     6.591    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[58]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[58]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     7.187 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.342     7.529    
                         clock uncertainty           -0.035     7.493    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[58])
                                                     -0.216     7.277    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.277    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  0.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.345ns (routing 1.324ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.457ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.345     2.866    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X67Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y428        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.924 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/Q
                         net (fo=1, routed)           0.091     3.015    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[92]
    SLICE_X66Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.616     3.289    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]/C
                         clock pessimism             -0.347     2.942    
    SLICE_X66Y428        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.308ns
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.323ns (routing 1.324ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.635ns (routing 1.457ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.323     2.844    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X69Y454        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y454        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.902 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[137]/Q
                         net (fo=2, routed)           0.132     3.034    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[137]
    SLICE_X70Y453        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.635     3.308    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X70Y453        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]/C
                         clock pessimism             -0.347     2.961    
    SLICE_X70Y453        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.023    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[136]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.326ns (routing 1.324ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.457ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.326     2.847    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X65Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y426        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.907 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/Q
                         net (fo=2, routed)           0.109     3.016    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[61]
    SLICE_X66Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/C
                         clock pessimism             -0.347     2.943    
    SLICE_X66Y426        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.005    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.306ns (routing 1.324ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.627ns (routing 1.457ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.306     2.827    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X65Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y447        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.885 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/Q
                         net (fo=2, routed)           0.139     3.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[197]
    SLICE_X67Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.627     3.300    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X67Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/C
                         clock pessimism             -0.347     2.953    
    SLICE_X67Y447        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.013    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.308ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      2.335ns (routing 1.324ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.635ns (routing 1.457ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.335     2.856    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y440        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y440        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.914 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/Q
                         net (fo=1, routed)           0.068     2.982    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[10]
    SLICE_X71Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.635     3.308    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C
                         clock pessimism             -0.401     2.907    
    SLICE_X71Y442        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.969    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.061ns (25.207%)  route 0.181ns (74.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      2.259ns (routing 1.324ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.457ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.259     2.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y425        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.841 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/Q
                         net (fo=2, routed)           0.181     3.022    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[106]
    SLICE_X61Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.616     3.289    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/C
                         clock pessimism             -0.342     2.947    
    SLICE_X61Y426        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.009    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.355ns (routing 1.324ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.646ns (routing 1.457ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.355     2.876    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y425        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y425        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.934 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/Q
                         net (fo=1, routed)           0.113     3.047    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[8]
    SLICE_X73Y423        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.646     3.319    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X73Y423        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
                         clock pessimism             -0.347     2.972    
    SLICE_X73Y423        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.034    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.308ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.343ns (routing 1.324ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.635ns (routing 1.457ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.343     2.864    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X77Y457        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y457        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.923 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[231]/Q
                         net (fo=1, routed)           0.113     3.036    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[231]
    SLICE_X75Y457        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.635     3.308    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X75Y457        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231]/C
                         clock pessimism             -0.347     2.961    
    SLICE_X75Y457        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.023    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      2.240ns (routing 1.324ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.457ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.240     2.761    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X57Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y437        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.820 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/Q
                         net (fo=5, routed)           0.080     2.900    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/zeros[31]
    SLICE_X57Y435        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.542     3.215    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X57Y435        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/C
                         clock pessimism             -0.390     2.825    
    SLICE_X57Y435        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.887    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[233]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      2.314ns (routing 1.324ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.457ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.314     2.835    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y422        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.894 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[233]/Q
                         net (fo=2, routed)           0.070     2.964    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[233]
    SLICE_X62Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.612     3.285    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/C
                         clock pessimism             -0.397     2.888    
    SLICE_X62Y421        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.950    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC3_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y62  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y63  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y72  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y73  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y74  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y75  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y68  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y73  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y62  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y63  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y65  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y62  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y63  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.767ns (10.879%)  route 6.283ns (89.121%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 13.964 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.869ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y342        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y342        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/Q
                         net (fo=19, routed)          0.231     3.971    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_instr
    SLICE_X49Y343        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     4.129 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=3, routed)           0.188     4.317    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/mem_Exception_Taken
    SLICE_X49Y342        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     4.466 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.409     4.875    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X49Y338        AND2B1L (Prop_BFF_SLICEL_SRI_O)
                                                      0.223     5.098 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=12, routed)          0.665     5.763    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    SLICE_X48Y319        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.921 r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0/O
                         net (fo=34, routed)          4.790    10.711    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y39         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.158    13.964    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y39         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
                         clock pessimism             -0.466    13.499    
                         clock uncertainty           -0.062    13.437    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_CASDOMUXEN_A)
                                                     -0.099    13.338    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.571ns (8.054%)  route 6.519ns (91.946%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.191 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.869ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y324        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y324        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.489     4.229    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[12]
    SLICE_X50Y334        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.351 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     4.360    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X50Y334        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.514 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.540    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X50Y335        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     4.632 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.582     5.214    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_sleep_reg
    SLICE_X52Y330        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.338 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=129, routed)         5.413    10.751    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y74         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.385    14.191    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y74         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.439    13.753    
                         clock uncertainty           -0.062    13.691    
    RAMB36_X0Y74         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    13.406    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 0.527ns (7.719%)  route 6.300ns (92.281%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 14.037 - 9.999 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.955ns, distribution 1.436ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.869ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.391     3.647    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y336        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y336        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.726 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          0.682     4.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X50Y329        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.497 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     4.506    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X50Y329        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.712    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y330        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     4.801 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=132, routed)         0.463     5.264    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_1[6]
    SLICE_X52Y330        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     5.380 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=129, routed)         5.094    10.474    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y78         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.231    14.037    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y78         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.439    13.599    
                         clock uncertainty           -0.062    13.537    
    RAMB36_X2Y78         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    13.250    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 0.767ns (11.199%)  route 6.082ns (88.801%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.950 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.869ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y342        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y342        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/Q
                         net (fo=19, routed)          0.231     3.971    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_instr
    SLICE_X49Y343        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     4.129 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=3, routed)           0.188     4.317    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/mem_Exception_Taken
    SLICE_X49Y342        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     4.466 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.409     4.875    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X49Y338        AND2B1L (Prop_BFF_SLICEL_SRI_O)
                                                      0.223     5.098 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=12, routed)          0.665     5.763    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    SLICE_X48Y319        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.921 r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0/O
                         net (fo=34, routed)          4.589    10.510    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y43         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.144    13.950    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y43         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
                         clock pessimism             -0.466    13.485    
                         clock uncertainty           -0.062    13.423    
    RAMB36_X3Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_CASDOMUXEN_A)
                                                     -0.099    13.324    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.571ns (8.348%)  route 6.269ns (91.652%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.149 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.869ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y324        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y324        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.489     4.229    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[12]
    SLICE_X50Y334        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.351 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     4.360    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X50Y334        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.514 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.540    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X50Y335        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     4.632 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.582     5.214    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_sleep_reg
    SLICE_X52Y330        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.338 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=129, routed)         5.163    10.501    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y73         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.343    14.149    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y73         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.439    13.711    
                         clock uncertainty           -0.062    13.649    
    RAMB36_X1Y73         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    13.364    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.571ns (8.388%)  route 6.236ns (91.612%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 14.151 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.869ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y324        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y324        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.489     4.229    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[12]
    SLICE_X50Y334        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.351 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     4.360    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X50Y334        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.514 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.540    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X50Y335        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     4.632 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.582     5.214    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_sleep_reg
    SLICE_X52Y330        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.338 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=129, routed)         5.130    10.468    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y72         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.345    14.151    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y72         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.439    13.713    
                         clock uncertainty           -0.062    13.651    
    RAMB36_X1Y72         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    13.366    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.527ns (7.877%)  route 6.163ns (92.123%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.041 - 9.999 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.955ns, distribution 1.436ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.869ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.391     3.647    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y336        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y336        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.726 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          0.682     4.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X50Y329        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.497 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     4.506    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X50Y329        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.712    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y330        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     4.801 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=132, routed)         0.463     5.264    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_1[6]
    SLICE_X52Y330        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     5.380 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=129, routed)         4.957    10.337    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y77         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.235    14.041    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y77         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.439    13.603    
                         clock uncertainty           -0.062    13.541    
    RAMB36_X2Y77         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    13.254    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.767ns (11.363%)  route 5.983ns (88.637%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 13.960 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.869ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y342        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y342        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/Q
                         net (fo=19, routed)          0.231     3.971    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_instr
    SLICE_X49Y343        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     4.129 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=3, routed)           0.188     4.317    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/mem_Exception_Taken
    SLICE_X49Y342        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     4.466 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.409     4.875    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X49Y338        AND2B1L (Prop_BFF_SLICEL_SRI_O)
                                                      0.223     5.098 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=12, routed)          0.665     5.763    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    SLICE_X48Y319        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.921 r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0/O
                         net (fo=34, routed)          4.490    10.411    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y45         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.154    13.960    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y45         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
                         clock pessimism             -0.466    13.495    
                         clock uncertainty           -0.062    13.433    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_CASDOMUXEN_A)
                                                     -0.099    13.334    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.527ns (7.855%)  route 6.182ns (92.145%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.074 - 9.999 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.955ns, distribution 1.436ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.869ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.391     3.647    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X49Y336        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y336        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.726 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          0.682     4.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X50Y329        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.497 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     4.506    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X50Y329        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.712    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y330        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     4.801 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=132, routed)         0.463     5.264    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_1[6]
    SLICE_X52Y330        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     5.380 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=129, routed)         4.976    10.356    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y85         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.268    14.074    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y85         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.439    13.636    
                         clock uncertainty           -0.062    13.574    
    RAMB36_X2Y85         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    13.287    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.571ns (8.466%)  route 6.174ns (91.534%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.141 - 9.999 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.955ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.335ns (routing 0.869ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.405     3.661    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y324        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y324        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.740 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/Q
                         net (fo=1, routed)           0.489     4.229    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[12]
    SLICE_X50Y334        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.351 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__2/i_/O
                         net (fo=1, routed)           0.009     4.360    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X50Y334        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.514 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.540    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X50Y335        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     4.632 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.582     5.214    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_sleep_reg
    SLICE_X52Y330        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.338 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=129, routed)         5.068    10.406    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y81         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.335    14.141    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y81         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.439    13.703    
                         clock uncertainty           -0.062    13.641    
    RAMB36_X1Y81         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    13.356    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.059ns (37.342%)  route 0.099ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Net Delay (Source):      2.131ns (routing 0.869ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.955ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.131     3.938    top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X49Y342        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y342        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.997 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[22]/Q
                         net (fo=1, routed)           0.099     4.096    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIE0
    SLICE_X48Y341        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.422     3.678    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X48Y341        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME/CLK
                         clock pessimism              0.332     4.010    
    SLICE_X48Y341        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.087    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.096    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[5].M_AXIS_TDATA_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.803ns
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      2.237ns (routing 0.869ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.547ns (routing 0.955ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.237     4.044    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X73Y295        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[5].M_AXIS_TDATA_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y295        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.103 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[5].M_AXIS_TDATA_reg[165]/Q
                         net (fo=1, routed)           0.105     4.208    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIG0
    SLICE_X72Y295        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.547     3.803    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X72Y295        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG/CLK
                         clock pessimism              0.318     4.121    
    SLICE_X72Y295        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     4.199    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.060ns (28.708%)  route 0.149ns (71.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      2.168ns (routing 0.869ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.955ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.168     3.975    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X54Y360        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y360        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.035 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/Q
                         net (fo=2, routed)           0.149     4.184    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[4]
    SLICE_X55Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.420     3.676    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X55Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[228]/C
                         clock pessimism              0.439     4.114    
    SLICE_X55Y359        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.174    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[228]
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      2.248ns (routing 0.869ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.955ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.248     4.055    top_level_i/rfsoc_data_pipeline_14/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X71Y452        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y452        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.113 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[142]/Q
                         net (fo=1, routed)           0.090     4.203    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/DIB0
    SLICE_X70Y452        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.548     3.804    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/WCLK
    SLICE_X70Y452        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/RAMB/CLK
                         clock pessimism              0.311     4.115    
    SLICE_X70Y452        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153/RAMB
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.057ns (42.222%)  route 0.078ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      2.148ns (routing 0.869ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.433ns (routing 0.955ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.148     3.955    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X54Y343        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y343        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.012 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[25]/Q
                         net (fo=1, routed)           0.078     4.090    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIF1
    SLICE_X54Y344        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.433     3.689    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X54Y344        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF_D1/CLK
                         clock pessimism              0.331     4.020    
    SLICE_X54Y344        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     4.080    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      2.208ns (routing 0.869ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.447ns (routing 0.955ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.208     4.015    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X69Y271        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y271        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.073 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.079     4.152    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[7]
    SLICE_X68Y271        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.447     3.703    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X68Y271        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism              0.377     4.080    
    SLICE_X68Y271        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.142    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      2.184ns (routing 0.869ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.516ns (routing 0.955ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.184     3.991    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X54Y428        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y428        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.049 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[396]/Q
                         net (fo=1, routed)           0.111     4.160    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIC1
    SLICE_X54Y427        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.516     3.772    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X54Y427        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/CLK
                         clock pessimism              0.318     4.090    
    SLICE_X54Y427        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     4.150    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.150    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.060ns (39.474%)  route 0.092ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    4.002ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Net Delay (Source):      2.195ns (routing 0.869ns, distribution 1.326ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.955ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.195     4.002    top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X64Y340        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y340        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.062 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data_reg[128]/Q
                         net (fo=1, routed)           0.092     4.154    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/DIB0
    SLICE_X63Y340        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.495     3.751    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/WCLK
    SLICE_X63Y340        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/RAMB/CLK
                         clock pessimism              0.315     4.066    
    SLICE_X63Y340        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.144    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.059ns (39.073%)  route 0.092ns (60.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.176ns (routing 0.869ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.473ns (routing 0.955ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.176     3.983    top_level_i/rfsoc_data_pipeline_12/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X57Y422        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y422        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.042 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[236]/Q
                         net (fo=1, routed)           0.092     4.134    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/DIG0
    SLICE_X56Y420        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.473     3.729    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/WCLK
    SLICE_X56Y420        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAMG/CLK
                         clock pessimism              0.317     4.046    
    SLICE_X56Y420        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     4.124    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAMG
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.748ns
    Source Clock Delay      (SCD):    4.009ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.202ns (routing 0.869ns, distribution 1.333ns)
  Clock Net Delay (Destination): 2.492ns (routing 0.955ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.202     4.009    top_level_i/rfsoc_data_pipeline_0/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X80Y238        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y238        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.069 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[3]/Q
                         net (fo=1, routed)           0.078     4.147    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/DIB1
    SLICE_X79Y238        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.492     3.748    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y238        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.329     4.077    
    SLICE_X79Y238        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     4.137    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.505ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.922%)  route 0.592ns (69.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 37.745 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.119ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.487    28.454    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y331        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    28.604 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.059    28.663    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.843    37.745    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.634    44.379    
                         clock uncertainty           -0.235    44.143    
    SLICE_X54Y331        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    44.168    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -28.663    
  -------------------------------------------------------------------
                         slack                                 15.505    

Slack (MET) :             15.528ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.834ns  (logic 0.278ns (33.333%)  route 0.556ns (66.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 37.745 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.119ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.487    28.454    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y331        LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163    28.617 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.023    28.640    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.843    37.745    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.634    44.379    
                         clock uncertainty           -0.235    44.143    
    SLICE_X54Y331        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    44.168    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -28.641    
  -------------------------------------------------------------------
                         slack                                 15.528    

Slack (MET) :             15.544ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.817ns  (logic 0.240ns (29.376%)  route 0.577ns (70.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 37.744 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.119ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.473    28.440    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y330        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125    28.565 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.058    28.623    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X54Y330        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.842    37.744    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y330        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.634    44.378    
                         clock uncertainty           -0.235    44.142    
    SLICE_X54Y330        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    44.167    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         44.167    
                         arrival time                         -28.624    
  -------------------------------------------------------------------
                         slack                                 15.544    

Slack (MET) :             15.554ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.655ns  (logic 0.115ns (17.557%)  route 0.540ns (82.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 37.718 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.594ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.119ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.494    28.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.816    37.718    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              6.594    44.312    
                         clock uncertainty           -0.235    44.077    
    SLICE_X56Y299        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    44.016    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                         -28.462    
  -------------------------------------------------------------------
                         slack                                 15.554    

Slack (MET) :             15.554ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.655ns  (logic 0.115ns (17.557%)  route 0.540ns (82.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 37.718 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.594ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.119ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.494    28.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.816    37.718    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              6.594    44.312    
                         clock uncertainty           -0.235    44.077    
    SLICE_X56Y299        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    44.016    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                         -28.462    
  -------------------------------------------------------------------
                         slack                                 15.554    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.115ns (17.584%)  route 0.539ns (82.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 37.718 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.594ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.119ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.493    28.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.816    37.718    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              6.594    44.312    
                         clock uncertainty           -0.235    44.077    
    SLICE_X56Y299        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    44.016    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                         -28.460    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.654ns  (logic 0.115ns (17.584%)  route 0.539ns (82.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 37.718 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.594ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.816ns (routing 1.119ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.493    28.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.816    37.718    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X56Y299        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              6.594    44.312    
                         clock uncertainty           -0.235    44.077    
    SLICE_X56Y299        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    44.016    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                         -28.460    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.798ns  (logic 0.263ns (32.957%)  route 0.535ns (67.042%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 37.745 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.119ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.422    28.389    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y331        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    28.538 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.067    28.604    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.843    37.745    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y331        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.634    44.379    
                         clock uncertainty           -0.235    44.143    
    SLICE_X54Y331        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    44.168    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -28.605    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.787ns  (logic 0.250ns (31.766%)  route 0.537ns (68.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 37.744 - 33.333 ) 
    Source Clock Delay      (SCD):    11.140ns = ( 27.807 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.089ns (routing 1.231ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.119ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123    25.689    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.717 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.089    27.806    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y318        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.885 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.046    27.931    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y319        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    27.967 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.473    28.440    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y330        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    28.575 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.018    28.593    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X54Y330        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    35.878    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.902 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.842    37.744    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y330        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.634    44.378    
                         clock uncertainty           -0.235    44.142    
    SLICE_X54Y330        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    44.167    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         44.167    
                         arrival time                         -28.593    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.325ns (43.978%)  route 0.414ns (56.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 21.090 - 16.667 ) 
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    6.683ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.090ns (routing 1.231ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.855ns (routing 1.119ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123     9.023    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.051 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.090    11.141    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y317        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y317        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.220 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.179    11.399    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[5]
    SLICE_X54Y317        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    11.522 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.094    11.616    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X54Y318        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    11.739 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.141    11.880    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    19.212    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.236 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.855    21.090    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X55Y318        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.683    27.773    
                         clock uncertainty           -0.235    27.538    
    SLICE_X55Y318        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    27.478    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         27.478    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                 15.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.159ns
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    6.683ns
  Clock Net Delay (Source):      1.848ns (routing 1.119ns, distribution 0.729ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.231ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.545    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.569 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.848     4.417    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y323        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y323        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.478 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.071     4.549    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X55Y321        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123     9.023    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.051 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.108    11.159    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y321        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -6.683     4.476    
    SLICE_X55Y321        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.538    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.538    
                         arrival time                           4.549    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.369ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    6.096ns
  Clock Net Delay (Source):      1.154ns (routing 0.675ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.751ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.154     3.267    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y317        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y317        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.306 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.033     3.339    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X51Y317        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.304     9.369    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y317        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -6.096     3.273    
    SLICE_X51Y317        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.320    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.369ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    6.095ns
  Clock Net Delay (Source):      1.155ns (routing 0.675ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.751ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.155     3.268    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y342        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y342        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.307 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.037     3.344    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X44Y342        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.304     9.369    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y342        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -6.095     3.274    
    SLICE_X44Y342        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.321    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.360ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    6.093ns
  Clock Net Delay (Source):      1.148ns (routing 0.675ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.751ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.148     3.261    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y335        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y335        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.300 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.039     3.339    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X44Y335        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.295     9.360    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y335        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                         clock pessimism             -6.093     3.267    
    SLICE_X44Y335        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.313    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.163ns
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    6.634ns
  Clock Net Delay (Source):      1.851ns (routing 1.119ns, distribution 0.732ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.231ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.545    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.569 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.851     4.420    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X52Y319        FDPE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y319        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.478 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.107     4.585    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X53Y320        SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123     9.023    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.051 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.112    11.163    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X53Y320        SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -6.634     4.529    
    SLICE_X53Y320        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     4.558    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.585    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (46.914%)  route 0.043ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.371ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    6.096ns
  Clock Net Delay (Source):      1.156ns (routing 0.675ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.751ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.156     3.269    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y347        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.307 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.043     3.350    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X46Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.306     9.371    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -6.096     3.275    
    SLICE_X46Y347        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.322    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.366ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    6.096ns
  Clock Net Delay (Source):      1.151ns (routing 0.675ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.751ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.151     3.264    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y315        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y315        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.303 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.042     3.345    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X51Y315        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.301     9.366    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y315        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -6.096     3.270    
    SLICE_X51Y315        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.316    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.363ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    6.095ns
  Clock Net Delay (Source):      1.149ns (routing 0.675ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.751ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.149     3.262    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y318        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.299 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.045     3.344    top_level_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.298     9.363    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -6.095     3.268    
    SLICE_X56Y318        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.315    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.159ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    6.691ns
  Clock Net Delay (Source):      1.862ns (routing 1.119ns, distribution 0.743ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.231ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.545    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.569 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.862     4.431    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X54Y321        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y321        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.489 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.075     4.564    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X55Y321        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.123     9.023    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.051 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         2.108    11.159    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X55Y321        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -6.691     4.468    
    SLICE_X55Y321        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.530    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.530    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.367ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    6.083ns
  Clock Net Delay (Source):      1.150ns (routing 0.675ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.751ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.631     2.096    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.113 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.150     3.263    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y338        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y338        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.061     3.365    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X44Y339        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.146     8.046    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.065 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.302     9.367    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y339        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                         clock pessimism             -6.083     3.284    
    SLICE_X44Y339        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.331    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y158  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X53Y320  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X53Y317  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X53Y317  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y326  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X54Y326  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X48Y322  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X48Y322  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X48Y328  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X53Y320  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X53Y320  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X53Y317  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X53Y330  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X54Y323  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X53Y320  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       29.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.528ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.457ns  (logic 0.401ns (11.600%)  route 3.056ns (88.400%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 69.419 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.055ns, distribution 2.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.773    45.150    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y346        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.288    69.419    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y346        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.555    74.974    
                         clock uncertainty           -0.235    74.739    
    SLICE_X48Y346        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    74.678    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.678    
                         arrival time                         -45.150    
  -------------------------------------------------------------------
                         slack                                 29.528    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.452ns  (logic 0.401ns (11.616%)  route 3.051ns (88.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 69.447 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.055ns, distribution 2.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.768    45.145    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.316    69.447    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.555    75.002    
                         clock uncertainty           -0.235    74.767    
    SLICE_X47Y347        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    74.708    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         74.708    
                         arrival time                         -45.145    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.451ns  (logic 0.401ns (11.620%)  route 3.050ns (88.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 69.447 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.055ns, distribution 2.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.767    45.144    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.316    69.447    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.555    75.002    
                         clock uncertainty           -0.235    74.767    
    SLICE_X47Y347        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    74.707    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         74.707    
                         arrival time                         -45.144    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.577ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.429ns  (logic 0.401ns (11.694%)  route 3.028ns (88.306%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 69.439 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.308ns (routing 0.055ns, distribution 2.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.745    45.122    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y346        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.308    69.439    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y346        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.555    74.994    
                         clock uncertainty           -0.235    74.759    
    SLICE_X50Y346        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    74.699    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.699    
                         arrival time                         -45.122    
  -------------------------------------------------------------------
                         slack                                 29.577    

Slack (MET) :             29.585ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.431ns  (logic 0.401ns (11.688%)  route 3.030ns (88.312%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 69.449 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.318ns (routing 0.055ns, distribution 2.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.747    45.124    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.318    69.449    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y347        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.555    75.004    
                         clock uncertainty           -0.235    74.769    
    SLICE_X47Y347        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    74.709    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.709    
                         arrival time                         -45.124    
  -------------------------------------------------------------------
                         slack                                 29.585    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.399ns  (logic 0.330ns (9.709%)  route 3.069ns (90.291%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 69.442 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.055ns, distribution 2.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.773    43.545    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    43.618 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.478    44.096    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X55Y324        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    44.186 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.135    44.321    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X54Y323        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    44.409 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.683    45.092    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X51Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.311    69.442    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.555    74.997    
                         clock uncertainty           -0.235    74.762    
    SLICE_X51Y344        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    74.703    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         74.703    
                         arrival time                         -45.092    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.398ns  (logic 0.330ns (9.712%)  route 3.068ns (90.288%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 69.442 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.055ns, distribution 2.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.773    43.545    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    43.618 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.478    44.096    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X55Y324        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    44.186 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.135    44.321    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X54Y323        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    44.409 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.682    45.091    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X51Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.311    69.442    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              5.555    74.997    
                         clock uncertainty           -0.235    74.762    
    SLICE_X51Y344        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    74.702    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         74.702    
                         arrival time                         -45.091    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.675ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.321ns  (logic 0.401ns (12.075%)  route 2.920ns (87.925%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 69.430 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.055ns, distribution 2.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.637    45.014    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.299    69.430    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.555    74.985    
                         clock uncertainty           -0.235    74.750    
    SLICE_X48Y344        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    74.689    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         74.689    
                         arrival time                         -45.014    
  -------------------------------------------------------------------
                         slack                                 29.675    

Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.273ns  (logic 0.401ns (12.252%)  route 2.872ns (87.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 69.454 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.055ns, distribution 2.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.589    44.966    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.323    69.454    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X45Y344        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.555    75.009    
                         clock uncertainty           -0.235    74.774    
    SLICE_X45Y344        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    74.713    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.713    
                         arrival time                         -44.966    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        3.235ns  (logic 0.401ns (12.396%)  route 2.834ns (87.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 69.500 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.555ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.055ns, distribution 2.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.772    43.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y322        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    43.632 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.336    43.968    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X55Y323        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111    44.079 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.175    44.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X55Y324        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    44.377 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.551    44.928    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y341        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.369    69.500    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X45Y341        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.555    75.055    
                         clock uncertainty           -0.235    74.820    
    SLICE_X45Y341        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    74.759    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         74.759    
                         arrival time                         -44.928    
  -------------------------------------------------------------------
                         slack                                 29.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.088ns (10.197%)  route 0.775ns (89.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.290ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    5.143ns
  Clock Net Delay (Source):      1.676ns (routing 0.055ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.069ns, distribution 2.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.676     2.141    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y319        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.179 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.751     2.930    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X54Y319        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.050     2.980 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.024     3.004    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.190     7.290    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.143     2.147    
    SLICE_X54Y319        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.193    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.052ns (6.582%)  route 0.738ns (93.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 40.589 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.137ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.069ns, distribution 2.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.591    36.261    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.156    40.589    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.137    35.452    
    SLICE_X56Y318        FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007    35.445    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -35.445    
                         arrival time                          36.261    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.052ns (6.582%)  route 0.738ns (93.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 40.589 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.137ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.069ns, distribution 2.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.591    36.261    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.156    40.589    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.137    35.452    
    SLICE_X56Y318        FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007    35.445    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -35.445    
                         arrival time                          36.261    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.052ns (6.582%)  route 0.738ns (93.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 40.589 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.137ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.069ns, distribution 2.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.591    36.261    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.156    40.589    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.137    35.452    
    SLICE_X56Y318        FDCE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008    35.444    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -35.444    
                         arrival time                          36.261    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.790ns  (logic 0.052ns (6.582%)  route 0.738ns (93.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 40.589 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.137ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.069ns, distribution 2.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.591    36.261    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.156    40.589    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.137    35.452    
    SLICE_X56Y318        FDCE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008    35.444    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -35.444    
                         arrival time                          36.261    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.053ns (6.036%)  route 0.825ns (93.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.290ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    5.143ns
  Clock Net Delay (Source):      1.676ns (routing 0.055ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.069ns, distribution 2.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.676     2.141    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y319        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.180 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.799     2.979    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X54Y319        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     2.993 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.026     3.019    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.190     7.290    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -5.143     2.147    
    SLICE_X54Y319        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.193    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.891ns  (logic 0.052ns (5.836%)  route 0.839ns (94.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.267ns = ( 40.600 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.078ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.069ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.692    36.362    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.167    40.600    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.078    35.522    
    SLICE_X54Y320        FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007    35.515    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -35.515    
                         arrival time                          36.362    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.891ns  (logic 0.052ns (5.836%)  route 0.839ns (94.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.267ns = ( 40.600 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.078ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.069ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.692    36.362    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.167    40.600    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.078    35.522    
    SLICE_X54Y320        FDCE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.007    35.515    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -35.515    
                         arrival time                          36.362    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.891ns  (logic 0.052ns (5.836%)  route 0.839ns (94.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.267ns = ( 40.600 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.078ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.069ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.692    36.362    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.167    40.600    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.078    35.522    
    SLICE_X54Y320        FDCE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008    35.514    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -35.514    
                         arrival time                          36.362    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.891ns  (logic 0.052ns (5.836%)  route 0.839ns (94.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.267ns = ( 40.600 - 33.333 ) 
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.078ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.069ns, distribution 2.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y319        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    35.509 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.147    35.656    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y319        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014    35.670 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.692    36.362    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.167    40.600    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y320        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.078    35.522    
    SLICE_X54Y320        FDCE (Hold_FFF_SLICEM_C_CE)
                                                     -0.008    35.514    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -35.514    
                         arrival time                          36.362    
  -------------------------------------------------------------------
                         slack                                  0.848    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X55Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X55Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X56Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y320  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X55Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y319  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X54Y318  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.129ns (5.166%)  route 2.368ns (94.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 7.125 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.396ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.460     5.384    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.739     7.125    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/C
                         clock pessimism              0.000     7.125    
                         clock uncertainty           -0.035     7.090    
    SLICE_X84Y269        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.031    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.129ns (5.168%)  route 2.367ns (94.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 7.125 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.396ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.459     5.383    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.739     7.125    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/C
                         clock pessimism              0.000     7.125    
                         clock uncertainty           -0.035     7.090    
    SLICE_X84Y269        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.030    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.129ns (5.168%)  route 2.367ns (94.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 7.125 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.396ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.459     5.383    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.739     7.125    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/C
                         clock pessimism              0.000     7.125    
                         clock uncertainty           -0.035     7.090    
    SLICE_X84Y269        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.030    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.129ns (5.168%)  route 2.367ns (94.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 7.125 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.396ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.459     5.383    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.739     7.125    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/C
                         clock pessimism              0.000     7.125    
                         clock uncertainty           -0.035     7.090    
    SLICE_X84Y269        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.030    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.129ns (5.202%)  route 2.351ns (94.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 7.127 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.396ns, distribution 1.345ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.443     5.367    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.741     7.127    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/C
                         clock pessimism              0.000     7.127    
                         clock uncertainty           -0.035     7.092    
    SLICE_X84Y269        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.032    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.129ns (5.233%)  route 2.336ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 7.131 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.396ns, distribution 1.349ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.428     5.352    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.745     7.131    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[11]/C
                         clock pessimism              0.000     7.131    
                         clock uncertainty           -0.035     7.096    
    SLICE_X84Y270        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.036    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.129ns (5.233%)  route 2.336ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 7.131 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.396ns, distribution 1.349ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.428     5.352    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.745     7.131    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[1]/C
                         clock pessimism              0.000     7.131    
                         clock uncertainty           -0.035     7.096    
    SLICE_X84Y270        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.036    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.129ns (5.233%)  route 2.336ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 7.131 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.396ns, distribution 1.349ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.428     5.352    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.745     7.131    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/C
                         clock pessimism              0.000     7.131    
                         clock uncertainty           -0.035     7.096    
    SLICE_X84Y270        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.036    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.129ns (5.233%)  route 2.336ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 7.131 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.396ns, distribution 1.349ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.428     5.352    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.745     7.131    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/C
                         clock pessimism              0.000     7.131    
                         clock uncertainty           -0.035     7.096    
    SLICE_X84Y270        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.036    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.129ns (5.348%)  route 2.283ns (94.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 7.133 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.747ns (routing 1.396ns, distribution 1.351ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.908     4.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.375     5.299    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.747     7.133    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/C
                         clock pessimism              0.000     7.133    
                         clock uncertainty           -0.035     7.098    
    SLICE_X84Y270        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.038    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.080ns (5.743%)  route 1.313ns (94.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.068ns (routing 1.538ns, distribution 1.530ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.290     3.847    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y270        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     3.869 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.023     3.892    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[4]
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.068     3.595    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/C
                         clock pessimism              0.000     3.595    
                         clock uncertainty            0.035     3.630    
    SLICE_X84Y270        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.690    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.080ns (5.638%)  route 1.339ns (94.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.073ns (routing 1.538ns, distribution 1.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.317     3.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y270        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.896 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.022     3.918    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[2]
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.073     3.600    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[2]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X84Y270        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.695    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.080ns (5.575%)  route 1.355ns (94.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.538ns, distribution 1.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.333     3.890    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y276        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.912 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[22]_i_1/O
                         net (fo=1, routed)           0.022     3.934    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[22]
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.082     3.609    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/C
                         clock pessimism              0.000     3.609    
                         clock uncertainty            0.035     3.644    
    SLICE_X84Y276        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.704    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.093ns (6.517%)  route 1.334ns (93.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.073ns (routing 1.538ns, distribution 1.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.314     3.871    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y270        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.906 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.020     3.926    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[6]
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.073     3.600    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X84Y270        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.695    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.081ns (5.633%)  route 1.357ns (94.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.538ns, distribution 1.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.333     3.890    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y276        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     3.913 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[20]_i_1/O
                         net (fo=1, routed)           0.024     3.937    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[20]
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.082     3.609    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/C
                         clock pessimism              0.000     3.609    
                         clock uncertainty            0.035     3.644    
    SLICE_X84Y276        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.704    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.081ns (5.633%)  route 1.357ns (94.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.538ns, distribution 1.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.327     3.884    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X83Y276        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     3.907 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[30]_i_1/O
                         net (fo=1, routed)           0.030     3.937    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[30]
    SLICE_X83Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.082     3.609    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X83Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/C
                         clock pessimism              0.000     3.609    
                         clock uncertainty            0.035     3.644    
    SLICE_X83Y276        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.704    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.093ns (6.436%)  route 1.352ns (93.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.538ns, distribution 1.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.332     3.889    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y276        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.924 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[27]_i_1/O
                         net (fo=1, routed)           0.020     3.944    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[27]
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.082     3.609    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/C
                         clock pessimism              0.000     3.609    
                         clock uncertainty            0.035     3.644    
    SLICE_X84Y276        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.704    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.124ns (8.623%)  route 1.314ns (91.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.068ns (routing 1.538ns, distribution 1.530ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.292     3.849    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y270        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.066     3.915 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[3]_i_1/O
                         net (fo=1, routed)           0.022     3.937    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[3]
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.068     3.595    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]/C
                         clock pessimism              0.000     3.595    
                         clock uncertainty            0.035     3.630    
    SLICE_X84Y270        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.690    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.124ns (8.581%)  route 1.321ns (91.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.064ns (routing 1.538ns, distribution 1.526ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.299     3.856    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y275        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.066     3.922 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[12]_i_1/O
                         net (fo=1, routed)           0.022     3.944    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[12]
    SLICE_X84Y275        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.064     3.591    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y275        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[12]/C
                         clock pessimism              0.000     3.591    
                         clock uncertainty            0.035     3.626    
    SLICE_X84Y275        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.686    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.114ns (7.835%)  route 1.341ns (92.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.989ns, distribution 0.989ns)
  Clock Net Delay (Destination): 3.073ns (routing 1.538ns, distribution 1.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.557 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.317     3.874    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X84Y270        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     3.930 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.024     3.954    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[5]
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.073     3.600    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X84Y270        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.695    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.398ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.626ns  (logic 0.077ns (12.300%)  route 0.549ns (87.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y279                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y279        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.549     0.626    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y254        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y254        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.564ns  (logic 0.078ns (13.830%)  route 0.486ns (86.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y279                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y279        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.486     0.564    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y254        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y254        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  9.460    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.560ns  (logic 0.080ns (14.286%)  route 0.480ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y279                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y279        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.480     0.560    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y255        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y255        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.472ns  (logic 0.078ns (16.525%)  route 0.394ns (83.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y276                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y276        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.394     0.472    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y256        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.466ns  (logic 0.078ns (16.738%)  route 0.388ns (83.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y279                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y279        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.388     0.466    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y257        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y257        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.561ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y271                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y271        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.384     0.463    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X55Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y256        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  9.561    

Slack (MET) :             9.561ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.463ns  (logic 0.081ns (17.495%)  route 0.382ns (82.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y271                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y271        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.382     0.463    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X55Y257        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y257        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  9.561    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y298                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y298        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.371     0.451    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X67Y297        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X67Y297        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.450ns  (logic 0.078ns (17.333%)  route 0.372ns (82.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y266                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X56Y266        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.372     0.450    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X56Y256        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y256        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.447ns  (logic 0.078ns (17.450%)  route 0.369ns (82.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y242                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y242        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.369     0.447    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X64Y241        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y241        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  9.577    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.285ns (14.504%)  route 1.680ns (85.496%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.522     5.090    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.213 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.048     5.261    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.198ns (10.280%)  route 1.728ns (89.720%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.567     5.135    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.171 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.051     5.222    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.307ns (15.679%)  route 1.651ns (84.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.989ns, distribution 0.967ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.469     5.037    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y329        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     5.182 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     5.254    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y329        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.284ns (14.807%)  route 1.634ns (85.193%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 6.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.989ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.452     5.020    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y323        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.142 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.214    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.994     6.515    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.515    
                         clock uncertainty           -0.035     6.480    
    SLICE_X69Y323        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.505    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.261ns (14.032%)  route 1.599ns (85.968%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.417     4.985    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.084 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.072     5.156    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.260ns (14.046%)  route 1.591ns (85.954%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.415     4.983    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.081 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.066     5.147    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.297ns (15.789%)  route 1.584ns (84.211%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 6.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.989ns, distribution 0.998ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.383     4.532    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.444     5.012    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y323        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.147 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.030     5.177    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.987     6.508    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X67Y323        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.498    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.338ns (19.314%)  route 1.412ns (80.686%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.381     4.530    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.619 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.763    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.886 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.160     5.046    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.338ns (19.336%)  route 1.410ns (80.664%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.381     4.530    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.619 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.763    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.886 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.158     5.044    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.338ns (19.336%)  route 1.410ns (80.664%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 1.479ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.623     3.296    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y336        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.372 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.727     4.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.149 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.381     4.530    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.619 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.763    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.886 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.158     5.044    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  1.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.152ns (30.279%)  route 0.350ns (69.721%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.108     2.229    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y345        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.270 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.017     2.287    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X65Y345        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.152ns (29.344%)  route 0.366ns (70.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.646ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.125     2.246    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y352        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.287 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.016     2.303    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.360     1.808    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.035     1.843    
    SLICE_X68Y352        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.161ns (29.926%)  route 0.377ns (70.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.646ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.135     2.256    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y346        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.306 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.017     2.323    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.359     1.807    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.807    
                         clock uncertainty            0.035     1.842    
    SLICE_X68Y346        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.133ns (24.449%)  route 0.411ns (75.551%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.160     2.281    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y333        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.303 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.026     2.329    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X66Y333        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.125ns (21.186%)  route 0.465ns (78.814%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.219     2.340    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.354 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.021     2.375    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.125ns (21.044%)  route 0.469ns (78.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.341    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.355 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.024     2.379    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.125ns (20.973%)  route 0.471ns (79.027%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.341    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.355 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.381    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.125ns (22.007%)  route 0.443ns (77.993%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.646ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     2.098    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.121 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.202     2.323    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y325        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.337 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.016     2.353    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X68Y325        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.178ns (33.024%)  route 0.361ns (66.976%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.053     2.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.139 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.216    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.266 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.324    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.834    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.178ns (33.024%)  route 0.361ns (66.976%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.436ns (routing 0.797ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.436     1.785    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y346        FDPE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y346        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.823 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.173     1.996    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_4
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.046 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.053     2.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.139 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.216    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.266 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.324    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.833    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.389ns (16.202%)  route 2.012ns (83.798%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.522     5.249    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.372 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.048     5.420    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.302ns (12.786%)  route 2.060ns (87.214%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.567     5.294    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.330 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.051     5.381    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.411ns (17.168%)  route 1.983ns (82.832%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.989ns, distribution 0.967ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.469     5.196    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y329        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     5.341 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     5.413    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y329        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.388ns (16.483%)  route 1.966ns (83.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 6.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.989ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.452     5.179    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y323        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.301 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.373    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.994     6.515    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.515    
                         clock uncertainty           -0.035     6.480    
    SLICE_X69Y323        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.505    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.365ns (15.897%)  route 1.931ns (84.103%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.417     5.144    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.243 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.072     5.315    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.364ns (15.916%)  route 1.923ns (84.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.415     5.142    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.240 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.066     5.306    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.422ns (18.949%)  route 1.805ns (81.051%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.522     4.696    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.819 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.963    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.086 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.160     5.246    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.401ns (17.307%)  route 1.916ns (82.693%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 6.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.989ns, distribution 0.998ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.463     4.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.444     5.171    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y323        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.306 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.030     5.336    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.987     6.508    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X67Y323        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.498    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.422ns (18.966%)  route 1.803ns (81.034%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.522     4.696    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.819 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.963    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.086 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.158     5.244    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.422ns (18.966%)  route 1.803ns (81.034%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.381ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.989ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     3.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y393        FDPE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y393        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.098 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.979     4.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y310        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.174 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.522     4.696    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.819 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.144     4.963    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.086 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.158     5.244    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X65Y349        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.143ns (26.047%)  route 0.406ns (73.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.108     2.112    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y345        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.153 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.017     2.170    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X65Y345        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.143ns (25.310%)  route 0.422ns (74.690%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.646ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.125     2.129    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y352        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.170 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.016     2.186    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.360     1.808    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.035     1.843    
    SLICE_X68Y352        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.152ns (25.983%)  route 0.433ns (74.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.646ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.135     2.139    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y346        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.189 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.017     2.206    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.359     1.807    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.807    
                         clock uncertainty            0.035     1.842    
    SLICE_X68Y346        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.124ns (20.981%)  route 0.467ns (79.019%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.160     2.164    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y333        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.186 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.026     2.212    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X66Y333        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.116ns (18.210%)  route 0.521ns (81.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.219     2.223    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.237 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.021     2.258    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.116ns (18.097%)  route 0.525ns (81.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.224    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.238 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.024     2.262    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.116ns (18.040%)  route 0.527ns (81.960%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.224    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.238 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.264    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.116ns (18.862%)  route 0.499ns (81.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.646ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.052     1.981    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.004 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.202     2.206    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y325        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.220 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.016     2.236    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X68Y325        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.169ns (28.840%)  route 0.417ns (71.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.053     1.982    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.022 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.149 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.207    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.834    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.169ns (28.840%)  route 0.417ns (71.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.748ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.272     1.621    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X70Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.229     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X65Y351        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.929 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.053     1.982    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.022 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.099    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.149 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.207    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.833    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.449ns (19.938%)  route 1.803ns (80.062%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.522     5.270    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.393 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.048     5.441    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.362ns (16.358%)  route 1.851ns (83.642%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.989ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.567     5.315    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y326        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.351 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.051     5.402    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.896     6.417    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.417    
                         clock uncertainty           -0.035     6.382    
    SLICE_X59Y326        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.407    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.471ns (20.980%)  route 1.774ns (79.020%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.989ns, distribution 0.967ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.469     5.217    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y329        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     5.362 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     5.434    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y329        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y329        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.448ns (20.317%)  route 1.757ns (79.683%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 6.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.989ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.452     5.200    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y323        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.322 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.994     6.515    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.515    
                         clock uncertainty           -0.035     6.480    
    SLICE_X69Y323        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.505    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.425ns (19.795%)  route 1.722ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.417     5.165    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.264 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.072     5.336    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.424ns (19.832%)  route 1.714ns (80.168%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.415     5.163    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.261 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.066     5.327    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.461ns (21.264%)  route 1.707ns (78.736%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 6.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.989ns, distribution 0.998ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.444     5.192    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y323        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.327 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.030     5.357    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.987     6.508    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y323        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X67Y323        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.498    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.363ns (17.656%)  route 1.693ns (82.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.401     5.149    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y364        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.186 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.059     5.245    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     6.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     6.457    
                         clock uncertainty           -0.035     6.422    
    SLICE_X60Y364        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.363ns (17.352%)  route 1.729ns (82.648%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 6.543 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.424     5.172    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.209 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.072     5.281    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     6.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     6.543    
                         clock uncertainty           -0.035     6.508    
    SLICE_X69Y364        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.533    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.363ns (17.393%)  route 1.724ns (82.607%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 6.543 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y450        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          1.182     4.450    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.051     4.649    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.425     5.173    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     5.210 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.066     5.276    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     6.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     6.543    
                         clock uncertainty           -0.035     6.508    
    SLICE_X69Y364        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.533    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.145ns (18.012%)  route 0.660ns (81.988%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.108     2.472    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y345        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.513 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.017     2.530    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X65Y345        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.145ns (17.661%)  route 0.676ns (82.339%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.646ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.125     2.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y352        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.530 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.016     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.360     1.808    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.035     1.843    
    SLICE_X68Y352        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.889    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.154ns (18.312%)  route 0.687ns (81.688%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.646ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.135     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y346        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.549 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.017     2.566    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.359     1.807    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.807    
                         clock uncertainty            0.035     1.842    
    SLICE_X68Y346        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.126ns (14.876%)  route 0.721ns (85.124%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.646ns, distribution 0.710ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.160     2.524    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y333        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.026     2.572    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.356     1.804    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.035     1.839    
    SLICE_X66Y333        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.118ns (13.214%)  route 0.775ns (86.786%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.219     2.583    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.597 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.021     2.618    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.118ns (13.155%)  route 0.779ns (86.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.584    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.598 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.024     2.622    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.118ns (13.126%)  route 0.781ns (86.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.646ns, distribution 0.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.220     2.584    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X69Y364        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.598 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.624    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.394     1.842    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.035     1.877    
    SLICE_X69Y364        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.923    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.118ns (13.548%)  route 0.753ns (86.452%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.786ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.646ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.376     1.725    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y433        FDPE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y433        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.764 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.337     2.101    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X62Y375        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.151 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.198     2.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y349        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.364 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.202     2.566    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X68Y325        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.580 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.016     2.596    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X68Y325        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.125ns (15.356%)  route 0.689ns (84.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.786ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.403     1.752    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y417        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y417        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.790 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.529     2.319    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.342 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.025     2.367    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.381 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.458    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.566    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.834    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.125ns (15.356%)  route 0.689ns (84.644%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.786ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.646ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.403     1.752    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y417        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y417        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.790 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.529     2.319    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X65Y349        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.342 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.025     2.367    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y349        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.381 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.077     2.458    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y349        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.058     2.566    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y349        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X65Y349        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.833    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.302ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.722ns  (logic 0.080ns (11.080%)  route 0.642ns (88.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y245                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y245        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.642     0.722    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y245        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X80Y245        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.627ns  (logic 0.078ns (12.440%)  route 0.549ns (87.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y253                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y253        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.549     0.627    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X70Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y253        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.753%)  route 0.366ns (82.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y276                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.366     0.445    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y278        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y278        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.078ns (21.081%)  route 0.292ns (78.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y254                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y254        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.292     0.370    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X45Y256        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y256        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y252                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y252        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y252        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y252        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y247                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X79Y247        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.288     0.367    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X79Y246        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X79Y246        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.361ns  (logic 0.080ns (22.161%)  route 0.281ns (77.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y253                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y253        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     0.361    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X73Y253        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y269                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y269        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.279     0.358    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X69Y266        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X69Y266        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.346ns  (logic 0.078ns (22.543%)  route 0.268ns (77.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y286                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y286        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.268     0.346    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X59Y286        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y286        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.680ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y360                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y360        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     0.344    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X57Y360        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X57Y360        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  9.680    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.375ns (14.275%)  route 2.252ns (85.725%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.086ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.332ns (routing 1.345ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.213     2.886    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.964 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.734     3.698    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y333        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.750 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.792     4.542    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X65Y335        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.665 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.677     5.342    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X65Y335        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.464 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.049     5.513    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.332     6.853    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.853    
                         clock uncertainty           -0.035     6.818    
    SLICE_X65Y335        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.843    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.386ns (14.823%)  route 2.218ns (85.177%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.086ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.332ns (routing 1.345ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.213     2.886    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.964 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.734     3.698    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y333        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.750 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.792     4.542    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X65Y335        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.665 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.677     5.342    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X65Y335        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.475 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.015     5.490    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.332     6.853    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.000     6.853    
                         clock uncertainty           -0.035     6.818    
    SLICE_X65Y335        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.843    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.447ns (17.945%)  route 2.044ns (82.055%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 6.893 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.345ns, distribution 1.027ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.846     3.812    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y305        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.909 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.416     4.325    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_1
    SLICE_X68Y306        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.471 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[0]_i_4/O
                         net (fo=3, routed)           0.724     5.195    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state_reg[3]
    SLICE_X67Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.320 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.058     5.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.372     6.893    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.893    
                         clock uncertainty           -0.035     6.858    
    SLICE_X67Y303        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.883    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.457ns (18.570%)  route 2.004ns (81.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 6.893 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.345ns, distribution 1.027ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.846     3.812    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y305        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.909 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.416     4.325    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_1
    SLICE_X68Y306        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.471 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[0]_i_4/O
                         net (fo=3, routed)           0.724     5.195    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state_reg[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     5.330 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.018     5.348    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.372     6.893    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.000     6.893    
                         clock uncertainty           -0.035     6.858    
    SLICE_X67Y303        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.883    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.359ns (15.441%)  route 1.966ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 6.792 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.345ns, distribution 0.926ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.125     2.798    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y326        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.877 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=7, routed)           0.924     3.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X55Y315        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.958 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.267     4.225    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X55Y315        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.348 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.775     5.123    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.271     6.792    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism              0.000     6.792    
                         clock uncertainty           -0.035     6.757    
    SLICE_X52Y306        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.697    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.359ns (15.441%)  route 1.966ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 6.792 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.345ns, distribution 0.926ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.125     2.798    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y326        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.877 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=7, routed)           0.924     3.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X55Y315        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.958 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.267     4.225    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X55Y315        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.348 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.775     5.123    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.271     6.792    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     6.792    
                         clock uncertainty           -0.035     6.757    
    SLICE_X52Y306        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.697    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.359ns (15.441%)  route 1.966ns (84.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 6.792 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.345ns, distribution 0.926ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.125     2.798    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y326        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.877 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=7, routed)           0.924     3.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X55Y315        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.958 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.267     4.225    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X55Y315        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.348 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.775     5.123    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.271     6.792    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[6]/C
                         clock pessimism              0.000     6.792    
                         clock uncertainty           -0.035     6.757    
    SLICE_X52Y306        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.697    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.359ns (15.773%)  route 1.917ns (84.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 6.792 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.271ns (routing 1.345ns, distribution 0.926ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.125     2.798    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y326        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y326        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.877 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=7, routed)           0.924     3.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X55Y315        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.958 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.267     4.225    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X55Y315        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.348 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.726     5.074    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X51Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.271     6.792    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     6.792    
                         clock uncertainty           -0.035     6.757    
    SLICE_X51Y309        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.697    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.276ns (11.815%)  route 2.060ns (88.185%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 6.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.086ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.345ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.213     2.886    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.964 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.734     3.698    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y333        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.750 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.276     5.026    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X65Y345        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     5.172 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[27]_i_1/O
                         net (fo=1, routed)           0.050     5.222    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_47
    SLICE_X65Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.337     6.858    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[27]/C
                         clock pessimism              0.000     6.858    
                         clock uncertainty           -0.035     6.823    
    SLICE_X65Y345        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.848    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.276ns (11.825%)  route 2.058ns (88.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 6.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.086ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.345ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.213     2.886    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.964 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.734     3.698    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y333        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.750 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.275     5.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X65Y345        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     5.171 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[25]_i_1/O
                         net (fo=1, routed)           0.049     5.220    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_49
    SLICE_X65Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.337     6.858    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     6.858    
                         clock uncertainty           -0.035     6.823    
    SLICE_X65Y345        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.848    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.244ns (24.473%)  route 0.753ns (75.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.989ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.479ns, distribution 1.145ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.975     2.496    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.554 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.330     2.884    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y334        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.093     2.977 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.387     3.364    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[0]_0
    SLICE_X66Y336        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.093     3.457 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[0]_i_1/O
                         net (fo=1, routed)           0.036     3.493    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_74
    SLICE_X66Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.624     3.297    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[0]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X66Y336        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.392    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.232ns (23.317%)  route 0.763ns (76.683%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.989ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.479ns, distribution 1.155ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.988     2.509    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y346        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y346        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.567 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=7, routed)           0.292     2.859    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y346        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.093     2.952 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.435     3.387    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[0]_0
    SLICE_X69Y346        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.081     3.468 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_post_delay/count[0]_i_1/O
                         net (fo=1, routed)           0.036     3.504    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_post_delay_n_74
    SLICE_X69Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.634     3.307    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[0]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.035     3.342    
    SLICE_X69Y346        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.402    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.147ns (14.598%)  route 0.860ns (85.402%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.479ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y305        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.065     3.189 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.274     3.463    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X68Y307        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     3.486 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count[8]_i_1/O
                         net (fo=1, routed)           0.022     3.508    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay_n_66
    SLICE_X68Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.637     3.310    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/C
                         clock pessimism              0.000     3.310    
                         clock uncertainty            0.035     3.345    
    SLICE_X68Y307        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.405    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.160ns (15.564%)  route 0.868ns (84.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.479ns, distribution 1.169ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y305        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.065     3.189 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.282     3.471    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X68Y309        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.507 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count[6]_i_1/O
                         net (fo=1, routed)           0.022     3.529    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay_n_68
    SLICE_X68Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.648     3.321    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.035     3.356    
    SLICE_X68Y309        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.416    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.189ns (18.367%)  route 0.840ns (81.633%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.479ns, distribution 1.169ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X68Y305        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.065     3.189 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.252     3.441    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X68Y309        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.065     3.506 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay/count[5]_i_1/O
                         net (fo=1, routed)           0.024     3.530    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_post_delay_n_69
    SLICE_X68Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.648     3.321    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.035     3.356    
    SLICE_X68Y309        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.416    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.128ns (12.648%)  route 0.884ns (87.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.989ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.479ns, distribution 1.145ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.975     2.496    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y333        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y333        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.554 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.504     3.058    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y333        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     3.093 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.345     3.438    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X66Y336        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     3.473 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.035     3.508    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_60
    SLICE_X66Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.624     3.297    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[14]/C
                         clock pessimism              0.000     3.297    
                         clock uncertainty            0.035     3.332    
    SLICE_X66Y336        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.392    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.125ns (13.144%)  route 0.826ns (86.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.479ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X68Y305        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.066     3.190 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.262     3.452    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X68Y305        FDPE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.637     3.310    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y305        FDPE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     3.310    
                         clock uncertainty            0.035     3.345    
    SLICE_X68Y305        FDPE (Hold_BFF_SLICEL_C_CE)
                                                     -0.014     3.331    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.125ns (13.144%)  route 0.826ns (86.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.479ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X68Y305        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.066     3.190 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.262     3.452    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.637     3.310    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     3.310    
                         clock uncertainty            0.035     3.345    
    SLICE_X68Y305        FDCE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     3.331    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.125ns (13.144%)  route 0.826ns (86.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.479ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X68Y305        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.066     3.190 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.262     3.452    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.637     3.310    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     3.310    
                         clock uncertainty            0.035     3.345    
    SLICE_X68Y305        FDCE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     3.331    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.125ns (13.144%)  route 0.826ns (86.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.989ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.479ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.980     2.501    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X68Y325        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.564     3.124    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X68Y305        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.066     3.190 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.262     3.452    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.637     3.310    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y305        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     3.310    
                         clock uncertainty            0.035     3.345    
    SLICE_X68Y305        FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.014     3.331    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.563ns  (logic 0.080ns (14.210%)  route 0.483ns (85.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y347        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.563    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y346        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y346        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.555ns  (logic 0.079ns (14.234%)  route 0.476ns (85.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y347        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.476     0.555    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X61Y347        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y347        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.489ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.535ns  (logic 0.079ns (14.766%)  route 0.456ns (85.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y308                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y308        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.456     0.535    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y309        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y309        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  9.489    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.534ns  (logic 0.079ns (14.794%)  route 0.455ns (85.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y337                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y337        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     0.534    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y338        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y338        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  9.490    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.514ns  (logic 0.079ns (15.370%)  route 0.435ns (84.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X65Y347        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.435     0.514    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y346        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y346        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.486ns  (logic 0.079ns (16.255%)  route 0.407ns (83.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y311                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y311        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.407     0.486    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y310        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y310        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.565ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.459ns  (logic 0.080ns (17.429%)  route 0.379ns (82.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y323                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y323        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.379     0.459    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y325        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y325        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  9.565    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y347        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.282     0.361    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X67Y346        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X67Y346        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.354ns  (logic 0.079ns (22.316%)  route 0.275ns (77.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y311                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y311        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     0.354    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y309        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y309        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.349ns  (logic 0.079ns (22.636%)  route 0.270ns (77.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y324                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y324        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.270     0.349    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y325        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y325        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  9.675    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.385ns (20.370%)  route 1.505ns (79.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.256ns, distribution 0.745ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.542     4.734    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[23]/C
                         clock pessimism              0.000     6.522    
                         clock uncertainty           -0.035     6.487    
    SLICE_X60Y405        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.426    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.385ns (20.370%)  route 1.505ns (79.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.256ns, distribution 0.745ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.542     4.734    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     6.522    
                         clock uncertainty           -0.035     6.487    
    SLICE_X60Y405        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.426    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.385ns (20.392%)  route 1.503ns (79.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 6.523 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.256ns, distribution 0.746ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.540     4.732    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.002     6.523    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[17]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.488    
    SLICE_X60Y405        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.427    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.385ns (20.392%)  route 1.503ns (79.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 6.523 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.256ns, distribution 0.746ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.540     4.732    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.002     6.523    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.488    
    SLICE_X60Y405        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.427    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.385ns (20.392%)  route 1.503ns (79.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 6.523 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.256ns, distribution 0.746ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.540     4.732    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.002     6.523    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[21]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.488    
    SLICE_X60Y405        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     6.427    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.385ns (20.392%)  route 1.503ns (79.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 6.523 - 4.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.086ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.256ns, distribution 0.746ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.171     2.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.727     3.649    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y396        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.807 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.236     4.043    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X60Y396        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.192 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.540     4.732    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.002     6.523    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.488    
    SLICE_X60Y405        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     6.427    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.301ns (15.792%)  route 1.605ns (84.208%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 6.591 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.256ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.737     3.703    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X64Y375        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.836 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.278     4.114    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X64Y375        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.203 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.590     4.793    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.070     6.591    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X65Y379        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.496    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.301ns (15.792%)  route 1.605ns (84.208%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 6.591 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.256ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.737     3.703    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X64Y375        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.836 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.278     4.114    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X64Y375        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.203 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.590     4.793    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.070     6.591    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[26]/C
                         clock pessimism              0.000     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X65Y379        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.496    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.301ns (15.792%)  route 1.605ns (84.208%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 6.591 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.256ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.737     3.703    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X64Y375        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.836 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.278     4.114    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X64Y375        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.203 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.590     4.793    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.070     6.591    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/C
                         clock pessimism              0.000     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X65Y379        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.496    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.301ns (15.776%)  route 1.607ns (84.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 6.593 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.086ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.256ns, distribution 0.816ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.214     2.887    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y345        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y345        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.966 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.737     3.703    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X64Y375        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.836 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.278     4.114    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X64Y375        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.203 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.592     4.795    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.072     6.593    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y379        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     6.593    
                         clock uncertainty           -0.035     6.558    
    SLICE_X65Y379        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.498    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.115ns (17.477%)  route 0.543ns (82.523%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.381ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.131     3.131    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X78Y393        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     3.166 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.035     3.201    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_70
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.363     3.036    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     3.036    
                         clock uncertainty            0.035     3.071    
    SLICE_X78Y393        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.131    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.102ns (15.549%)  route 0.554ns (84.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.381ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.153     3.153    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X77Y392        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     3.175 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[1]_i_1/O
                         net (fo=1, routed)           0.024     3.199    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_73
    SLICE_X77Y392        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.351     3.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X77Y392        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[1]/C
                         clock pessimism              0.000     3.024    
                         clock uncertainty            0.035     3.059    
    SLICE_X77Y392        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.119    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.103ns (15.994%)  route 0.541ns (84.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.381ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.378     2.893    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y396        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.915 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.141     3.056    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X59Y400        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     3.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.022     3.101    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay_n_67
    SLICE_X59Y400        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.247     2.920    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y400        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     2.920    
                         clock uncertainty            0.035     2.955    
    SLICE_X59Y400        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.015    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.102ns (15.839%)  route 0.542ns (84.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.381ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.378     2.893    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y396        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.915 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.141     3.056    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X59Y400        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     3.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count[8]_i_1/O
                         net (fo=1, routed)           0.023     3.101    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay_n_66
    SLICE_X59Y400        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.247     2.920    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y400        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[8]/C
                         clock pessimism              0.000     2.920    
                         clock uncertainty            0.035     2.955    
    SLICE_X59Y400        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.015    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.138ns (20.444%)  route 0.537ns (79.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.381ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.135     3.135    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X78Y393        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.058     3.193 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.025     3.218    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_67
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.363     3.036    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     3.036    
                         clock uncertainty            0.035     3.071    
    SLICE_X78Y393        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.131    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.103ns (15.895%)  route 0.545ns (84.105%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.381ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.378     2.893    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y396        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.915 f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.142     3.057    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X60Y398        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.023     3.080 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.025     3.105    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_post_delay_n_70
    SLICE_X60Y398        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.244     2.917    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y398        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     2.917    
                         clock uncertainty            0.035     2.952    
    SLICE_X60Y398        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.012    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.117ns (19.797%)  route 0.474ns (80.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.344ns (routing 1.381ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.345     2.946    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X74Y393        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     2.982 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.060     3.042    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger_0
    SLICE_X74Y392        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.065 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.069     3.134    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X74Y392        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.344     3.017    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y392        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     3.017    
                         clock uncertainty            0.035     3.052    
    SLICE_X74Y392        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.013     3.039    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.116ns (16.934%)  route 0.569ns (83.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.381ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.167     3.167    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X78Y394        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.036     3.203 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[18]_i_1/O
                         net (fo=1, routed)           0.025     3.228    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_56
    SLICE_X78Y394        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.364     3.037    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y394        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism              0.000     3.037    
                         clock uncertainty            0.035     3.072    
    SLICE_X78Y394        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.132    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.115ns (16.764%)  route 0.571ns (83.236%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.381ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.165     3.165    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X78Y394        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     3.200 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.029     3.229    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_58
    SLICE_X78Y394        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.364     3.037    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y394        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[16]/C
                         clock pessimism              0.000     3.037    
                         clock uncertainty            0.035     3.072    
    SLICE_X78Y394        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.132    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.146ns (21.221%)  route 0.542ns (78.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.381ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.601 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.377     2.978    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X74Y393        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     3.000 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.136     3.136    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X78Y393        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.066     3.202 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[5]_i_1/O
                         net (fo=1, routed)           0.029     3.231    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_69
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.363     3.036    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y393        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism              0.000     3.036    
                         clock uncertainty            0.035     3.071    
    SLICE_X78Y393        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.131    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.581ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.443ns  (logic 0.078ns (17.607%)  route 0.365ns (82.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y367                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y367        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.365     0.443    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y368        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X65Y368        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.414ns  (logic 0.079ns (19.082%)  route 0.335ns (80.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y365                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y365        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.335     0.414    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X63Y366        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y366        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.631ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.847%)  route 0.315ns (80.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y396                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y396        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.315     0.393    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y395        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y395        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.631    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y399                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y399        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X68Y399        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X68Y399        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y391                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y391        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X86Y391        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y391        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.081ns (22.011%)  route 0.287ns (77.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y395                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y395        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.368    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y395        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X44Y395        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.660ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.364ns  (logic 0.078ns (21.429%)  route 0.286ns (78.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y398                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y398        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.286     0.364    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y402        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y402        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  9.660    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.334ns  (logic 0.078ns (23.353%)  route 0.256ns (76.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y396                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y396        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.256     0.334    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X45Y395        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y395        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y389                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y389        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.250     0.329    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X85Y389        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y389        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             9.701ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.323ns  (logic 0.080ns (24.768%)  route 0.243ns (75.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y387                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.243     0.323    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y387        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y387        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  9.701    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.451ns (21.104%)  route 1.686ns (78.896%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 6.801 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.324ns, distribution 0.956ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.882     3.897    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X69Y417        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.995 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.190     4.185    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X69Y417        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.310 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.563     4.873    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X65Y417        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.023 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.051     5.074    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.280     6.801    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.801    
                         clock uncertainty           -0.035     6.766    
    SLICE_X65Y417        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.791    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.459ns (21.764%)  route 1.650ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 6.801 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.324ns, distribution 0.956ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.882     3.897    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X69Y417        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.995 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.190     4.185    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X69Y417        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.310 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.563     4.873    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X65Y417        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     5.031 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.015     5.046    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.280     6.801    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.000     6.801    
                         clock uncertainty           -0.035     6.766    
    SLICE_X65Y417        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.791    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.276ns (13.718%)  route 1.736ns (86.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.838 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.317ns (routing 1.324ns, distribution 0.993ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.423     4.949    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X72Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.317     6.838    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X72Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/C
                         clock pessimism              0.000     6.838    
                         clock uncertainty           -0.035     6.803    
    SLICE_X72Y417        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.742    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                          6.742    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.276ns (13.752%)  route 1.731ns (86.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.324ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.418     4.944    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.313     6.834    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X73Y417        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.739    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.276ns (13.752%)  route 1.731ns (86.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.324ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.418     4.944    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.313     6.834    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X73Y417        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.739    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.276ns (13.543%)  route 1.762ns (86.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 6.866 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.345ns (routing 1.324ns, distribution 1.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.449     4.975    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X71Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.345     6.866    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X71Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[30]/C
                         clock pessimism              0.000     6.866    
                         clock uncertainty           -0.035     6.831    
    SLICE_X71Y421        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.771    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.276ns (13.529%)  route 1.764ns (86.471%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.324ns, distribution 1.032ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.451     4.977    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.356     6.877    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism              0.000     6.877    
                         clock uncertainty           -0.035     6.842    
    SLICE_X73Y422        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.782    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.276ns (13.529%)  route 1.764ns (86.471%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.324ns, distribution 1.032ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.451     4.977    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.356     6.877    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     6.877    
                         clock uncertainty           -0.035     6.842    
    SLICE_X73Y422        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.782    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.276ns (13.543%)  route 1.762ns (86.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 6.875 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.324ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.449     4.975    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.354     6.875    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     6.875    
                         clock uncertainty           -0.035     6.840    
    SLICE_X73Y422        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.276ns (13.543%)  route 1.762ns (86.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 6.875 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.086ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.324ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.264     2.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           1.187     4.202    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X70Y417        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.312 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.126     4.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X70Y418        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.526 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.449     4.975    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.354     6.875    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X73Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/C
                         clock pessimism              0.000     6.875    
                         clock uncertainty           -0.035     6.840    
    SLICE_X73Y422        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.152ns (16.945%)  route 0.745ns (83.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.457ns, distribution 1.193ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.601 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.642     3.243    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X76Y438        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.036     3.279 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.078     3.357    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X76Y436        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.058     3.415 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.025     3.440    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_65
    SLICE_X76Y436        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.650     3.323    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X76Y436        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     3.323    
                         clock uncertainty            0.035     3.358    
    SLICE_X76Y436        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.418    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.115ns (13.128%)  route 0.761ns (86.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.457ns, distribution 1.083ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.515 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=7, routed)           0.592     3.107    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y431        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.142 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.147     3.289    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X58Y432        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.311 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count[12]_i_1/O
                         net (fo=1, routed)           0.022     3.333    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay_n_62
    SLICE_X58Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.540     3.213    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/C
                         clock pessimism              0.000     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X58Y432        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.308    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.115ns (13.098%)  route 0.763ns (86.902%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.457ns, distribution 1.083ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.515 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=7, routed)           0.592     3.107    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y431        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.142 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.147     3.289    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X58Y432        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     3.311 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.024     3.335    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay_n_59
    SLICE_X58Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.540     3.213    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X58Y432        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.308    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.116ns (12.860%)  route 0.786ns (87.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.457ns, distribution 1.190ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.601 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.642     3.243    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X76Y438        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.036     3.279 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.122     3.401    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X77Y433        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     3.423 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.022     3.445    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_72
    SLICE_X77Y433        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.647     3.320    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X77Y433        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[2]/C
                         clock pessimism              0.000     3.320    
                         clock uncertainty            0.035     3.355    
    SLICE_X77Y433        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.415    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.116ns (12.747%)  route 0.794ns (87.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.457ns, distribution 1.196ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.601 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.642     3.243    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X76Y438        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.036     3.279 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.129     3.408    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X77Y434        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     3.430 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[5]_i_1/O
                         net (fo=1, routed)           0.023     3.453    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_69
    SLICE_X77Y434        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.653     3.326    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X77Y434        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism              0.000     3.326    
                         clock uncertainty            0.035     3.361    
    SLICE_X77Y434        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.421    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.081ns (10.305%)  route 0.705ns (89.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.632     3.147    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y450        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.170 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.073     3.243    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     3.189    
                         clock uncertainty            0.035     3.224    
    SLICE_X58Y450        FDPE (Hold_AFF_SLICEL_C_CE)
                                                     -0.014     3.210    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.081ns (10.292%)  route 0.706ns (89.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.632     3.147    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y450        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.170 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.074     3.244    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     3.189    
                         clock uncertainty            0.035     3.224    
    SLICE_X58Y450        FDCE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.013     3.211    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.081ns (10.292%)  route 0.706ns (89.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.632     3.147    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y450        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.170 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.074     3.244    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     3.189    
                         clock uncertainty            0.035     3.224    
    SLICE_X58Y450        FDCE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.013     3.211    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.081ns (10.292%)  route 0.706ns (89.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.989ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.457ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.936     2.457    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.515 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.632     3.147    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X59Y450        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.170 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.074     3.244    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.516     3.189    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     3.189    
                         clock uncertainty            0.035     3.224    
    SLICE_X58Y450        FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.013     3.211    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.129ns (14.207%)  route 0.779ns (85.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.989ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.457ns, distribution 1.193ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.022     2.543    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X69Y364        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y364        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.601 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.642     3.243    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X76Y438        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.036     3.279 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.108     3.387    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X76Y436        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.035     3.422 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.029     3.451    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_58
    SLICE_X76Y436        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.650     3.323    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X76Y436        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[16]/C
                         clock pessimism              0.000     3.323    
                         clock uncertainty            0.035     3.358    
    SLICE_X76Y436        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.418    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.497ns  (logic 0.081ns (16.298%)  route 0.416ns (83.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y461                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y461        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.416     0.497    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y460        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X50Y460        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.565ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.459ns  (logic 0.078ns (16.993%)  route 0.381ns (83.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X70Y449        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.381     0.459    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X70Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y450        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  9.565    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y442        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     0.370    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y443        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X72Y443        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.369ns  (logic 0.079ns (21.409%)  route 0.290ns (78.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y461                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y461        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.290     0.369    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y462        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X49Y462        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.367ns  (logic 0.080ns (21.798%)  route 0.287ns (78.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y416                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y416        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.367    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X66Y420        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X66Y420        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.676ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X73Y449        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.269     0.348    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X73Y450        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  9.676    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y430                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y430        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.260     0.339    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y430        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X73Y430        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.304%)  route 0.260ns (76.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y428                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y428        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.260     0.339    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X57Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X57Y428        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.512%)  route 0.257ns (76.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y417                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y417        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.257     0.336    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y417        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y417        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y429                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y429        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.256     0.335    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y429        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y429        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  9.689    





---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.606ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y411                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X50Y411        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.340     0.419    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X50Y411        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X50Y411        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y406                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X51Y406        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.333     0.412    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X51Y406        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y406        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.409ns  (logic 0.079ns (19.315%)  route 0.330ns (80.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y371                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X74Y371        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.330     0.409    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X74Y371        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X74Y371        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.406ns  (logic 0.079ns (19.458%)  route 0.327ns (80.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y257                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X50Y257        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.327     0.406    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[14]
    SLICE_X51Y257        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y257        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.400ns  (logic 0.081ns (20.250%)  route 0.319ns (79.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y379                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X74Y379        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.319     0.400    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X76Y379        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y379        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.384ns  (logic 0.081ns (21.094%)  route 0.303ns (78.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y379                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y379        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.303     0.384    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y379        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X73Y379        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.379ns  (logic 0.081ns (21.372%)  route 0.298ns (78.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y317                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y317        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.298     0.379    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y316        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y316        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y382                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X76Y382        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[14]
    SLICE_X76Y382        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X76Y382        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y298                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y298        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.293     0.372    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X69Y298        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y298        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y257                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X50Y257        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.281     0.360    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X50Y257        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X50Y257        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  3.665    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.547ns  (logic 0.079ns (14.442%)  route 0.468ns (85.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y275                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y275        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.468     0.547    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y273        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y273        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.539ns  (logic 0.079ns (14.657%)  route 0.460ns (85.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y266                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y266        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460     0.539    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X70Y269        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y269        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.512ns  (logic 0.078ns (15.234%)  route 0.434ns (84.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y266                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y266        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.434     0.512    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X70Y266        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y266        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y277                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y277        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X68Y277        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y277        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.447ns  (logic 0.079ns (17.673%)  route 0.368ns (82.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y253                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X70Y253        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.447    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X69Y254        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y254        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.395ns  (logic 0.079ns (20.000%)  route 0.316ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y365                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y365        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.316     0.395    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X55Y365        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y365        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y363                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y363        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     0.393    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y364        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y364        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y263                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y263        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.308     0.387    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X48Y263        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y263        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y273                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y273        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y273        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y273        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y253                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X83Y253        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.285     0.363    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X83Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y253        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  3.662    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.556ns  (logic 0.079ns (14.209%)  route 0.477ns (85.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y296                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y296        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.477     0.556    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y298        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y298        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.503ns  (logic 0.079ns (15.706%)  route 0.424ns (84.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y321                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y321        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.424     0.503    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X58Y319        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y319        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.482ns  (logic 0.078ns (16.183%)  route 0.404ns (83.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y307                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X67Y307        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.404     0.482    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y307        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y307        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.446ns  (logic 0.079ns (17.713%)  route 0.367ns (82.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y305                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y305        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.367     0.446    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X59Y304        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.421ns  (logic 0.081ns (19.240%)  route 0.340ns (80.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y347        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.340     0.421    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X65Y347        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y347        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.385ns  (logic 0.079ns (20.519%)  route 0.306ns (79.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y305                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y305        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.306     0.385    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y304        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.369ns  (logic 0.081ns (21.951%)  route 0.288ns (78.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y348                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y348        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.288     0.369    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y348        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y348        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.364ns  (logic 0.079ns (21.703%)  route 0.285ns (78.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y347                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y347        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.285     0.364    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X66Y349        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y349        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y307                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y307        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.269     0.348    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y301        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y301        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.340ns  (logic 0.079ns (23.235%)  route 0.261ns (76.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y348                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y348        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.261     0.340    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y348        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y348        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  3.685    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.433ns  (logic 0.079ns (18.245%)  route 0.354ns (81.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y367                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y367        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.433    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y367        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y396                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y396        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347     0.426    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y397        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X85Y397        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y401                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y401        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     0.426    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X83Y401        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y401        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.392ns  (logic 0.078ns (19.898%)  route 0.314ns (80.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y366                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y366        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     0.392    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y366        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y366        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.382ns  (logic 0.080ns (20.942%)  route 0.302ns (79.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y366                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y366        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.382    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y366        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y366        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.380ns  (logic 0.079ns (20.789%)  route 0.301ns (79.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y351                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y351        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.301     0.380    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y354        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y354        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.373ns  (logic 0.080ns (21.448%)  route 0.293ns (78.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y396                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y396        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.373    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X83Y397        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y397        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y352                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y352        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.372    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y353        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X50Y353        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y355                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y355        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.289     0.368    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X61Y354        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X61Y354        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.366ns  (logic 0.078ns (21.311%)  route 0.288ns (78.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y397                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y397        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.288     0.366    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y399        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X84Y399        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  3.659    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.421ns  (logic 0.079ns (18.765%)  route 0.342ns (81.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y440                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X71Y440        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.342     0.421    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y441        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X68Y441        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.078ns (21.081%)  route 0.292ns (78.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y415                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y415        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.292     0.370    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y415        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y415        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y417                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y417        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y417        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y417        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y461                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y461        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y461        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y461        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.367ns  (logic 0.080ns (21.798%)  route 0.287ns (78.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y440                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X71Y440        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.367    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X69Y439        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y439        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y441                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X71Y441        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.288     0.367    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X69Y441        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y441        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.366ns  (logic 0.080ns (21.858%)  route 0.286ns (78.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y415                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y415        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     0.366    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y416        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y416        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.362ns  (logic 0.079ns (21.823%)  route 0.283ns (78.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y426                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y426        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.283     0.362    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y426        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y426        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.358ns  (logic 0.078ns (21.788%)  route 0.280ns (78.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y454                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y454        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     0.358    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y455        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y455        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.351ns  (logic 0.078ns (22.222%)  route 0.273ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y442        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.273     0.351    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y438        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y438        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  3.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.079ns (5.077%)  route 1.477ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 7.142 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.396ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.477     5.029    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X83Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.756     7.142    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X83Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/C
                         clock pessimism              0.291     7.433    
                         clock uncertainty           -0.035     7.398    
    SLICE_X83Y276        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.332    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.079ns (5.087%)  route 1.474ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 7.141 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.396ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.474     5.026    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X83Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.755     7.141    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X83Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/C
                         clock pessimism              0.291     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X83Y276        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.331    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[31]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.079ns (5.087%)  route 1.474ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 7.141 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.396ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.474     5.026    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X83Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.755     7.141    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X83Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[31]/C
                         clock pessimism              0.291     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X83Y276        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.331    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[21]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[22]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[22]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.079ns (5.107%)  route 1.468ns (94.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.396ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.468     5.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.749     7.135    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/C
                         clock pessimism              0.291     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X83Y270        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.325    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.079ns (5.117%)  route 1.465ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 7.134 - 4.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.538ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.396ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.946     3.473    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.552 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.465     5.017    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X83Y270        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.748     7.134    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X83Y270        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/C
                         clock pessimism              0.291     7.425    
                         clock uncertainty           -0.035     7.390    
    SLICE_X83Y270        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.324    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  2.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.039ns (9.535%)  route 0.370ns (90.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.929ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.370     2.282    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X76Y287        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.806     2.158    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X76Y287        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/C
                         clock pessimism             -0.193     1.965    
    SLICE_X76Y287        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.945    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.039ns (7.769%)  route 0.463ns (92.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.929ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.463     2.375    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X81Y283        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.866     2.218    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X81Y283        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/C
                         clock pessimism             -0.193     2.025    
    SLICE_X81Y283        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.005    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.039ns (6.468%)  route 0.564ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.929ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.564     2.476    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y269        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.868     2.220    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/C
                         clock pessimism             -0.193     2.027    
    SLICE_X84Y269        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.007    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.039ns (6.468%)  route 0.564ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.929ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.564     2.476    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y269        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.864     2.216    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]/C
                         clock pessimism             -0.193     2.023    
    SLICE_X84Y269        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.003    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.039ns (6.468%)  route 0.564ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.929ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.564     2.476    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y269        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.864     2.216    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/C
                         clock pessimism             -0.193     2.023    
    SLICE_X84Y269        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.003    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.039ns (6.468%)  route 0.564ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.929ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.564     2.476    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y269        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.864     2.216    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/C
                         clock pessimism             -0.193     2.023    
    SLICE_X84Y269        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.003    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.039ns (6.468%)  route 0.564ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.929ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.564     2.476    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y269        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.864     2.216    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y269        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/C
                         clock pessimism             -0.193     2.023    
    SLICE_X84Y269        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.003    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.039ns (4.727%)  route 0.786ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.929ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.786     2.698    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.880     2.232    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/C
                         clock pessimism             -0.193     2.039    
    SLICE_X84Y276        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.019    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.039ns (4.727%)  route 0.786ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.929ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.786     2.698    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.880     2.232    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/C
                         clock pessimism             -0.193     2.039    
    SLICE_X84Y276        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.019    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.039ns (4.727%)  route 0.786ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.610ns (routing 0.831ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.929ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.610     1.873    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y323        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.912 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.786     2.698    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X84Y276        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X3Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.880     2.232    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X84Y276        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/C
                         clock pessimism             -0.193     2.039    
    SLICE_X84Y276        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.019    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.679    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[8]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[6]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[7]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.078ns (2.989%)  route 2.532ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.989ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.532     5.436    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y240        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X80Y240        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[8]/C
                         clock pessimism              0.307     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X80Y240        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     6.728    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.078ns (3.094%)  route 2.443ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 6.529 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.989ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.443     5.347    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y239        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.008     6.529    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y239        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[9]/C
                         clock pessimism              0.253     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X80Y239        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.681    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.078ns (3.094%)  route 2.443ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 6.529 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.989ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=152, routed)         2.443     5.347    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_1_alias
    SLICE_X80Y239        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.008     6.529    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X80Y239        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[9]/C
                         clock pessimism              0.253     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X80Y239        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.681    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.079ns (3.477%)  route 2.193ns (96.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 6.529 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.989ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.905 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=222, routed)         2.193     5.098    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_7_alias
    SLICE_X76Y237        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.008     6.529    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X76Y237        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[15]/C
                         clock pessimism              0.253     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X76Y237        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.681    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.079ns (3.477%)  route 2.193ns (96.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 6.529 - 4.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.086ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.989ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.153     2.826    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.905 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=222, routed)         2.193     5.098    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_7_alias
    SLICE_X76Y237        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        2.008     6.529    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X76Y237        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/C
                         clock pessimism              0.253     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X76Y237        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.681    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  1.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[2]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.038ns (19.689%)  route 0.155ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.136ns (routing 0.581ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.646ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.136     1.485    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.523 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=165, routed)         0.155     1.678    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/peripheral_aresetn[0]_repN_15_alias
    SLICE_X64Y283        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.332     1.780    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/rf_clock
    SLICE_X64Y283        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[2]/C
                         clock pessimism             -0.197     1.583    
    SLICE_X64Y283        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.563    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[255]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.038ns (19.689%)  route 0.155ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.136ns (routing 0.581ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.646ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.136     1.485    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.523 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=165, routed)         0.155     1.678    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X64Y283        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[255]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.332     1.780    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X64Y283        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[255]/C
                         clock pessimism             -0.197     1.583    
    SLICE_X64Y283        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.563    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.118ns (routing 0.581ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.646ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.118     1.467    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y273        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=68, routed)          0.111     1.618    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X47Y273        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.267     1.715    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y273        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/C
                         clock pessimism             -0.195     1.520    
    SLICE_X47Y273        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.500    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[102]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.118ns (routing 0.581ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.646ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.118     1.467    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y273        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y273        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=68, routed)          0.111     1.618    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_10_alias
    SLICE_X47Y273        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[102]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.267     1.715    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X47Y273        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[102]/C
                         clock pessimism             -0.195     1.520    
    SLICE_X47Y273        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.500    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[85]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.127ns (routing 0.581ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.646ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.127     1.476    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y278        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y278        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.515 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=195, routed)         0.082     1.597    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_6_alias
    SLICE_X43Y278        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[85]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.272     1.720    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X43Y278        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[85]/C
                         clock pessimism             -0.229     1.491    
    SLICE_X43Y278        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.471    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[138]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.127ns (routing 0.581ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.646ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.127     1.476    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y278        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y278        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.515 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=195, routed)         0.121     1.636    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X41Y278        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[138]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.274     1.722    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X41Y278        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[138]/C
                         clock pessimism             -0.195     1.527    
    SLICE_X41Y278        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.507    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.183ns (routing 0.581ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.646ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.183     1.532    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y291        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y291        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.572 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=86, routed)          0.120     1.692    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X65Y291        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.326     1.774    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/C
                         clock pessimism             -0.200     1.574    
    SLICE_X65Y291        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.554    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.183ns (routing 0.581ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.646ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.183     1.532    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y291        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y291        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.572 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=86, routed)          0.120     1.692    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X65Y291        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.326     1.774    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/C
                         clock pessimism             -0.200     1.574    
    SLICE_X65Y291        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.554    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.183ns (routing 0.581ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.646ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.183     1.532    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y291        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y291        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.572 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=86, routed)          0.120     1.692    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X65Y291        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.326     1.774    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/C
                         clock pessimism             -0.200     1.574    
    SLICE_X65Y291        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.554    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[193]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.183ns (routing 0.581ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.646ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.183     1.532    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y291        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y291        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.572 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=86, routed)          0.120     1.692    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_16_alias
    SLICE_X65Y291        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[193]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6495, routed)        1.326     1.774    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X65Y291        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[193]/C
                         clock pessimism             -0.200     1.574    
    SLICE_X65Y291        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.554    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[193]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.105ns (4.337%)  route 2.316ns (95.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.402     5.763    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X49Y296        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y296        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.105ns (4.337%)  route 2.316ns (95.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.402     5.763    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X49Y296        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y296        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.105ns (4.337%)  route 2.316ns (95.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.402     5.763    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X49Y296        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y296        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[16]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[16]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[17]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[17]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.345ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.401     5.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X49Y294        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.222     6.743    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y294        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/C
                         clock pessimism              0.286     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X49Y294        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     6.928    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.105ns (4.335%)  route 2.317ns (95.665%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.479ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.345ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.669     3.342    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.419 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.914     4.333    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.361 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.403     5.764    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X49Y298        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        2.225     6.746    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y298        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/C
                         clock pessimism              0.286     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X49Y298        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.098ns (19.878%)  route 0.395ns (80.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.889ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.332     2.167    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X65Y335        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     2.227 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.063     2.290    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/lopt
    SLICE_X65Y335        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.596     2.044    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.229     1.815    
    SLICE_X65Y335        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.795    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.098ns (19.878%)  route 0.395ns (80.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.889ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.332     2.167    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X65Y335        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     2.227 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.063     2.290    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/lopt
    SLICE_X65Y335        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.596     2.044    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.229     1.815    
    SLICE_X65Y335        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.795    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.088ns (16.117%)  route 0.458ns (83.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.889ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.394     2.229    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X62Y345        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.279 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.343    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/lopt
    SLICE_X62Y345        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.600     2.048    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.229     1.819    
    SLICE_X62Y345        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.799    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.088ns (16.117%)  route 0.458ns (83.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.889ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.394     2.229    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X62Y345        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.279 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.343    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/lopt
    SLICE_X62Y345        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.600     2.048    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y345        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.229     1.819    
    SLICE_X62Y345        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.799    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.078ns (13.288%)  route 0.509ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.889ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.437     2.272    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X56Y310        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     2.312 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.072     2.384    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/lopt
    SLICE_X56Y310        FDCE                                         f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.573     2.021    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y310        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.226     1.795    
    SLICE_X56Y310        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.775    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.078ns (13.288%)  route 0.509ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.889ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.437     2.272    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X56Y310        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     2.312 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.072     2.384    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/lopt
    SLICE_X56Y310        FDCE                                         f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.573     2.021    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y310        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.226     1.795    
    SLICE_X56Y310        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.775    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.088ns (10.641%)  route 0.739ns (89.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.889ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.632     2.467    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X67Y303        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.517 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.107     2.624    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/lopt
    SLICE_X67Y303        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.624     2.072    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.229     1.843    
    SLICE_X67Y303        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.823    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.088ns (10.641%)  route 0.739ns (89.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.448ns (routing 0.797ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.889ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.448     1.797    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X75Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y321        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.835 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.632     2.467    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X67Y303        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.517 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.107     2.624    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/lopt
    SLICE_X67Y303        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.624     2.072    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X67Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.229     1.843    
    SLICE_X67Y303        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.823    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.055ns (4.606%)  route 1.139ns (95.394%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.453ns (routing 0.797ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.889ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.453     1.802    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.840 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.479     2.319    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.336 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        0.660     2.996    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X76Y300        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.639     2.087    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X76Y300        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/C
                         clock pessimism             -0.229     1.858    
    SLICE_X76Y300        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.838    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.055ns (4.606%)  route 1.139ns (95.394%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.453ns (routing 0.797ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.889ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.453     1.802    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y311        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y311        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.840 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.479     2.319    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.336 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        0.660     2.996    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X76Y301        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6416, routed)        1.639     2.087    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X76Y301        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/C
                         clock pessimism             -0.229     1.858    
    SLICE_X76Y301        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.838    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.079ns (3.680%)  route 2.068ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 6.537 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.256ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.068     5.125    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.016     6.537    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/C
                         clock pessimism              0.277     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X38Y412        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.713    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.079ns (3.680%)  route 2.068ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 6.537 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.256ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.068     5.125    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.016     6.537    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]/C
                         clock pessimism              0.277     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X38Y412        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.713    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[129]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[130]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.079ns (3.680%)  route 2.068ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 6.537 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.256ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.068     5.125    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[130]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.016     6.537    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[130]/C
                         clock pessimism              0.277     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X38Y412        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     6.713    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[130]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[131]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.079ns (3.680%)  route 2.068ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 6.537 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.256ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.068     5.125    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[131]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.016     6.537    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[131]/C
                         clock pessimism              0.277     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X38Y412        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.713    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[131]
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.079ns (3.700%)  route 2.056ns (96.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 6.525 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.004ns (routing 1.256ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.056     5.113    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y397        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.004     6.525    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X38Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/C
                         clock pessimism              0.277     6.802    
                         clock uncertainty           -0.035     6.767    
    SLICE_X38Y397        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.701    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.079ns (3.681%)  route 2.067ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 6.539 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.256ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.067     5.124    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.018     6.539    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/C
                         clock pessimism              0.277     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X38Y412        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.715    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.079ns (3.681%)  route 2.067ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 6.539 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.256ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.067     5.124    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.018     6.539    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/C
                         clock pessimism              0.277     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X38Y412        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.715    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[130]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.079ns (3.681%)  route 2.067ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 6.539 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.256ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.067     5.124    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[130]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.018     6.539    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[130]/C
                         clock pessimism              0.277     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X38Y412        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     6.715    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[130]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[131]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.079ns (3.681%)  route 2.067ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 6.539 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.256ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.067     5.124    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y412        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[131]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.018     6.539    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y412        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[131]/C
                         clock pessimism              0.277     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X38Y412        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.715    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[131]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.079ns (3.702%)  route 2.055ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 6.527 - 4.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.381ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.006ns (routing 1.256ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.305     2.978    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.057 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=240, routed)         2.055     5.112    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y397        FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.006     6.527    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X38Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/C
                         clock pessimism              0.277     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X38Y397        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.703    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[144]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.827ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.094     1.742    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X67Y348        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[144]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.416     1.864    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y348        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[144]/C
                         clock pessimism             -0.241     1.623    
    SLICE_X67Y348        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.603    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.827ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.093     1.741    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X67Y348        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.414     1.862    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y348        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/C
                         clock pessimism             -0.241     1.621    
    SLICE_X67Y348        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.601    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[143]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.827ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.093     1.741    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X67Y348        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[143]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.414     1.862    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y348        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[143]/C
                         clock pessimism             -0.241     1.621    
    SLICE_X67Y348        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.601    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[143]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.111     1.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y347        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y347        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[108]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.111     1.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y347        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[108]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[108]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y347        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[121]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.111     1.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y347        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[121]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[121]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y347        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[100]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.117     1.765    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y344        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[100]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y344        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[100]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y344        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[100]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[77]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.117     1.765    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y344        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[77]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y344        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[77]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y344        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.827ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.117     1.765    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X68Y344        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.415     1.863    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y344        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/C
                         clock pessimism             -0.235     1.628    
    SLICE_X68Y344        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.608    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[120]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.260ns (routing 0.748ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.827ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.260     1.609    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X68Y348        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.648 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=231, routed)         0.117     1.765    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X67Y347        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[120]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.414     1.862    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[120]/C
                         clock pessimism             -0.235     1.627    
    SLICE_X67Y347        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.607    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[50]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[50]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[50]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[52]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[52]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[52]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[52]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[53]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[53]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[53]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[53]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[54]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[54]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[54]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[55]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.105ns (4.442%)  route 2.259ns (95.558%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.324ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.359     5.635    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[55]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.226     6.747    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[55]/C
                         clock pessimism              0.285     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X42Y450        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.931    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.324ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.356     5.632    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.225     6.746    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/C
                         clock pessimism              0.285     7.031    
                         clock uncertainty           -0.035     6.996    
    SLICE_X42Y450        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.930    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[52]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.324ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.356     5.632    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[52]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.225     6.746    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[52]/C
                         clock pessimism              0.285     7.031    
                         clock uncertainty           -0.035     6.996    
    SLICE_X42Y450        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.930    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[52]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[53]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.324ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.356     5.632    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[53]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.225     6.746    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[53]/C
                         clock pessimism              0.285     7.031    
                         clock uncertainty           -0.035     6.996    
    SLICE_X42Y450        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     6.930    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[53]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[54]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.105ns (4.447%)  route 2.256ns (95.553%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.457ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.225ns (routing 1.324ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.598     3.271    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.348 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.900     4.248    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        1.356     5.632    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X42Y450        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[54]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        2.225     6.746    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y450        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[54]/C
                         clock pessimism              0.285     7.031    
                         clock uncertainty           -0.035     6.996    
    SLICE_X42Y450        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.930    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.078ns (12.361%)  route 0.553ns (87.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.875ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.489     2.287    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X59Y432        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.327 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.391    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/lopt
    SLICE_X59Y432        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.550     1.998    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.188     1.810    
    SLICE_X59Y432        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.790    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.078ns (12.361%)  route 0.553ns (87.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.875ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.489     2.287    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X59Y432        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.327 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.391    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/lopt
    SLICE_X59Y432        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.550     1.998    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y432        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.188     1.810    
    SLICE_X59Y432        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.790    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.073ns (10.815%)  route 0.602ns (89.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.875ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.537     2.335    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X65Y417        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.370 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.065     2.435    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/lopt
    SLICE_X65Y417        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.566     2.014    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.224     1.790    
    SLICE_X65Y417        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.770    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.073ns (10.815%)  route 0.602ns (89.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.875ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.537     2.335    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X65Y417        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.370 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.065     2.435    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/lopt
    SLICE_X65Y417        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.566     2.014    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y417        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.224     1.790    
    SLICE_X65Y417        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.770    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.061ns (8.047%)  route 0.697ns (91.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.875ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.633     2.431    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X57Y451        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.454 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.518    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/lopt
    SLICE_X57Y451        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.527     1.975    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y451        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.188     1.787    
    SLICE_X57Y451        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.767    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.061ns (8.047%)  route 0.697ns (91.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.875ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.633     2.431    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X57Y451        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.454 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.064     2.518    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/lopt
    SLICE_X57Y451        FDCE                                         f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.527     1.975    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y451        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.188     1.787    
    SLICE_X57Y451        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.767    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.087ns (9.325%)  route 0.846ns (90.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.875ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.774     2.572    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X76Y443        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     2.621 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.072     2.693    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/lopt
    SLICE_X76Y443        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.624     2.072    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X76Y443        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.188     1.884    
    SLICE_X76Y443        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.864    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.087ns (9.325%)  route 0.846ns (90.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.411ns (routing 0.786ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.875ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.411     1.760    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X75Y381        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y381        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.798 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.774     2.572    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X76Y443        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     2.621 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.072     2.693    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/lopt
    SLICE_X76Y443        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.624     2.072    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X76Y443        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.188     1.884    
    SLICE_X76Y443        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.864    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.055ns (4.618%)  route 1.136ns (95.382%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.416ns (routing 0.786ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.875ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.416     1.765    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.803 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.476     2.279    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.296 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        0.660     2.956    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X80Y443        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.625     2.073    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y443        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]/C
                         clock pessimism             -0.188     1.885    
    SLICE_X80Y443        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.865    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[49]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.055ns (4.618%)  route 1.136ns (95.382%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.416ns (routing 0.786ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.875ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.416     1.765    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X78Y371        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y371        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.803 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.476     2.279    top_level_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.296 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2620, routed)        0.660     2.956    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X80Y443        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[49]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6416, routed)        1.625     2.073    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X80Y443        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[49]/C
                         clock pessimism             -0.188     1.885    
    SLICE_X80Y443        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.865    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.108ns (4.170%)  route 2.482ns (95.830%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.992 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.869ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.308     6.336    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y286        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.186    13.992    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y286        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/C
                         clock pessimism             -0.458    13.535    
                         clock uncertainty           -0.062    13.473    
    SLICE_X63Y286        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.407    top_level_i/channel_select_0/inst/sr/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.108ns (4.214%)  route 2.455ns (95.786%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 13.970 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.869ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.281     6.309    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y269        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.164    13.970    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y269        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/C
                         clock pessimism             -0.458    13.513    
                         clock uncertainty           -0.062    13.451    
    SLICE_X62Y269        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.385    top_level_i/channel_select_0/inst/sr/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.108ns (4.222%)  route 2.450ns (95.778%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.967 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.869ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.276     6.304    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y270        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.161    13.967    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y270        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/C
                         clock pessimism             -0.458    13.510    
                         clock uncertainty           -0.062    13.448    
    SLICE_X62Y270        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.382    top_level_i/channel_select_0/inst/sr/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.108ns (4.212%)  route 2.456ns (95.788%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.981 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.869ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.282     6.310    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X64Y268        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.175    13.981    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X64Y268        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/C
                         clock pessimism             -0.458    13.524    
                         clock uncertainty           -0.062    13.462    
    SLICE_X64Y268        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.396    top_level_i/channel_select_0/inst/sr/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.108ns (4.110%)  route 2.520ns (95.890%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.039 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.869ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.346     6.374    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y439        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.233    14.039    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y439        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/C
                         clock pessimism             -0.439    13.601    
                         clock uncertainty           -0.062    13.539    
    SLICE_X63Y439        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.473    top_level_i/channel_select_0/inst/sr/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.108ns (4.110%)  route 2.520ns (95.890%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.039 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.869ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.346     6.374    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y439        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.233    14.039    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y439        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/C
                         clock pessimism             -0.439    13.601    
                         clock uncertainty           -0.062    13.539    
    SLICE_X63Y439        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    13.473    top_level_i/channel_select_0/inst/sr/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.108ns (4.110%)  route 2.520ns (95.890%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.039 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.869ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.346     6.374    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y439        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.233    14.039    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y439        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/C
                         clock pessimism             -0.439    13.601    
                         clock uncertainty           -0.062    13.539    
    SLICE_X63Y439        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    13.473    top_level_i/channel_select_0/inst/sr/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.108ns (4.337%)  route 2.382ns (95.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 14.008 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.869ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.208     6.236    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y386        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.202    14.008    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y386        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism             -0.439    13.570    
                         clock uncertainty           -0.062    13.508    
    SLICE_X63Y386        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.442    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.108ns (4.323%)  route 2.390ns (95.677%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 14.018 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.869ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.216     6.244    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y403        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.212    14.018    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y403        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism             -0.439    13.580    
                         clock uncertainty           -0.062    13.518    
    SLICE_X63Y403        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.452    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.108ns (4.334%)  route 2.384ns (95.666%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.013 - 9.999 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.955ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.869ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.490     3.746    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.826 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.174     5.000    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.028 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.210     6.238    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y398        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.207    14.013    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y398        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/C
                         clock pessimism             -0.439    13.575    
                         clock uncertainty           -0.062    13.513    
    SLICE_X63Y398        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.447    top_level_i/channel_select_0/inst/sr/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  7.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.056ns (4.182%)  route 1.283ns (95.818%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.578ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.678     3.677    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X64Y418        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.535     2.144    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X64Y418        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/C
                         clock pessimism              0.289     2.432    
    SLICE_X64Y418        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.412    top_level_i/channel_select_0/inst/sr/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.056ns (4.176%)  route 1.285ns (95.824%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.578ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.680     3.679    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y403        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.526     2.135    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y403        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism              0.289     2.423    
    SLICE_X63Y403        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.403    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.056ns (4.182%)  route 1.283ns (95.818%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.578ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.678     3.677    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y398        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.523     2.132    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y398        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/C
                         clock pessimism              0.289     2.420    
    SLICE_X63Y398        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.400    top_level_i/channel_select_0/inst/sr/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.056ns (4.185%)  route 1.282ns (95.815%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.578ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.677     3.676    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y386        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.520     2.129    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y386        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism              0.289     2.417    
    SLICE_X63Y386        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.397    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.056ns (4.239%)  route 1.265ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.578ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.660     3.659    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y301        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.520     2.129    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y301        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/C
                         clock pessimism              0.249     2.377    
    SLICE_X62Y301        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.357    top_level_i/channel_select_0/inst/sr/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.056ns (4.239%)  route 1.265ns (95.761%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.578ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.660     3.659    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y301        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.520     2.129    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y301        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/C
                         clock pessimism              0.249     2.377    
    SLICE_X62Y301        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.357    top_level_i/channel_select_0/inst/sr/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.056ns (4.249%)  route 1.262ns (95.751%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.578ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.657     3.656    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y336        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.512     2.121    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y336        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/C
                         clock pessimism              0.249     2.369    
    SLICE_X63Y336        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.349    top_level_i/channel_select_0/inst/sr/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.056ns (4.226%)  route 1.269ns (95.774%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.578ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.664     3.663    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X63Y353        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.516     2.125    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X63Y353        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism              0.249     2.373    
    SLICE_X63Y353        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.353    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.056ns (4.252%)  route 1.261ns (95.748%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.578ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.656     3.655    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y317        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.504     2.113    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y317        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/C
                         clock pessimism              0.249     2.361    
    SLICE_X62Y317        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.341    top_level_i/channel_select_0/inst/sr/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/state_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.056ns (4.252%)  route 1.261ns (95.748%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.368ns (routing 0.520ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.578ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.368     2.338    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X69Y309        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.605     2.982    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.999 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.656     3.655    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X62Y317        FDCE                                         f  top_level_i/channel_select_0/inst/sr/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.504     2.113    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X62Y317        FDCE                                         r  top_level_i/channel_select_0/inst/sr/state_reg/C
                         clock pessimism              0.249     2.361    
    SLICE_X62Y317        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.341    top_level_i/channel_select_0/inst/sr/state_reg
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       34.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.948ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.939ns  (logic 0.201ns (10.366%)  route 1.738ns (89.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 69.266 - 66.666 ) 
    Source Clock Delay      (SCD):    8.360ns = ( 41.693 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.615ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.260ns (routing 0.069ns, distribution 3.191ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.055ns, distribution 2.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          3.260    41.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    41.772 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.578    43.350    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y318        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    43.472 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.160    43.632    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X55Y318        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.135    69.266    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              5.615    74.881    
                         clock uncertainty           -0.235    74.646    
    SLICE_X55Y318        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    74.580    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         74.580    
                         arrival time                         -43.632    
  -------------------------------------------------------------------
                         slack                                 30.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.007ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.937ns  (logic 0.089ns (9.498%)  route 0.848ns (90.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.290ns
    Source Clock Delay      (SCD):    2.138ns = ( 35.471 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.104ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.673ns (routing 0.055ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.069ns, distribution 2.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.673    35.471    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y319        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y319        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    35.510 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.784    36.294    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y318        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    36.344 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.064    36.408    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X55Y318        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.190     7.290    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y318        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -5.104     2.186    
                         clock uncertainty            0.235     2.421    
    SLICE_X55Y318        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.401    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                          36.408    
  -------------------------------------------------------------------
                         slack                                 34.007    





