# FSM_seq_detect_verilog
 Implement a RTL level design of a sequence detector to detect pattern “10101011”. Including Repetation.  
