// -------------------------------------------------------------
// 
// File Name: C:\Users\Carlos Cajas\Desktop\DSP\nuevo_chale\FDHT_N\DFT_2.v
// Created: 2020-12-08 16:13:17
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DFT_2
// Source Path: FDHT_N/FDHT/DFT-2
// Hierarchy Level: 1
// 
// FFT HDL Optimized
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DFT_2
          (clk,
           reset_x,
           enb,
           dataIn_re,
           dataIn_im,
           validIn,
           dataOut_re,
           dataOut_im,
           validOut);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [40:0] dataIn_re;  // sfix41_En28
  input   signed [40:0] dataIn_im;  // sfix41_En28
  input   validIn;
  output  signed [40:0] dataOut_re;  // sfix41_En28
  output  signed [40:0] dataOut_im;  // sfix41_En28
  output  validOut;

  wire softReset;
  reg signed [40:0] intdelay_reg [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_1_1_re_dly;  // sfix41_En28
  reg signed [40:0] intdelay_reg_1 [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next_1 [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_1_1_im_dly;  // sfix41_En28
  reg  [0:2] intdelay_reg_2;  // ufix1 [3]
  wire [0:2] intdelay_reg_next_2;  // ufix1 [3]
  wire din_1_vld_dly;
  wire signed [40:0] twdl_1_1_re;  // sfix41_En39
  wire signed [40:0] twdl_1_1_im;  // sfix41_En39
  reg  [0:2] intdelay_reg_3;  // ufix1 [3]
  wire [0:2] intdelay_reg_next_3;  // ufix1 [3]
  wire twdl_1_1_vld;
  wire dinXTwdl_1_1_vld;
  wire [4:0] rd_1_Addr;  // ufix5
  wire rd_1_Enb;
  wire proc_1_enb;
  wire multiply_1_J;
  wire signed [40:0] dout_1_1_re;  // sfix41_En28
  wire signed [40:0] dout_1_1_im;  // sfix41_En28
  wire dout_1_1_vld;
  wire dinXTwdl_2_1_vld;
  wire [3:0] rd_2_Addr;  // ufix4
  wire rd_2_Enb;
  wire proc_2_enb;
  wire multiply_2_J;
  wire signed [40:0] dout_2_1_re;  // sfix41_En28
  wire signed [40:0] dout_2_1_im;  // sfix41_En28
  wire dout_2_1_vld;
  reg signed [40:0] intdelay_reg_4 [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next_4 [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_3_1_re_dly;  // sfix41_En28
  reg signed [40:0] intdelay_reg_5 [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next_5 [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_3_1_im_dly;  // sfix41_En28
  reg  [0:2] intdelay_reg_6;  // ufix1 [3]
  wire [0:2] intdelay_reg_next_6;  // ufix1 [3]
  wire din_3_vld_dly;
  wire signed [40:0] twdl_3_1_re;  // sfix41_En39
  wire signed [40:0] twdl_3_1_im;  // sfix41_En39
  wire twdl_3_1_vld;
  wire dinXTwdl_3_1_vld;
  wire [2:0] rd_3_Addr;  // ufix3
  wire rd_3_Enb;
  wire proc_3_enb;
  wire multiply_3_J;
  wire signed [40:0] dout_3_1_re;  // sfix41_En28
  wire signed [40:0] dout_3_1_im;  // sfix41_En28
  wire dout_3_1_vld;
  wire dinXTwdl_4_1_vld;
  wire [1:0] rd_4_Addr;  // ufix2
  wire rd_4_Enb;
  wire proc_4_enb;
  wire multiply_4_J;
  wire signed [40:0] dout_4_1_re;  // sfix41_En28
  wire signed [40:0] dout_4_1_im;  // sfix41_En28
  wire dout_4_1_vld;
  reg signed [40:0] intdelay_reg_7 [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next_7 [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_5_1_re_dly;  // sfix41_En28
  reg signed [40:0] intdelay_reg_8 [0:2];  // sfix41 [3]
  wire signed [40:0] intdelay_reg_next_8 [0:2];  // sfix41_En28 [3]
  wire signed [40:0] din_5_1_im_dly;  // sfix41_En28
  reg  [0:2] intdelay_reg_9;  // ufix1 [3]
  wire [0:2] intdelay_reg_next_9;  // ufix1 [3]
  wire din_5_vld_dly;
  wire signed [40:0] twdl_5_1_re;  // sfix41_En39
  wire signed [40:0] twdl_5_1_im;  // sfix41_En39
  wire twdl_5_1_vld;
  wire dinXTwdl_5_1_vld;
  wire rd_5_Addr;  // ufix1
  wire rd_5_Enb;
  wire proc_5_enb;
  wire multiply_5_J;
  wire signed [40:0] dout_5_1_re;  // sfix41_En28
  wire signed [40:0] dout_5_1_im;  // sfix41_En28
  wire dout_5_1_vld;
  wire dinXTwdl_6_1_vld;
  wire rd_6_Addr;
  wire rd_6_Enb;
  wire proc_6_enb;
  wire multiply_6_J;
  wire signed [40:0] dout_6_1_re;  // sfix41_En28
  wire signed [40:0] dout_6_1_im;  // sfix41_En28
  wire dout_6_1_vld;
  wire signed [40:0] dout_re1;  // sfix41_En28
  wire signed [40:0] dout_im1;  // sfix41_En28
  wire dout_vld1;


  assign softReset = 1'b0;



  always @(posedge clk)
    begin : intdelay_process
      if (reset_x == 1'b1) begin
        intdelay_reg[0] <= 41'sh00000000000;
        intdelay_reg[1] <= 41'sh00000000000;
        intdelay_reg[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg[0] <= 41'sh00000000000;
            intdelay_reg[1] <= 41'sh00000000000;
            intdelay_reg[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg[0] <= intdelay_reg_next[0];
            intdelay_reg[1] <= intdelay_reg_next[1];
            intdelay_reg[2] <= intdelay_reg_next[2];
          end
        end
      end
    end

  assign din_1_1_re_dly = intdelay_reg[2];
  assign intdelay_reg_next[0] = dataIn_re;
  assign intdelay_reg_next[1] = intdelay_reg[0];
  assign intdelay_reg_next[2] = intdelay_reg[1];



  always @(posedge clk)
    begin : intdelay_1_process
      if (reset_x == 1'b1) begin
        intdelay_reg_1[0] <= 41'sh00000000000;
        intdelay_reg_1[1] <= 41'sh00000000000;
        intdelay_reg_1[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_1[0] <= 41'sh00000000000;
            intdelay_reg_1[1] <= 41'sh00000000000;
            intdelay_reg_1[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg_1[0] <= intdelay_reg_next_1[0];
            intdelay_reg_1[1] <= intdelay_reg_next_1[1];
            intdelay_reg_1[2] <= intdelay_reg_next_1[2];
          end
        end
      end
    end

  assign din_1_1_im_dly = intdelay_reg_1[2];
  assign intdelay_reg_next_1[0] = dataIn_im;
  assign intdelay_reg_next_1[1] = intdelay_reg_1[0];
  assign intdelay_reg_next_1[2] = intdelay_reg_1[1];



  always @(posedge clk)
    begin : intdelay_2_process
      if (reset_x == 1'b1) begin
        intdelay_reg_2[0] <= 1'b0;
        intdelay_reg_2[1] <= 1'b0;
        intdelay_reg_2[2] <= 1'b0;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_2[0] <= 1'b0;
            intdelay_reg_2[1] <= 1'b0;
            intdelay_reg_2[2] <= 1'b0;
          end
          else begin
            intdelay_reg_2[0] <= intdelay_reg_next_2[0];
            intdelay_reg_2[1] <= intdelay_reg_next_2[1];
            intdelay_reg_2[2] <= intdelay_reg_next_2[2];
          end
        end
      end
    end

  assign din_1_vld_dly = intdelay_reg_2[2];
  assign intdelay_reg_next_2[0] = validIn;
  assign intdelay_reg_next_2[1] = intdelay_reg_2[0];
  assign intdelay_reg_next_2[2] = intdelay_reg_2[1];



  assign twdl_1_1_re = 41'sh08000000000;



  assign twdl_1_1_im = 41'sh00000000000;



  always @(posedge clk)
    begin : intdelay_3_process
      if (reset_x == 1'b1) begin
        intdelay_reg_3[0] <= 1'b0;
        intdelay_reg_3[1] <= 1'b0;
        intdelay_reg_3[2] <= 1'b0;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_3[0] <= 1'b0;
            intdelay_reg_3[1] <= 1'b0;
            intdelay_reg_3[2] <= 1'b0;
          end
          else begin
            intdelay_reg_3[0] <= intdelay_reg_next_3[0];
            intdelay_reg_3[1] <= intdelay_reg_next_3[1];
            intdelay_reg_3[2] <= intdelay_reg_next_3[2];
          end
        end
      end
    end

  assign twdl_1_1_vld = intdelay_reg_3[2];
  assign intdelay_reg_next_3[0] = validIn;
  assign intdelay_reg_next_3[1] = intdelay_reg_3[0];
  assign intdelay_reg_next_3[2] = intdelay_reg_3[1];



  RADIX22FFT_CTRL1_1_block u_CTRL1_1_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dinXTwdl_1_1_vld(dinXTwdl_1_1_vld),
                                        .dinXTwdl_1_1_vld_1(dinXTwdl_1_1_vld),
                                        .softReset(softReset),
                                        .rd_1_Addr(rd_1_Addr),  // ufix5
                                        .rd_1_Enb(rd_1_Enb),
                                        .proc_1_enb(proc_1_enb),
                                        .multiply_1_J(multiply_1_J)
                                        );

  RADIX22FFT_SDF1_1_block u_SDF1_1_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .din_1_1_re_dly(din_1_1_re_dly),  // sfix41_En28
                                      .din_1_1_im_dly(din_1_1_im_dly),  // sfix41_En28
                                      .din_1_vld_dly(din_1_vld_dly),
                                      .rd_1_Addr(rd_1_Addr),  // ufix5
                                      .rd_1_Enb(rd_1_Enb),
                                      .twdl_1_1_re(twdl_1_1_re),  // sfix41_En39
                                      .twdl_1_1_im(twdl_1_1_im),  // sfix41_En39
                                      .twdl_1_1_vld(twdl_1_1_vld),
                                      .proc_1_enb(proc_1_enb),
                                      .softReset(softReset),
                                      .dout_1_1_re(dout_1_1_re),  // sfix41_En28
                                      .dout_1_1_im(dout_1_1_im),  // sfix41_En28
                                      .dout_1_1_vld(dout_1_1_vld),
                                      .dinXTwdl_1_1_vld(dinXTwdl_1_1_vld)
                                      );

  RADIX22FFT_CTRL1_2_block u_CTRL2_2_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dout_1_1_vld(dout_1_1_vld),
                                        .dinXTwdl_2_1_vld(dinXTwdl_2_1_vld),
                                        .softReset(softReset),
                                        .rd_2_Addr(rd_2_Addr),  // ufix4
                                        .rd_2_Enb(rd_2_Enb),
                                        .proc_2_enb(proc_2_enb),
                                        .multiply_2_J(multiply_2_J)
                                        );

  RADIX22FFT_SDF2_2_block u_SDF2_2_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .dout_1_1_re(dout_1_1_re),  // sfix41_En28
                                      .dout_1_1_im(dout_1_1_im),  // sfix41_En28
                                      .dout_1_1_vld(dout_1_1_vld),
                                      .rd_2_Addr(rd_2_Addr),  // ufix4
                                      .rd_2_Enb(rd_2_Enb),
                                      .proc_2_enb(proc_2_enb),
                                      .multiply_2_J(multiply_2_J),
                                      .softReset(softReset),
                                      .dout_2_1_re(dout_2_1_re),  // sfix41_En28
                                      .dout_2_1_im(dout_2_1_im),  // sfix41_En28
                                      .dout_2_1_vld(dout_2_1_vld),
                                      .dinXTwdl_2_1_vld(dinXTwdl_2_1_vld)
                                      );

  always @(posedge clk)
    begin : intdelay_4_process
      if (reset_x == 1'b1) begin
        intdelay_reg_4[0] <= 41'sh00000000000;
        intdelay_reg_4[1] <= 41'sh00000000000;
        intdelay_reg_4[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_4[0] <= 41'sh00000000000;
            intdelay_reg_4[1] <= 41'sh00000000000;
            intdelay_reg_4[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg_4[0] <= intdelay_reg_next_4[0];
            intdelay_reg_4[1] <= intdelay_reg_next_4[1];
            intdelay_reg_4[2] <= intdelay_reg_next_4[2];
          end
        end
      end
    end

  assign din_3_1_re_dly = intdelay_reg_4[2];
  assign intdelay_reg_next_4[0] = dout_2_1_re;
  assign intdelay_reg_next_4[1] = intdelay_reg_4[0];
  assign intdelay_reg_next_4[2] = intdelay_reg_4[1];



  always @(posedge clk)
    begin : intdelay_5_process
      if (reset_x == 1'b1) begin
        intdelay_reg_5[0] <= 41'sh00000000000;
        intdelay_reg_5[1] <= 41'sh00000000000;
        intdelay_reg_5[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_5[0] <= 41'sh00000000000;
            intdelay_reg_5[1] <= 41'sh00000000000;
            intdelay_reg_5[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg_5[0] <= intdelay_reg_next_5[0];
            intdelay_reg_5[1] <= intdelay_reg_next_5[1];
            intdelay_reg_5[2] <= intdelay_reg_next_5[2];
          end
        end
      end
    end

  assign din_3_1_im_dly = intdelay_reg_5[2];
  assign intdelay_reg_next_5[0] = dout_2_1_im;
  assign intdelay_reg_next_5[1] = intdelay_reg_5[0];
  assign intdelay_reg_next_5[2] = intdelay_reg_5[1];



  always @(posedge clk)
    begin : intdelay_6_process
      if (reset_x == 1'b1) begin
        intdelay_reg_6[0] <= 1'b0;
        intdelay_reg_6[1] <= 1'b0;
        intdelay_reg_6[2] <= 1'b0;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_6[0] <= 1'b0;
            intdelay_reg_6[1] <= 1'b0;
            intdelay_reg_6[2] <= 1'b0;
          end
          else begin
            intdelay_reg_6[0] <= intdelay_reg_next_6[0];
            intdelay_reg_6[1] <= intdelay_reg_next_6[1];
            intdelay_reg_6[2] <= intdelay_reg_next_6[2];
          end
        end
      end
    end

  assign din_3_vld_dly = intdelay_reg_6[2];
  assign intdelay_reg_next_6[0] = dout_2_1_vld;
  assign intdelay_reg_next_6[1] = intdelay_reg_6[0];
  assign intdelay_reg_next_6[2] = intdelay_reg_6[1];



  TWDLROM_3_1_block u_twdlROM_3_1 (.clk(clk),
                                   .reset_x(reset_x),
                                   .enb(enb),
                                   .dout_2_1_vld(dout_2_1_vld),
                                   .softReset(softReset),
                                   .twdl_3_1_re(twdl_3_1_re),  // sfix41_En39
                                   .twdl_3_1_im(twdl_3_1_im),  // sfix41_En39
                                   .twdl_3_1_vld(twdl_3_1_vld)
                                   );

  RADIX22FFT_CTRL1_3_block u_CTRL1_3_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dinXTwdl_3_1_vld(dinXTwdl_3_1_vld),
                                        .dinXTwdl_3_1_vld_1(dinXTwdl_3_1_vld),
                                        .softReset(softReset),
                                        .rd_3_Addr(rd_3_Addr),  // ufix3
                                        .rd_3_Enb(rd_3_Enb),
                                        .proc_3_enb(proc_3_enb),
                                        .multiply_3_J(multiply_3_J)
                                        );

  RADIX22FFT_SDF1_3_block u_SDF1_3_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .din_3_1_re_dly(din_3_1_re_dly),  // sfix41_En28
                                      .din_3_1_im_dly(din_3_1_im_dly),  // sfix41_En28
                                      .din_3_vld_dly(din_3_vld_dly),
                                      .rd_3_Addr(rd_3_Addr),  // ufix3
                                      .rd_3_Enb(rd_3_Enb),
                                      .twdl_3_1_re(twdl_3_1_re),  // sfix41_En39
                                      .twdl_3_1_im(twdl_3_1_im),  // sfix41_En39
                                      .twdl_3_1_vld(twdl_3_1_vld),
                                      .proc_3_enb(proc_3_enb),
                                      .softReset(softReset),
                                      .dout_3_1_re(dout_3_1_re),  // sfix41_En28
                                      .dout_3_1_im(dout_3_1_im),  // sfix41_En28
                                      .dout_3_1_vld(dout_3_1_vld),
                                      .dinXTwdl_3_1_vld(dinXTwdl_3_1_vld)
                                      );

  RADIX22FFT_CTRL1_4_block u_CTRL2_4_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dout_3_1_vld(dout_3_1_vld),
                                        .dinXTwdl_4_1_vld(dinXTwdl_4_1_vld),
                                        .softReset(softReset),
                                        .rd_4_Addr(rd_4_Addr),  // ufix2
                                        .rd_4_Enb(rd_4_Enb),
                                        .proc_4_enb(proc_4_enb),
                                        .multiply_4_J(multiply_4_J)
                                        );

  RADIX22FFT_SDF2_4_block u_SDF2_4_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .dout_3_1_re(dout_3_1_re),  // sfix41_En28
                                      .dout_3_1_im(dout_3_1_im),  // sfix41_En28
                                      .dout_3_1_vld(dout_3_1_vld),
                                      .rd_4_Addr(rd_4_Addr),  // ufix2
                                      .rd_4_Enb(rd_4_Enb),
                                      .proc_4_enb(proc_4_enb),
                                      .multiply_4_J(multiply_4_J),
                                      .softReset(softReset),
                                      .dout_4_1_re(dout_4_1_re),  // sfix41_En28
                                      .dout_4_1_im(dout_4_1_im),  // sfix41_En28
                                      .dout_4_1_vld(dout_4_1_vld),
                                      .dinXTwdl_4_1_vld(dinXTwdl_4_1_vld)
                                      );

  always @(posedge clk)
    begin : intdelay_7_process
      if (reset_x == 1'b1) begin
        intdelay_reg_7[0] <= 41'sh00000000000;
        intdelay_reg_7[1] <= 41'sh00000000000;
        intdelay_reg_7[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_7[0] <= 41'sh00000000000;
            intdelay_reg_7[1] <= 41'sh00000000000;
            intdelay_reg_7[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg_7[0] <= intdelay_reg_next_7[0];
            intdelay_reg_7[1] <= intdelay_reg_next_7[1];
            intdelay_reg_7[2] <= intdelay_reg_next_7[2];
          end
        end
      end
    end

  assign din_5_1_re_dly = intdelay_reg_7[2];
  assign intdelay_reg_next_7[0] = dout_4_1_re;
  assign intdelay_reg_next_7[1] = intdelay_reg_7[0];
  assign intdelay_reg_next_7[2] = intdelay_reg_7[1];



  always @(posedge clk)
    begin : intdelay_8_process
      if (reset_x == 1'b1) begin
        intdelay_reg_8[0] <= 41'sh00000000000;
        intdelay_reg_8[1] <= 41'sh00000000000;
        intdelay_reg_8[2] <= 41'sh00000000000;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_8[0] <= 41'sh00000000000;
            intdelay_reg_8[1] <= 41'sh00000000000;
            intdelay_reg_8[2] <= 41'sh00000000000;
          end
          else begin
            intdelay_reg_8[0] <= intdelay_reg_next_8[0];
            intdelay_reg_8[1] <= intdelay_reg_next_8[1];
            intdelay_reg_8[2] <= intdelay_reg_next_8[2];
          end
        end
      end
    end

  assign din_5_1_im_dly = intdelay_reg_8[2];
  assign intdelay_reg_next_8[0] = dout_4_1_im;
  assign intdelay_reg_next_8[1] = intdelay_reg_8[0];
  assign intdelay_reg_next_8[2] = intdelay_reg_8[1];



  always @(posedge clk)
    begin : intdelay_9_process
      if (reset_x == 1'b1) begin
        intdelay_reg_9[0] <= 1'b0;
        intdelay_reg_9[1] <= 1'b0;
        intdelay_reg_9[2] <= 1'b0;
      end
      else begin
        if (enb) begin
          if (softReset == 1'b1) begin
            intdelay_reg_9[0] <= 1'b0;
            intdelay_reg_9[1] <= 1'b0;
            intdelay_reg_9[2] <= 1'b0;
          end
          else begin
            intdelay_reg_9[0] <= intdelay_reg_next_9[0];
            intdelay_reg_9[1] <= intdelay_reg_next_9[1];
            intdelay_reg_9[2] <= intdelay_reg_next_9[2];
          end
        end
      end
    end

  assign din_5_vld_dly = intdelay_reg_9[2];
  assign intdelay_reg_next_9[0] = dout_4_1_vld;
  assign intdelay_reg_next_9[1] = intdelay_reg_9[0];
  assign intdelay_reg_next_9[2] = intdelay_reg_9[1];



  TWDLROM_5_1_block u_twdlROM_5_1 (.clk(clk),
                                   .reset_x(reset_x),
                                   .enb(enb),
                                   .dout_4_1_vld(dout_4_1_vld),
                                   .softReset(softReset),
                                   .twdl_5_1_re(twdl_5_1_re),  // sfix41_En39
                                   .twdl_5_1_im(twdl_5_1_im),  // sfix41_En39
                                   .twdl_5_1_vld(twdl_5_1_vld)
                                   );

  RADIX22FFT_CTRL1_5_block u_CTRL1_5_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dinXTwdl_5_1_vld(dinXTwdl_5_1_vld),
                                        .dinXTwdl_5_1_vld_1(dinXTwdl_5_1_vld),
                                        .softReset(softReset),
                                        .rd_5_Addr(rd_5_Addr),  // ufix1
                                        .rd_5_Enb(rd_5_Enb),
                                        .proc_5_enb(proc_5_enb),
                                        .multiply_5_J(multiply_5_J)
                                        );

  RADIX22FFT_SDF1_5_block u_SDF1_5_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .din_5_1_re_dly(din_5_1_re_dly),  // sfix41_En28
                                      .din_5_1_im_dly(din_5_1_im_dly),  // sfix41_En28
                                      .din_5_vld_dly(din_5_vld_dly),
                                      .rd_5_Addr(rd_5_Addr),  // ufix1
                                      .rd_5_Enb(rd_5_Enb),
                                      .twdl_5_1_re(twdl_5_1_re),  // sfix41_En39
                                      .twdl_5_1_im(twdl_5_1_im),  // sfix41_En39
                                      .twdl_5_1_vld(twdl_5_1_vld),
                                      .proc_5_enb(proc_5_enb),
                                      .softReset(softReset),
                                      .dout_5_1_re(dout_5_1_re),  // sfix41_En28
                                      .dout_5_1_im(dout_5_1_im),  // sfix41_En28
                                      .dout_5_1_vld(dout_5_1_vld),
                                      .dinXTwdl_5_1_vld(dinXTwdl_5_1_vld)
                                      );

  RADIX22FFT_CTRL1_6_block u_CTRL2_6_1 (.clk(clk),
                                        .reset_x(reset_x),
                                        .enb(enb),
                                        .dout_5_1_vld(dout_5_1_vld),
                                        .dinXTwdl_6_1_vld(dinXTwdl_6_1_vld),
                                        .softReset(softReset),
                                        .rd_6_Addr(rd_6_Addr),
                                        .rd_6_Enb(rd_6_Enb),
                                        .proc_6_enb(proc_6_enb),
                                        .multiply_6_J(multiply_6_J)
                                        );

  RADIX22FFT_SDF2_6_block u_SDF2_6_1 (.clk(clk),
                                      .reset_x(reset_x),
                                      .enb(enb),
                                      .dout_5_1_re(dout_5_1_re),  // sfix41_En28
                                      .dout_5_1_im(dout_5_1_im),  // sfix41_En28
                                      .dout_5_1_vld(dout_5_1_vld),
                                      .rd_6_Addr(rd_6_Addr),
                                      .rd_6_Enb(rd_6_Enb),
                                      .proc_6_enb(proc_6_enb),
                                      .multiply_6_J(multiply_6_J),
                                      .softReset(softReset),
                                      .dout_6_1_re(dout_6_1_re),  // sfix41_En28
                                      .dout_6_1_im(dout_6_1_im),  // sfix41_En28
                                      .dout_6_1_vld(dout_6_1_vld),
                                      .dinXTwdl_6_1_vld(dinXTwdl_6_1_vld)
                                      );

  RADIX2FFT_bitNatural_block u_NaturalOrder_Stage (.clk(clk),
                                                   .reset_x(reset_x),
                                                   .enb(enb),
                                                   .dout_6_1_re(dout_6_1_re),  // sfix41_En28
                                                   .dout_6_1_im(dout_6_1_im),  // sfix41_En28
                                                   .dout_6_1_vld(dout_6_1_vld),
                                                   .softReset(softReset),
                                                   .dout_re1(dout_re1),  // sfix41_En28
                                                   .dout_im1(dout_im1),  // sfix41_En28
                                                   .dout_vld1(dout_vld1)
                                                   );

  assign dataOut_re = dout_re1;

  assign dataOut_im = dout_im1;

  assign validOut = dout_vld1;

endmodule  // DFT_2

