{
  "design": {
    "design_info": {
      "boundary_crc": "0xE7D16F7891D868ED",
      "device": "xczu47dr-ffve1156-1-e",
      "gen_directory": "../../../../SimpleTe0835Example_project.gen/sources_1/bd/AxiSocUltraPlusCpuCore",
      "name": "AxiSocUltraPlusCpuCore",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_protocol_convert_0": "",
      "axi_protocol_convert_1": "",
      "xlslice_0": "",
      "zynq_ultra_ps_e_0": ""
    },
    "interface_ports": {
      "axiLite": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocUltraPlusCpuCore_dmaClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "axiLite",
        "port_maps": {
          "AWADDR": {
            "physical_name": "axiLite_awaddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "axiLite_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "axiLite_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "axiLite_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "axiLite_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "axiLite_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "axiLite_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "axiLite_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "axiLite_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "axiLite_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "axiLite_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "axiLite_araddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "axiLite_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "axiLite_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "axiLite_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "axiLite_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "axiLite_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "axiLite_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "axiLite_rready",
            "direction": "O"
          }
        }
      },
      "dma": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "49"
          },
          "ARUSER_WIDTH": {
            "value": "1"
          },
          "AWUSER_WIDTH": {
            "value": "1"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocUltraPlusCpuCore_dmaClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "6"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "dma",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0001FFFFFFFFFFFF",
          "width": "49"
        },
        "port_maps": {
          "ARUSER": {
            "physical_name": "dma_aruser",
            "direction": "I"
          },
          "AWUSER": {
            "physical_name": "dma_awuser",
            "direction": "I"
          },
          "AWID": {
            "physical_name": "dma_awid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "dma_awaddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "dma_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "dma_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "dma_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "dma_awlock",
            "direction": "I"
          },
          "AWCACHE": {
            "physical_name": "dma_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "dma_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "dma_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "dma_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "dma_wdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "dma_wstrb",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "dma_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "dma_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "dma_wready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "dma_bid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "dma_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "dma_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "dma_bready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "dma_arid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "dma_araddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "dma_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "dma_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "dma_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "dma_arlock",
            "direction": "I"
          },
          "ARCACHE": {
            "physical_name": "dma_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "dma_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "dma_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "dma_arready",
            "direction": "O"
          },
          "RID": {
            "physical_name": "dma_rid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "dma_rdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "dma_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "dma_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "dma_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "dma_rready",
            "direction": "I"
          },
          "AWQOS": {
            "physical_name": "dma_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "dma_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "dmaCtrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocUltraPlusCpuCore_dmaClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "dmaCtrl",
        "port_maps": {
          "AWADDR": {
            "physical_name": "dmaCtrl_awaddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "dmaCtrl_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "dmaCtrl_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "dmaCtrl_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "dmaCtrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "dmaCtrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "dmaCtrl_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "dmaCtrl_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "dmaCtrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "dmaCtrl_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "dmaCtrl_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "dmaCtrl_araddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "dmaCtrl_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "dmaCtrl_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "dmaCtrl_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "dmaCtrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "dmaCtrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "dmaCtrl_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "dmaCtrl_rready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "dmaClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "dma:axiLite:dmaCtrl"
          },
          "ASSOCIATED_RESET": {
            "value": "dmaRstL"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocUltraPlusCpuCore_dmaClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dmaIrq": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "dmaRstL": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "fanEnableL": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "plClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "plRstL"
          },
          "CLK_DOMAIN": {
            "value": "AxiSocUltraPlusCpuCore_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "249999985"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "plRstL": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pmuErrorFromPl": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "pmuErrorToPl": {
        "direction": "O",
        "left": "46",
        "right": "0"
      }
    },
    "components": {
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "AxiSocUltraPlusCpuCore_axi_protocol_convert_0_0",
        "xci_path": "ip/AxiSocUltraPlusCpuCore_axi_protocol_convert_0_0/AxiSocUltraPlusCpuCore_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "SI_PROTOCOL": {
            "value": "AXI4"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_protocol_convert_1": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "AxiSocUltraPlusCpuCore_axi_protocol_convert_1_0",
        "xci_path": "ip/AxiSocUltraPlusCpuCore_axi_protocol_convert_1_0/AxiSocUltraPlusCpuCore_axi_protocol_convert_1_0.xci",
        "inst_hier_path": "axi_protocol_convert_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "SI_PROTOCOL": {
            "value": "AXI4"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "AxiSocUltraPlusCpuCore_xlslice_0_0",
        "xci_path": "ip/AxiSocUltraPlusCpuCore_xlslice_0_0/AxiSocUltraPlusCpuCore_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "AxiSocUltraPlusCpuCore_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/AxiSocUltraPlusCpuCore_zynq_ultra_ps_e_0_0/AxiSocUltraPlusCpuCore_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_16_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_18_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_19_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_37_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_39_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_41_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0",
              "MIO#I2C 0#I2C 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#I2C 1#I2C 1#GPIO1",
              "MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB",
              "0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#scl_out#sda_out#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#rxd#txd#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.999985"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.999985"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.999985"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333332"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "20.000000"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__CL": {
            "value": "17"
          },
          "PSU__DDRC__CWL": {
            "value": "16"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "1"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400P"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "50"
          },
          "PSU__DDRC__T_RCD": {
            "value": "17"
          },
          "PSU__DDRC__T_RP": {
            "value": "17"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 32 .. 33"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x05"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x80"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD011"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "1"
          },
          "PSU__PCIE__INTX_PIN": {
            "value": "INTA"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "1"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__IO": {
            "value": "EMIO"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 42 .. 43"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_HP0_FPD_0_1": {
        "interface_ports": [
          "dma",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axiLite",
          "axi_protocol_convert_0/M_AXI"
        ]
      },
      "axi_protocol_convert_1_M_AXI": {
        "interface_ports": [
          "dmaCtrl",
          "axi_protocol_convert_1/M_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "axi_protocol_convert_1/S_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      }
    },
    "nets": {
      "aresetn_0_1": {
        "ports": [
          "dmaRstL",
          "axi_protocol_convert_0/aresetn",
          "axi_protocol_convert_1/aresetn"
        ]
      },
      "dmaIrq_1": {
        "ports": [
          "dmaIrq",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "maxihpm0_fpd_aclk_0_1": {
        "ports": [
          "dmaClk",
          "axi_protocol_convert_0/aclk",
          "axi_protocol_convert_1/aclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk"
        ]
      },
      "pmuErrorFromPl_1": {
        "ports": [
          "pmuErrorFromPl",
          "zynq_ultra_ps_e_0/pmu_error_from_pl"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "fanEnableL"
        ]
      },
      "zynq_ultra_ps_e_0_emio_ttc0_wave_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_ttc0_wave_o",
          "xlslice_0/Din"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "plClk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "plRstL"
        ]
      },
      "zynq_ultra_ps_e_0_pmu_error_to_pl": {
        "ports": [
          "zynq_ultra_ps_e_0/pmu_error_to_pl",
          "pmuErrorToPl"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "dma": {
            "range": "512T",
            "width": "49",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000FF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0x00000C0000000",
                "range": "512M"
              }
            }
          }
        },
        "memory_maps": {
          "axiLite": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "dmaCtrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axiLite_Reg": {
                "address_block": "/axiLite/Reg",
                "offset": "0x0400000000",
                "range": "4G"
              },
              "SEG_dmaCtrl_Reg": {
                "address_block": "/dmaCtrl/Reg",
                "offset": "0x00B0000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}