{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710250902544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710250902549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 14:41:42 2024 " "Processing started: Tue Mar 12 14:41:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710250902549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250902549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off or1420SingleCore -c or1420SingleCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off or1420SingleCore -c or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250902550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710250902809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710250902809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 biosRom " "Found entity 1: biosRom" {  } { { "../../../modules/bios/verilog/bios1_rom.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "../../../modules/bios/verilog/bios.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 busArbiter " "Found entity 1: busArbiter" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 queueMemory " "Found entity 1: queueMemory" {  } { { "../../../modules/bus_arbiter/verilog/queueMemory.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 charRom " "Found entity 1: charRom" {  } { { "../../../modules/hdmi_720p/font/ami386__8x8.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphicsController " "Found entity 1: graphicsController" {  } { { "../../../modules/hdmi_720p/verilog/graphicsController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activePixel ACTIVEPIXEL hdmi_720p.v(17) " "Verilog HDL Declaration information at hdmi_720p.v(17): object \"activePixel\" differs only in case from object \"ACTIVEPIXEL\" in the same scope" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710250909015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_720p " "Found entity 1: hdmi_720p" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam2k " "Found entity 1: dualPortRam2k" {  } { { "../../../modules/hdmi_720p/verilog/ram2kdp.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam4k " "Found entity 1: dualPortRam4k" {  } { { "../../../modules/hdmi_720p/verilog/ram4kdp.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" { { "Info" "ISGN_ENTITY_NAME" "1 textController " "Found entity 1: textController" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmdsEncoder " "Found entity 1: tmdsEncoder" {  } { { "../../../modules/hdmi_720p/verilog/tmds_encoder.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" { { "Info" "ISGN_ENTITY_NAME" "1 screens " "Found entity 1: screens" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftSingle " "Found entity 1: spiShiftSingle" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftQuad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftQuad " "Found entity 1: spiShiftQuad" {  } { { "../../../modules/spi/verilog/spiShiftQuad.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiBus " "Found entity 1: spiBus" {  } { { "../../../modules/spi/verilog/spiBus.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cMaster " "Found entity 1: i2cMaster" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cCustomInstr " "Found entity 1: i2cCustomInstr" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/delay/verilog/delayIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/delay/verilog/delayIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayIse " "Found entity 1: delayIse" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/delay/verilog/delayIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 swapByte " "Found entity 1: swapByte" {  } { { "../../../modules/swapbyteIse/verilog/swapByteIse.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/baudGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/baudGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudGenerator " "Found entity 1: baudGenerator" {  } { { "../../../modules/uart/verilog/baudGenerator.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/baudGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartFifoMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartFifoMemory " "Found entity 1: uartFifoMemory" {  } { { "../../../modules/uart/verilog/uartFifoMemory.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRx " "Found entity 1: uartRx" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTx " "Found entity 1: uartTx" {  } { { "../../../modules/uart/verilog/uartTx.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRxFifo " "Found entity 1: uartRxFifo" {  } { { "../../../modules/uart/verilog/uartRxFifo.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxFifo " "Found entity 1: uartTxFifo" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartBus " "Found entity 1: uartBus" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../modules/or1420/verilog/adder.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCacheSpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCacheSpm " "Found entity 1: dCacheSpm" {  } { { "../../../modules/or1420/verilog/dCacheSpm.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCache " "Found entity 1: dCache" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/decodeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/decodeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeStage " "Found entity 1: decodeStage" {  } { { "../../../modules/or1420/verilog/decodeStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/decodeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 executeStage " "Found entity 1: executeStage" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetchStage.v(110) " "Verilog HDL information at fetchStage.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710250909066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/logicUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/logicUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicUnit " "Found entity 1: logicUnit" {  } { { "../../../modules/or1420/verilog/logicUnit.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/logicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lutRam32x1 " "Found entity 1: lutRam32x1" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/memoryStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/memoryStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryStage " "Found entity 1: memoryStage" {  } { { "../../../modules/or1420/verilog/memoryStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/memoryStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420Top " "Found entity 1: or1420Top" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/regiserFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/regiserFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/regiserFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../../modules/or1420/verilog/shifter.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/sprUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/sprUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprUnit " "Found entity 1: sprUnit" {  } { { "../../../modules/or1420/verilog/sprUnit.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/sprUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdramFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdramFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramFifo " "Found entity 1: sdramFifo" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram.v(145) " "Verilog HDL information at sdram.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710250909083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramController " "Found entity 1: sdramController" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/decimalCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/decimalCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimalCounter " "Found entity 1: decimalCounter" {  } { { "../../../modules/support/verilog/decimalCounter.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/decimalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorId " "Found entity 1: processorId" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/synchroFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/synchroFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchroFlop " "Found entity 1: synchroFlop" {  } { { "../../../modules/support/verilog/synchroFlop.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/synchroFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x32DpAr " "Found entity 1: sram16x32DpAr" {  } { { "../../../modules/support/verilog/sram_16x32_dp_ar.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram32x32DpAr " "Found entity 1: sram32x32DpAr" {  } { { "../../../modules/support/verilog/sram_32x32_dp_ar.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32Dp " "Found entity 1: sram512X32Dp" {  } { { "../../../modules/support/verilog/sram_512x32_dp.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32 " "Found entity 1: sram512X32" {  } { { "../../../modules/support/verilog/sram_512x32.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram1024X16Dp " "Found entity 1: sram1024X16Dp" {  } { { "../../../modules/support/verilog/sram_1024x16_dp.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram2048x8Dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram2048X8Dp " "Found entity 1: sram2048X8Dp" {  } { { "../../../modules/support/verilog/sram2048x8Dp.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420SingleCore " "Found entity 1: or1420SingleCore" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "or1420SingleCore " "Elaborating entity \"or1420SingleCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710250909654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 or1420SingleCore.v(611) " "Verilog HDL assignment warning at or1420SingleCore.v(611): truncated value with size 29 to match size of target (28)" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909660 "|or1420SingleCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "altpll_component" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 99 " "Parameter \"clk0_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 99 " "Parameter \"clk1_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 16 " "Parameter \"clk2_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 99 " "Parameter \"clk2_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 8 " "Parameter \"clk3_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 99 " "Parameter \"clk3_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250909703 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250909703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_altpll " "Found entity 1: test_altpll" {  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250909743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250909743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_altpll altpll:altpll_component\|test_altpll:auto_generated " "Elaborating entity \"test_altpll\" for hierarchy \"altpll:altpll_component\|test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartBus uartBus:uart1 " "Elaborating entity \"uartBus\" for hierarchy \"uartBus:uart1\"" {  } { { "../verilog/or1420SingleCore.v" "uart1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909748 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartBus.v(61) " "Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909752 "|or1420SingleCore|uartBus:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudGenerator uartBus:uart1\|baudGenerator:bdg " "Elaborating entity \"baudGenerator\" for hierarchy \"uartBus:uart1\|baudGenerator:bdg\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "bdg" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTxFifo uartBus:uart1\|uartTxFifo:TXF " "Elaborating entity \"uartTxFifo\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXF" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartFifoMemory uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem " "Elaborating entity \"uartFifoMemory\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\"" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "fifoMem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTx uartBus:uart1\|uartTx:TXC " "Elaborating entity \"uartTx\" for hierarchy \"uartBus:uart1\|uartTx:TXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXC" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRxFifo uartBus:uart1\|uartRxFifo:RXF " "Elaborating entity \"uartRxFifo\" for hierarchy \"uartBus:uart1\|uartRxFifo:RXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXF" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRx uartBus:uart1\|uartRx:RXC " "Elaborating entity \"uartRx\" for hierarchy \"uartBus:uart1\|uartRx:RXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXC" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartBus.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909774 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartRx.v(94) " "Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/uart/verilog/uartRx.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909778 "|or1420SingleCore|uartBus:uart1|uartRx:RXC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramController sdramController:sdram " "Elaborating entity \"sdramController\" for hierarchy \"sdramController:sdram\"" {  } { { "../verilog/or1420SingleCore.v" "sdram" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(44) " "Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909785 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(46) " "Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909785 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(47) " "Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909785 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram.v(195) " "Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909785 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramFifo sdramController:sdram\|sdramFifo:buffer " "Elaborating entity \"sdramFifo\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\"" {  } { { "../../../modules/sdram/verilog/sdram.v" "buffer" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdram.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram512X32Dp sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem " "Elaborating entity \"sram512X32Dp\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\"" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "readMem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1420Top or1420Top:cpu1 " "Elaborating entity \"or1420Top\" for hierarchy \"or1420Top:cpu1\"" {  } { { "../verilog/or1420SingleCore.v" "cpu1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchStage or1420Top:cpu1\|fetchStage:fetch " "Elaborating entity \"fetchStage\" for hierarchy \"or1420Top:cpu1\|fetchStage:fetch\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "fetch" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909802 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(164) " "Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909809 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(191) " "Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" 191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909809 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeStage or1420Top:cpu1\|decodeStage:decode " "Elaborating entity \"decodeStage\" for hierarchy \"or1420Top:cpu1\|decodeStage:decode\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "decode" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeStage or1420Top:cpu1\|executeStage:exe " "Elaborating entity \"executeStage\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "exe" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909817 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "executeStage.v(132) " "Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909823 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder or1420Top:cpu1\|executeStage:exe\|adder:addSub " "Elaborating entity \"adder\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|adder:addSub\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "addSub" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicUnit or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU " "Elaborating entity \"logicUnit\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "logicU" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier or1420Top:cpu1\|executeStage:exe\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "mul" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter or1420Top:cpu1\|executeStage:exe\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|shifter:shift\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "shift" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprUnit or1420Top:cpu1\|sprUnit:sprs " "Elaborating entity \"sprUnit\" for hierarchy \"or1420Top:cpu1\|sprUnit:sprs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "sprs" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryStage or1420Top:cpu1\|memoryStage:mem " "Elaborating entity \"memoryStage\" for hierarchy \"or1420Top:cpu1\|memoryStage:mem\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile or1420Top:cpu1\|registerFile:regs " "Elaborating entity \"registerFile\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "regs" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutRam32x1 or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1 " "Elaborating entity \"lutRam32x1\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\"" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "makeregs\[0\].ram1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/regiserFile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCache or1420Top:cpu1\|dCache:loadStore " "Elaborating entity \"dCache\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "loadStore" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909878 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(100) " "Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909883 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(130) " "Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909883 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(162) " "Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909883 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(182) " "Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909883 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(209) " "Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909883 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCacheSpm or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm " "Elaborating entity \"dCacheSpm\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\"" {  } { { "../../../modules/or1420/verilog/dCache.v" "spm" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/dCache.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorId processorId:cpuFreq " "Elaborating entity \"processorId\" for hierarchy \"processorId:cpuFreq\"" {  } { { "../verilog/or1420SingleCore.v" "cpuFreq" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processorId.v(28) " "Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909891 "|or1420SingleCore|processorId:cpuFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroFlop processorId:cpuFreq\|synchroFlop:msync " "Elaborating entity \"synchroFlop\" for hierarchy \"processorId:cpuFreq\|synchroFlop:msync\"" {  } { { "../../../modules/support/verilog/processorId.v" "msync" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalCounter processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount " "Elaborating entity \"decimalCounter\" for hierarchy \"processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount\"" {  } { { "../../../modules/support/verilog/processorId.v" "cnt\[0\].dcount" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/support/verilog/processorId.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swapByte swapByte:ise1 " "Elaborating entity \"swapByte\" for hierarchy \"swapByte:ise1\"" {  } { { "../verilog/or1420SingleCore.v" "ise1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cCustomInstr i2cCustomInstr:i2cm " "Elaborating entity \"i2cCustomInstr\" for hierarchy \"i2cCustomInstr:i2cm\"" {  } { { "../verilog/or1420SingleCore.v" "i2cm" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cMaster i2cCustomInstr:i2cm\|i2cMaster:master " "Elaborating entity \"i2cMaster\" for hierarchy \"i2cCustomInstr:i2cm\|i2cMaster:master\"" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "master" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2cMaster.v(92) " "Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6)" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909924 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(113) " "Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909924 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(170) " "Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909924 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayIse delayIse:delayMicro " "Elaborating entity \"delayIse\" for hierarchy \"delayIse:delayMicro\"" {  } { { "../verilog/or1420SingleCore.v" "delayMicro" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 delayIse.v(49) " "Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/delay/verilog/delayIse.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909936 "|or1420SingleCore|delayIse:delayMicro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera camera:camIf " "Elaborating entity \"camera\" for hierarchy \"camera:camIf\"" {  } { { "../verilog/or1420SingleCore.v" "camIf" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 camera.v(75) " "Verilog HDL assignment warning at camera.v(75): truncated value with size 32 to match size of target (17)" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909961 "|or1420SingleCore|camera:camIf"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "camera.v(208) " "Verilog HDL Case Statement information at camera.v(208): all case item expressions in this case statement are onehot" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909961 "|or1420SingleCore|camera:camIf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortRam2k camera:camIf\|dualPortRam2k:lineBuffer " "Elaborating entity \"dualPortRam2k\" for hierarchy \"camera:camIf\|dualPortRam2k:lineBuffer\"" {  } { { "../../../modules/camera/verilog/camera.v" "lineBuffer" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/camera/verilog/camera.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screens screens:hdmi " "Elaborating entity \"screens\" for hierarchy \"screens:hdmi\"" {  } { { "../verilog/or1420SingleCore.v" "hdmi" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screens.v(306) " "Verilog HDL assignment warning at screens.v(306): truncated value with size 32 to match size of target (8)" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710250909983 "|or1420SingleCore|screens:hdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_720p screens:hdmi\|hdmi_720p:generator " "Elaborating entity \"hdmi_720p\" for hierarchy \"screens:hdmi\|hdmi_720p:generator\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "generator" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909984 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(113) " "Verilog HDL Case Statement information at hdmi_720p.v(113): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909989 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(123) " "Verilog HDL Case Statement information at hdmi_720p.v(123): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909989 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(155) " "Verilog HDL Case Statement information at hdmi_720p.v(155): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909989 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(165) " "Verilog HDL Case Statement information at hdmi_720p.v(165): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 165 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250909989 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textController screens:hdmi\|textController:textC1 " "Elaborating entity \"textController\" for hierarchy \"screens:hdmi\|textController:textC1\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "textC1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textController screens:hdmi\|textController:textC2 " "Elaborating entity \"textController\" for hierarchy \"screens:hdmi\|textController:textC2\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "textC2" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250909998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortRam4k screens:hdmi\|dualPortRam4k:asciiRam1 " "Elaborating entity \"dualPortRam4k\" for hierarchy \"screens:hdmi\|dualPortRam4k:asciiRam1\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "asciiRam1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charRom screens:hdmi\|charRom:asciiRom " "Elaborating entity \"charRom\" for hierarchy \"screens:hdmi\|charRom:asciiRom\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "asciiRom" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphicsController screens:hdmi\|graphicsController:graphics " "Elaborating entity \"graphicsController\" for hierarchy \"screens:hdmi\|graphicsController:graphics\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "graphics" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910017 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "graphicsController.v(148) " "Verilog HDL Case Statement information at graphicsController.v(148): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/graphicsController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910025 "|or1420SingleCore|screens:hdmi|graphicsController:graphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiBus spiBus:flash " "Elaborating entity \"spiBus\" for hierarchy \"spiBus:flash\"" {  } { { "../verilog/or1420SingleCore.v" "flash" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiShiftQuad spiBus:flash\|spiShiftQuad:quad " "Elaborating entity \"spiShiftQuad\" for hierarchy \"spiBus:flash\|spiShiftQuad:quad\"" {  } { { "../../../modules/spi/verilog/spiBus.v" "quad" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiBus.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiShiftSingle spiBus:flash\|spiShiftSingle:single " "Elaborating entity \"spiShiftSingle\" for hierarchy \"spiBus:flash\|spiShiftSingle:single\"" {  } { { "../../../modules/spi/verilog/spiBus.v" "single" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiBus.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910046 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(190) " "Verilog HDL Case Statement information at spiShiftSingle.v(190): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910054 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(244) " "Verilog HDL Case Statement information at spiShiftSingle.v(244): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910054 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(243) " "Verilog HDL Case Statement information at spiShiftSingle.v(243): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910054 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios bios:start " "Elaborating entity \"bios\" for hierarchy \"bios:start\"" {  } { { "../verilog/or1420SingleCore.v" "start" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910058 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bios.v(78) " "Verilog HDL Case Statement information at bios.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../modules/bios/verilog/bios.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910063 "|or1420SingleCore|bios:start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biosRom bios:start\|biosRom:rom " "Elaborating entity \"biosRom\" for hierarchy \"bios:start\|biosRom:rom\"" {  } { { "../../../modules/bios/verilog/bios.v" "rom" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bios/verilog/bios.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busArbiter busArbiter:arbiter " "Elaborating entity \"busArbiter\" for hierarchy \"busArbiter:arbiter\"" {  } { { "../verilog/or1420SingleCore.v" "arbiter" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910072 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busArbiter.v(40) " "Verilog HDL Case Statement information at busArbiter.v(40): all case item expressions in this case statement are onehot" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710250910078 "|or1420SingleCore|busArbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queueMemory busArbiter:arbiter\|queueMemory:queue " "Elaborating entity \"queueMemory\" for hierarchy \"busArbiter:arbiter\|queueMemory:queue\"" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "queue" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250910080 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0 " "Inferred RAM node \"uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912064 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0 " "Inferred RAM node \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912065 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912065 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912065 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0 " "Inferred dual-clock RAM node \"camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912065 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0 " "Inferred RAM node \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912066 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912066 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710250912067 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "65 " "Found 65 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "or1420Top:cpu1\|fetchStage:fetch\|s_tagMemory " "RAM logic \"or1420Top:cpu1\|fetchStage:fetch\|s_tagMemory\" is uninferred due to asynchronous read logic" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "s_tagMemory" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/fetchStage.v" 83 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710250912067 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1710250912067 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "busArbiter:arbiter\|queueMemory:queue\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"busArbiter:arbiter\|queueMemory:queue\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|fetchStage:fetch\|s_dataMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|fetchStage:fetch\|s_dataMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|charRom:asciiRom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|charRom:asciiRom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif " "Parameter INIT_FILE set to db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bios:start\|biosRom:rom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bios:start\|biosRom:rom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif " "Parameter INIT_FILE set to db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710250914861 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710250914861 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|Mult0\"" {  } { { "../../../modules/or1420/verilog/multiplier.v" "Mult0" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250914864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult0\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult0" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250914864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult2\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult2" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250914864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult1\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult1" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250914864 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710250914864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250914935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914935 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250914935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpg1 " "Found entity 1: altsyncram_cpg1" {  } { { "db/altsyncram_cpg1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_cpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250914969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250914969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250914987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250914987 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250914987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_u9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0 " "Instantiated megafunction \"or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915038 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd81 " "Found entity 1: altsyncram_nd81" {  } { { "db/altsyncram_nd81.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_nd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0 " "Instantiated megafunction \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915093 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f81 " "Found entity 1: altsyncram_9f81" {  } { { "db/altsyncram_9f81.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_9f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif " "Parameter \"INIT_FILE\" = \"db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul71 " "Found entity 1: altsyncram_ul71" {  } { { "db/altsyncram_ul71.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_ul71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915249 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3d1 " "Found entity 1: altsyncram_c3d1" {  } { { "db/altsyncram_c3d1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_c3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_23d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif " "Parameter \"INIT_FILE\" = \"db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5r71 " "Found entity 1: altsyncram_5r71" {  } { { "db/altsyncram_5r71.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_5r71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915435 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svg1 " "Found entity 1: altsyncram_svg1" {  } { { "db/altsyncram_svg1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_svg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915492 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6d1 " "Found entity 1: altsyncram_g6d1" {  } { { "db/altsyncram_g6d1.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_g6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\"" {  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915575 ""}  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|textController:textC1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"screens:hdmi\|textController:textC1\|lpm_mult:Mult0\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|textController:textC1\|lpm_mult:Mult0 " "Instantiated megafunction \"screens:hdmi\|textController:textC1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915657 ""}  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|textController:textC1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"screens:hdmi\|textController:textC1\|lpm_mult:Mult2\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250915705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|textController:textC1\|lpm_mult:Mult2 " "Instantiated megafunction \"screens:hdmi\|textController:textC1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710250915705 ""}  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710250915705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/mult_4at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710250915740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250915740 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } } { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } } { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } } { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250915862 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } } { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } } { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } } { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710250915862 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710250915862 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710250915862 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1710250916657 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710250916657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710250925074 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710250934960 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250935263 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/clocks_sdc.tcl " "Reading SDC File: '../scripts/clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1710250936061 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250936117 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250936117 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250936117 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250936117 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250936117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1710250936117 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710250936143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1710250936143 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250936216 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1710250936219 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333         clk1 " "  83.333         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         clk2 " "  20.000         clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250936219 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250936219 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250936576 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1710250938354 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250938367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg " "Generated suppressed messages file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250938722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710250939385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710250939385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14859 " "Implemented 14859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14510 " "Implemented 14510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_RAMS" "258 " "Implemented 258 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1710250940341 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710250940341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710250940341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710250940415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 14:42:20 2024 " "Processing ended: Tue Mar 12 14:42:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710250940415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710250940415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710250940415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710250940415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710250941109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710250941112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 14:42:20 2024 " "Processing started: Tue Mar 12 14:42:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710250941112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710250941112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off or1420SingleCore -c or1420SingleCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off or1420SingleCore -c or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710250941112 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710250941136 ""}
{ "Info" "0" "" "Project  = or1420SingleCore" {  } {  } 0 0 "Project  = or1420SingleCore" 0 0 "Fitter" 0 0 1710250941137 ""}
{ "Info" "0" "" "Revision = or1420SingleCore" {  } {  } 0 0 "Revision = or1420SingleCore" 0 0 "Fitter" 0 0 1710250941137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710250941327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710250941328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "or1420SingleCore EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"or1420SingleCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710250941383 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710250941428 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710250941428 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:altpll_component\|test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:altpll_component\|test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] 99 16 0 0 " "Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710250941469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] 99 8 0 0 " "Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710250941469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] 99 16 0 0 " "Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710250941469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] 99 8 0 0 " "Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710250941469 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710250941469 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1710250941684 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710250941689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710250941848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710250941848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710250941848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710250941848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710250941848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710250941848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710250941865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710250941865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710250941865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA-lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710250941865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710250941865 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710250941868 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710250942869 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/clocks_sdc.tcl " "Reading SDC File: '../scripts/clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710250944752 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250944810 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250944810 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250944810 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710250944810 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1710250944810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1710250944810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710250944846 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710250944846 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710250944933 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710250944937 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333         clk1 " "  83.333         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         clk2 " "  20.000         clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710250944938 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710250944938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock12MHz~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clock12MHz~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camPclk~input (placed in PIN Y13 (DIFFIO_B32n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node camPclk~input (placed in PIN Y13 (DIFFIO_B32n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN AA11 (CLK15, DIFFCLK_6p)) " "Automatically promoted node nReset~input (placed in PIN AA11 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|locked  " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710250946631 ""}  } { { "db/test_altpll.v" "" { Text "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710250946631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710250947752 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710250947769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710250947770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710250947792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710250947818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710250947853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710250948476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1710250948494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 Embedded multiplier block " "Packed 7 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1710250948494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "7 " "Created 7 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1710250948494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710250948494 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1710250949594 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1710250951775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710250951922 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710250951950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710250953269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710250955247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710250955336 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710250971692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710250971692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710250973439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710250981943 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710250981943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710250994169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.55 " "Total time spent on timing analysis during the Fitter is 10.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710250994581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710250994669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710250995579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710250995585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710250996932 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710250999075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.fit.smsg " "Generated suppressed messages file /home/murande/Desktop/myfiles/Embedded/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710251001370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2146 " "Peak virtual memory: 2146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710251003646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 14:43:23 2024 " "Processing ended: Tue Mar 12 14:43:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710251003646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710251003646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710251003646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710251003646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710251004287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710251004292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 14:43:24 2024 " "Processing started: Tue Mar 12 14:43:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710251004292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710251004292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off or1420SingleCore -c or1420SingleCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off or1420SingleCore -c or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710251004292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710251004616 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710251005593 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710251005641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710251005969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 14:43:25 2024 " "Processing ended: Tue Mar 12 14:43:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710251005969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710251005969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710251005969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710251005969 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710251006231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710251006696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710251006699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 14:43:26 2024 " "Processing started: Tue Mar 12 14:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710251006699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710251006699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta or1420SingleCore -c or1420SingleCore " "Command: quartus_sta or1420SingleCore -c or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710251006699 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710251006724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710251007036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710251007036 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1710251007080 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1710251007080 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/clocks_sdc.tcl " "Reading SDC File: '../scripts/clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1710251007879 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710251007924 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710251007924 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710251007924 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710251007924 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710251007924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1710251007925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710251007957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710251007957 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710251007991 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710251007993 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710251008017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710251008227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710251008227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.358 " "Worst-case setup slack is -4.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.358             -69.728 clk2  " "   -4.358             -69.728 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983             -23.908 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.983             -23.908 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.647             -17.642 clk1  " "   -3.647             -17.642 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -4.456 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.629              -4.456 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.054               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.568               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251008234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.398               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.451               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.464               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 clk1  " "    0.714               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk2  " "    0.760               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251008282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.017 " "Worst-case recovery slack is -7.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017             -13.775 clk1  " "   -7.017             -13.775 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419              -4.419 clk2  " "   -4.419              -4.419 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.157              -4.157 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.157              -4.157 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.671               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.671               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251008299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.291 " "Worst-case removal slack is 1.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.291               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.334               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.334               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.453               0.000 clk2  " "    2.453               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.473               0.000 clk1  " "    2.473               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251008315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.056 " "Worst-case minimum pulse width slack is 3.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.056               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.056               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.058               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.058               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.296               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.296               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.423               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.423               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 clk2  " "    9.756               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.425               0.000 clk1  " "   41.425               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251008327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251008327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710251008731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710251008764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710251010166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710251010655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710251010655 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710251010665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710251010769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710251010769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.381 " "Worst-case setup slack is -4.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.381             -70.096 clk2  " "   -4.381             -70.096 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.723             -17.842 clk1  " "   -3.723             -17.842 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486              -6.498 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.486              -6.498 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.379               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.628               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.771               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251010784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.380               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.399               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.399               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.416               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk1  " "    0.634               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 clk2  " "    0.704               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251010829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.905 " "Worst-case recovery slack is -6.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.905             -13.681 clk1  " "   -6.905             -13.681 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.424              -4.424 clk2  " "   -4.424              -4.424 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570              -3.570 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.570              -3.570 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.015               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.015               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251010847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.168 " "Worst-case removal slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.168               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.080               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.434               0.000 clk2  " "    2.434               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.458               0.000 clk1  " "    2.458               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251010863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.061 " "Worst-case minimum pulse width slack is 3.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.061               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.064               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.064               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.304               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.304               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.428               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.428               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 clk2  " "    9.749               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.415               0.000 clk1  " "   41.415               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251010877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251010877 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710251011393 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:sns\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710251011748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1710251011748 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710251011762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710251011809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710251011809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.970 " "Worst-case setup slack is -1.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970              -2.993 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.970              -2.993 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.956             -31.296 clk2  " "   -1.956             -31.296 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210              -5.242 clk1  " "   -1.210              -5.242 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.889               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.290               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.290               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.682               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251011823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.134               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.185               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.193               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clk1  " "    0.274               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk2  " "    0.303               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251011895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.842 " "Worst-case recovery slack is -2.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842              -4.921 clk1  " "   -2.842              -4.921 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997              -1.997 clk2  " "   -1.997              -1.997 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594              -1.594 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.594              -1.594 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.236               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.236               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251011920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.534               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 clk1  " "    0.861               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 clk2  " "    0.925               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.978               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251011943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.149 " "Worst-case minimum pulse width slack is 3.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.149               0.000 altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.150               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.150               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.483               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.483               0.000 altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.486               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.486               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 clk2  " "    9.445               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.111               0.000 clk1  " "   41.111               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710251011959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710251011959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710251012826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710251012828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710251013028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 14:43:33 2024 " "Processing ended: Tue Mar 12 14:43:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710251013028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710251013028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710251013028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710251013028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710251013295 ""}
